{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:20:41 2024 " "Info: Processing started: Sat May 25 14:20:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21~22 " "Info: Detected gated clock \"register-group:inst16\|inst21~22\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.35 MHz 15.539 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 64.35 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.539 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.210 ns - Smallest " "Info: - Smallest clock skew is -6.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 10.022 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 10.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.206 ns) 3.000 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 3.000 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.287 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.287 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.245 ns inst46 4 COMB LCCOMB_X33_Y7_N0 4 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.245 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 6.596 ns register-group:inst16\|inst13 5 COMB LCCOMB_X33_Y7_N20 1 " "Info: 5: + IC(0.736 ns) + CELL(0.615 ns) = 6.596 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 8.452 ns register-group:inst16\|inst13~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.856 ns) + CELL(0.000 ns) = 8.452 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 10.022 ns register-group:inst16\|MAR-8:inst2\|inst7 7 REG LCFF_X23_Y13_N1 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 10.022 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 39.26 % ) " "Info: Total cell delay = 3.935 ns ( 39.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.087 ns ( 60.74 % ) " "Info: Total interconnect delay = 6.087 ns ( 60.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.022 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.022 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 16.232 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 16.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.206 ns) 3.000 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 3.000 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.287 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.287 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.245 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.245 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 8.819 ns MAR-8:IR\|inst7 5 REG LCFF_X22_Y14_N19 22 " "Info: 5: + IC(2.604 ns) + CELL(0.970 ns) = 8.819 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 11.749 ns register-group:inst16\|inst21 6 COMB LCCOMB_X33_Y7_N4 1 " "Info: 6: + IC(2.724 ns) + CELL(0.206 ns) = 11.749 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 14.652 ns register-group:inst16\|inst21~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.903 ns) + CELL(0.000 ns) = 14.652 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 16.232 ns register-group:inst16\|MAR-8:inst\|inst5 8 REG LCFF_X23_Y15_N25 3 " "Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 16.232 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.496 ns ( 27.70 % ) " "Info: Total cell delay = 4.496 ns ( 27.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.736 ns ( 72.30 % ) " "Info: Total interconnect delay = 11.736 ns ( 72.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.022 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.022 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.022 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.022 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.232 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.232 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.35 MHz 15.539 ns Internal " "Info: Clock \"START\" has Internal fmax of 64.35 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.539 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.210 ns - Smallest " "Info: - Smallest clock skew is -6.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 12.303 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 12.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 7.526 ns inst46 5 COMB LCCOMB_X33_Y7_N0 4 " "Info: 5: + IC(0.464 ns) + CELL(0.494 ns) = 7.526 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 8.877 ns register-group:inst16\|inst13 6 COMB LCCOMB_X33_Y7_N20 1 " "Info: 6: + IC(0.736 ns) + CELL(0.615 ns) = 8.877 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 10.733 ns register-group:inst16\|inst13~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(1.856 ns) + CELL(0.000 ns) = 10.733 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 12.303 ns register-group:inst16\|MAR-8:inst2\|inst7 8 REG LCFF_X23_Y13_N1 1 " "Info: 8: + IC(0.904 ns) + CELL(0.666 ns) = 12.303 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.065 ns ( 41.17 % ) " "Info: Total cell delay = 5.065 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.238 ns ( 58.83 % ) " "Info: Total interconnect delay = 7.238 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.513 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 18.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 7.526 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.494 ns) = 7.526 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.100 ns MAR-8:IR\|inst7 6 REG LCFF_X22_Y14_N19 22 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.100 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 14.030 ns register-group:inst16\|inst21 7 COMB LCCOMB_X33_Y7_N4 1 " "Info: 7: + IC(2.724 ns) + CELL(0.206 ns) = 14.030 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 16.933 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.903 ns) + CELL(0.000 ns) = 16.933 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 18.513 ns register-group:inst16\|MAR-8:inst\|inst5 9 REG LCFF_X23_Y15_N25 3 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 18.513 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.626 ns ( 30.39 % ) " "Info: Total cell delay = 5.626 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.887 ns ( 69.61 % ) " "Info: Total interconnect delay = 12.887 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.513 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.513 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.513 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.513 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.513 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.513 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.35 MHz 15.539 ns Internal " "Info: Clock \"CP\" has Internal fmax of 64.35 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.539 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.210 ns - Smallest " "Info: - Smallest clock skew is -6.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 9.826 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 9.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.804 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.031 ns) + CELL(0.623 ns) = 2.804 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.091 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.091 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.049 ns inst46 4 COMB LCCOMB_X33_Y7_N0 4 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.049 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 6.400 ns register-group:inst16\|inst13 5 COMB LCCOMB_X33_Y7_N20 1 " "Info: 5: + IC(0.736 ns) + CELL(0.615 ns) = 6.400 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 8.256 ns register-group:inst16\|inst13~clkctrl 6 COMB CLKCTRL_G7 8 " "Info: 6: + IC(1.856 ns) + CELL(0.000 ns) = 8.256 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 9.826 ns register-group:inst16\|MAR-8:inst2\|inst7 7 REG LCFF_X23_Y13_N1 1 " "Info: 7: + IC(0.904 ns) + CELL(0.666 ns) = 9.826 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.518 ns ( 45.98 % ) " "Info: Total cell delay = 4.518 ns ( 45.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.308 ns ( 54.02 % ) " "Info: Total interconnect delay = 5.308 ns ( 54.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.826 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.826 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 16.036 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 16.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.804 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.031 ns) + CELL(0.623 ns) = 2.804 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.091 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.091 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.049 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.049 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 8.623 ns MAR-8:IR\|inst7 5 REG LCFF_X22_Y14_N19 22 " "Info: 5: + IC(2.604 ns) + CELL(0.970 ns) = 8.623 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 11.553 ns register-group:inst16\|inst21 6 COMB LCCOMB_X33_Y7_N4 1 " "Info: 6: + IC(2.724 ns) + CELL(0.206 ns) = 11.553 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 14.456 ns register-group:inst16\|inst21~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.903 ns) + CELL(0.000 ns) = 14.456 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 16.036 ns register-group:inst16\|MAR-8:inst\|inst5 8 REG LCFF_X23_Y15_N25 3 " "Info: 8: + IC(0.914 ns) + CELL(0.666 ns) = 16.036 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.079 ns ( 31.67 % ) " "Info: Total cell delay = 5.079 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.957 ns ( 68.33 % ) " "Info: Total interconnect delay = 10.957 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.036 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.036 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.826 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.826 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.036 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.036 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.826 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.826 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.036 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.036 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 65.71 MHz 15.218 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 65.71 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.218 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.889 ns - Smallest " "Info: - Smallest clock skew is -5.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 8.226 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 8.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.499 ns) 3.449 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.935 ns) + CELL(0.499 ns) = 3.449 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.434 ns" { uIR13 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 4.800 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.736 ns) + CELL(0.615 ns) = 4.800 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.656 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.656 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.226 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.226 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.795 ns ( 33.98 % ) " "Info: Total cell delay = 2.795 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.431 ns ( 66.02 % ) " "Info: Total interconnect delay = 5.431 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.226 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.226 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.935ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 14.115 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 14.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.206 ns) 3.128 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.907 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 6.702 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 6.702 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 9.632 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.724 ns) + CELL(0.206 ns) = 9.632 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.535 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.535 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.115 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.115 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.063 ns ( 21.70 % ) " "Info: Total cell delay = 3.063 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.052 ns ( 78.30 % ) " "Info: Total interconnect delay = 11.052 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.115 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.907ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.226 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.226 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.935ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.115 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.907ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.226 ns" { uIR13 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.226 ns" { uIR13 {} uIR13~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.935ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.015ns 0.499ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.115 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.907ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.015ns 0.206ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 64.36 MHz 15.538 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 64.36 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.209 ns - Smallest " "Info: - Smallest clock skew is -6.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 8.055 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 8.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.903 ns) + CELL(0.370 ns) 3.278 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.903 ns) + CELL(0.370 ns) = 3.278 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { uIR12 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 4.629 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.736 ns) + CELL(0.615 ns) = 4.629 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.485 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.485 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 8.055 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 8.055 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 32.97 % ) " "Info: Total cell delay = 2.656 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.399 ns ( 67.03 % ) " "Info: Total interconnect delay = 5.399 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.055 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.055 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.903ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.370ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 14.264 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 14.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.370 ns) 3.277 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.902 ns) + CELL(0.370 ns) = 3.277 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 6.851 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 6.851 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 9.781 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.724 ns) + CELL(0.206 ns) = 9.781 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.684 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.684 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.264 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.264 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.217 ns ( 22.55 % ) " "Info: Total cell delay = 3.217 ns ( 22.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.047 ns ( 77.45 % ) " "Info: Total interconnect delay = 11.047 ns ( 77.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.264 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.264 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.902ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.055 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.055 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.903ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.370ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.264 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.264 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.902ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.055 ns" { uIR12 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.055 ns" { uIR12 {} uIR12~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.903ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.370ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.264 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.264 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.902ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.370ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst\|inst5 register register-group:inst16\|MAR-8:inst2\|inst7 63.01 MHz 15.87 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 63.01 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination register \"register-group:inst16\|MAR-8:inst2\|inst7\" (period= 15.87 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.065 ns + Longest register register " "Info: + Longest register to register delay is 9.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 7.295 ns ALU:inst40\|74181:inst1\|77 7 COMB LCCOMB_X25_Y14_N10 8 " "Info: 7: + IC(0.391 ns) + CELL(0.206 ns) = 7.295 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 8.957 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 8 COMB LCCOMB_X23_Y13_N0 1 " "Info: 8: + IC(1.456 ns) + CELL(0.206 ns) = 8.957 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.065 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y13_N1 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.065 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.378 ns ( 26.23 % ) " "Info: Total cell delay = 2.378 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 73.77 % ) " "Info: Total interconnect delay = 6.687 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.541 ns - Smallest " "Info: - Smallest clock skew is -6.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 7.875 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 7.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.206 ns) 3.098 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.887 ns) + CELL(0.206 ns) = 3.098 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { uIR14 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 4.449 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.736 ns) + CELL(0.615 ns) = 4.449 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.305 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.305 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.875 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.875 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 31.64 % ) " "Info: Total cell delay = 2.492 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.383 ns ( 68.36 % ) " "Info: Total interconnect delay = 5.383 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.875 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.887ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 14.416 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 14.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.499 ns) 3.429 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.925 ns) + CELL(0.499 ns) = 3.429 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 7.003 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.970 ns) = 7.003 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 9.933 ns register-group:inst16\|inst21 4 COMB LCCOMB_X33_Y7_N4 1 " "Info: 4: + IC(2.724 ns) + CELL(0.206 ns) = 9.933 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 12.836 ns register-group:inst16\|inst21~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.903 ns) + CELL(0.000 ns) = 12.836 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 14.416 ns register-group:inst16\|MAR-8:inst\|inst5 6 REG LCFF_X23_Y15_N25 3 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 14.416 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.346 ns ( 23.21 % ) " "Info: Total cell delay = 3.346 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.070 ns ( 76.79 % ) " "Info: Total interconnect delay = 11.070 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.416 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.416 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.925ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.499ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.875 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.887ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.416 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.416 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.925ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.499ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.065 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.875 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.887ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.416 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.416 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 1.925ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 1.005ns 0.499ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 uIR8 3.759 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"uIR8\" (Hold time is 3.759 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.470 ns + Largest " "Info: + Largest clock skew is 6.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 14.985 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 14.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.206 ns) 3.000 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 3.000 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.287 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.287 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.163 ns) + CELL(0.000 ns) 13.450 ns inst3~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(9.163 ns) + CELL(0.000 ns) = 13.450 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.163 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 14.985 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X23_Y10_N7 4 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 14.985 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.826 ns ( 18.86 % ) " "Info: Total cell delay = 2.826 ns ( 18.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.159 ns ( 81.14 % ) " "Info: Total interconnect delay = 12.159 ns ( 81.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.985 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.985 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 8.515 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 8.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.206 ns) 3.000 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.810 ns) + CELL(0.206 ns) = 3.000 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.287 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.287 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.245 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.245 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 8.515 ns MAR-8:IR\|inst5 5 REG LCFF_X22_Y14_N13 3 " "Info: 5: + IC(2.604 ns) + CELL(0.666 ns) = 8.515 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.320 ns ( 38.99 % ) " "Info: Total cell delay = 3.320 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.195 ns ( 61.01 % ) " "Info: Total interconnect delay = 5.195 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.515 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.515 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.985 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.985 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.515 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.515 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.985 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.985 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.515 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.515 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.810ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.206ns 0.970ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 START 3.759 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"START\" (Hold time is 3.759 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.470 ns + Largest " "Info: + Largest clock skew is 6.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 17.266 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 17.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.163 ns) + CELL(0.000 ns) 15.731 ns inst3~clkctrl 5 COMB CLKCTRL_G4 8 " "Info: 5: + IC(9.163 ns) + CELL(0.000 ns) = 15.731 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.163 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 17.266 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 6 REG LCFF_X23_Y10_N7 4 " "Info: 6: + IC(0.869 ns) + CELL(0.666 ns) = 17.266 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.956 ns ( 22.91 % ) " "Info: Total cell delay = 3.956 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.310 ns ( 77.09 % ) " "Info: Total interconnect delay = 13.310 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 10.796 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 10.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 7.526 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.494 ns) = 7.526 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 10.796 ns MAR-8:IR\|inst5 6 REG LCFF_X22_Y14_N13 3 " "Info: 6: + IC(2.604 ns) + CELL(0.666 ns) = 10.796 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.450 ns ( 41.22 % ) " "Info: Total cell delay = 4.450 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.346 ns ( 58.78 % ) " "Info: Total interconnect delay = 6.346 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 9.163ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.796 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.796 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst5 UPC:inst1\|74161:inst1\|f74161:sub\|110 CP 3.759 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst5\" and destination pin or register \"UPC:inst1\|74161:inst1\|f74161:sub\|110\" for clock \"CP\" (Hold time is 3.759 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.470 ns + Largest " "Info: + Largest clock skew is 6.470 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 14.789 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 14.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.804 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.031 ns) + CELL(0.623 ns) = 2.804 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.091 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.091 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.163 ns) + CELL(0.000 ns) 13.254 ns inst3~clkctrl 4 COMB CLKCTRL_G4 8 " "Info: 4: + IC(9.163 ns) + CELL(0.000 ns) = 13.254 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.163 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 14.789 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 5 REG LCFF_X23_Y10_N7 4 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 14.789 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.409 ns ( 23.05 % ) " "Info: Total cell delay = 3.409 ns ( 23.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.380 ns ( 76.95 % ) " "Info: Total interconnect delay = 11.380 ns ( 76.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.789 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.789 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 9.163ns 0.869ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 8.319 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 8.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.623 ns) 2.804 ns halt:inst\|inst5 2 COMB LCCOMB_X33_Y7_N18 1 " "Info: 2: + IC(1.031 ns) + CELL(0.623 ns) = 2.804 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 4.091 ns inst3 3 REG LCFF_X33_Y7_N9 10 " "Info: 3: + IC(0.317 ns) + CELL(0.970 ns) = 4.091 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 5.049 ns inst51 4 COMB LCCOMB_X33_Y7_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.494 ns) = 5.049 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 8.319 ns MAR-8:IR\|inst5 5 REG LCFF_X22_Y14_N13 3 " "Info: 5: + IC(2.604 ns) + CELL(0.666 ns) = 8.319 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.903 ns ( 46.92 % ) " "Info: Total cell delay = 3.903 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 53.08 % ) " "Info: Total interconnect delay = 4.416 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.319 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.319 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.789 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.789 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 9.163ns 0.869ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.319 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.319 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.713 ns - Shortest register register " "Info: - Shortest register to register delay is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst5 1 REG LCFF_X22_Y14_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 3; REG Node = 'MAR-8:IR\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.650 ns) 2.605 ns UPC:inst1\|74161:inst1\|f74161:sub\|109~45 2 COMB LCCOMB_X23_Y10_N6 1 " "Info: 2: + IC(1.955 ns) + CELL(0.650 ns) = 2.605 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|109~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.713 ns UPC:inst1\|74161:inst1\|f74161:sub\|110 3 REG LCFF_X23_Y10_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.713 ns; Loc. = LCFF_X23_Y10_N7; Fanout = 4; REG Node = 'UPC:inst1\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 27.94 % ) " "Info: Total cell delay = 0.758 ns ( 27.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 72.06 % ) " "Info: Total interconnect delay = 1.955 ns ( 72.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.789 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.789 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 9.163ns 0.869ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.319 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.319 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst5 {} } { 0.000ns 0.000ns 1.031ns 0.317ns 0.464ns 2.604ns } { 0.000ns 1.150ns 0.623ns 0.970ns 0.494ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { MAR-8:IR|inst5 UPC:inst1|74161:inst1|f74161:sub|109~45 UPC:inst1|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { MAR-8:IR|inst5 {} UPC:inst1|74161:inst1|f74161:sub|109~45 {} UPC:inst1|74161:inst1|f74161:sub|110 {} } { 0.000ns 1.955ns 0.000ns } { 0.000ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 184 " "Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR13 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR13\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 13.302 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 13.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.206 ns) 3.128 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.907 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.302 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.302 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 14.19 % ) " "Info: Total cell delay = 1.887 ns ( 14.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.415 ns ( 85.81 % ) " "Info: Total interconnect delay = 11.415 ns ( 85.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.302 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.302 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.907ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 6.398 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 6.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.206 ns) 3.128 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.907 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.398 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.398 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.887 ns ( 29.49 % ) " "Info: Total cell delay = 1.887 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.511 ns ( 70.51 % ) " "Info: Total interconnect delay = 4.511 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.907ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.302 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.302 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.907ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.907ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.302 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.302 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.907ns 9.508ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.398 ns" { uIR13 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.398 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.907ns 2.604ns } { 0.000ns 1.015ns 0.206ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR12 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR12\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 13.451 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 13.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.370 ns) 3.277 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.902 ns) + CELL(0.370 ns) = 3.277 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.451 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.451 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 15.17 % ) " "Info: Total cell delay = 2.041 ns ( 15.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.410 ns ( 84.83 % ) " "Info: Total interconnect delay = 11.410 ns ( 84.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.451 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.451 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.902ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 6.547 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 6.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.370 ns) 3.277 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.902 ns) + CELL(0.370 ns) = 3.277 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.547 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.547 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 31.17 % ) " "Info: Total cell delay = 2.041 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 68.83 % ) " "Info: Total interconnect delay = 4.506 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.547 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.902ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.451 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.451 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.902ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.547 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.902ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.451 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.451 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.902ns 9.508ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { uIR12 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.547 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.902ns 2.604ns } { 0.000ns 1.005ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst7 MAR-8:IR\|inst1 uIR14 3.163 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst7\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR14\" (Hold time is 3.163 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.904 ns + Largest " "Info: + Largest clock skew is 6.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 13.603 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 13.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.499 ns) 3.429 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.925 ns) + CELL(0.499 ns) = 3.429 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.508 ns) + CELL(0.666 ns) 13.603 ns MAR-8:IR\|inst1 3 REG LCFF_X25_Y14_N25 2 " "Info: 3: + IC(9.508 ns) + CELL(0.666 ns) = 13.603 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.174 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 15.95 % ) " "Info: Total cell delay = 2.170 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.433 ns ( 84.05 % ) " "Info: Total interconnect delay = 11.433 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.603 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.603 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.925ns 9.508ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 6.699 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 6.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.499 ns) 3.429 ns inst51 2 COMB LCCOMB_X33_Y7_N14 8 " "Info: 2: + IC(1.925 ns) + CELL(0.499 ns) = 3.429 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.666 ns) 6.699 ns MAR-8:IR\|inst7 3 REG LCFF_X22_Y14_N19 22 " "Info: 3: + IC(2.604 ns) + CELL(0.666 ns) = 6.699 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.170 ns ( 32.39 % ) " "Info: Total cell delay = 2.170 ns ( 32.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.529 ns ( 67.61 % ) " "Info: Total interconnect delay = 4.529 ns ( 67.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.925ns 2.604ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.603 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.603 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.925ns 9.508ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.925ns 2.604ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.743 ns - Shortest register register " "Info: - Shortest register to register delay is 3.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst7 1 REG LCFF_X22_Y14_N19 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.580 ns) 1.073 ns select-2:B\|inst17~129 2 COMB LCCOMB_X22_Y14_N0 1 " "Info: 2: + IC(0.493 ns) + CELL(0.580 ns) = 1.073 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst17~131 3 COMB LCCOMB_X22_Y14_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~129 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 2.209 ns ALU:inst40\|74181:inst1\|48~247 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.209 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|48~247'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.370 ns) 3.635 ns ALU:inst40\|74181:inst1\|82 5 COMB LCCOMB_X25_Y14_N24 8 " "Info: 5: + IC(1.056 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.743 ns MAR-8:IR\|inst1 6 REG LCFF_X25_Y14_N25 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.743 ns; Loc. = LCFF_X25_Y14_N25; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 39.27 % ) " "Info: Total cell delay = 1.470 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.273 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.603 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.603 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.925ns 9.508ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.699 ns" { uIR14 inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.699 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} } { 0.000ns 0.000ns 1.925ns 2.604ns } { 0.000ns 1.005ns 0.499ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.743 ns" { MAR-8:IR|inst7 select-2:B|inst17~129 select-2:B|inst17~131 ALU:inst40|74181:inst1|48~247 ALU:inst40|74181:inst1|82 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.743 ns" { MAR-8:IR|inst7 {} select-2:B|inst17~129 {} select-2:B|inst17~131 {} ALU:inst40|74181:inst1|48~247 {} ALU:inst40|74181:inst1|82 {} MAR-8:IR|inst1 {} } { 0.000ns 0.493ns 0.362ns 0.362ns 1.056ns 0.000ns } { 0.000ns 0.580ns 0.206ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-group:inst16\|MAR-8:inst2\|inst7 uIR21 uIR14 9.865 ns register " "Info: tsu for register \"register-group:inst16\|MAR-8:inst2\|inst7\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 9.865 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.780 ns + Longest pin register " "Info: + Longest pin to register delay is 17.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.914 ns) + CELL(0.624 ns) 9.533 ns select-2:B\|inst10 2 COMB LCCOMB_X24_Y14_N14 1 " "Info: 2: + IC(7.914 ns) + CELL(0.624 ns) = 9.533 ns; Loc. = LCCOMB_X24_Y14_N14; Fanout = 1; COMB Node = 'select-2:B\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { uIR21 select-2:B|inst10 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 336 392 456 384 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.624 ns) 11.198 ns select-2:B\|inst21~131 3 COMB LCCOMB_X23_Y14_N6 3 " "Info: 3: + IC(1.041 ns) + CELL(0.624 ns) = 11.198 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 3; COMB Node = 'select-2:B\|inst21~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { select-2:B|inst10 select-2:B|inst21~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 11.784 ns ALU:inst40\|74181:inst\|45~129 4 COMB LCCOMB_X23_Y14_N20 4 " "Info: 4: + IC(0.380 ns) + CELL(0.206 ns) = 11.784 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 4; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { select-2:B|inst21~131 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.647 ns) 13.506 ns ALU:inst40\|74181:inst1\|69~4 5 COMB LCCOMB_X25_Y14_N20 1 " "Info: 5: + IC(1.075 ns) + CELL(0.647 ns) = 13.506 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|69~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 14.246 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X25_Y14_N22 3 " "Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 14.246 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 14.844 ns ALU:inst40\|74181:inst1\|78~87 7 COMB LCCOMB_X25_Y14_N0 1 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 14.844 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 15.413 ns ALU:inst40\|74181:inst1\|78~88 8 COMB LCCOMB_X25_Y14_N18 2 " "Info: 8: + IC(0.363 ns) + CELL(0.206 ns) = 15.413 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 16.010 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X25_Y14_N10 8 " "Info: 9: + IC(0.391 ns) + CELL(0.206 ns) = 16.010 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.206 ns) 17.672 ns register-group:inst16\|MAR-8:inst2\|inst7~feeder 10 COMB LCCOMB_X23_Y13_N0 1 " "Info: 10: + IC(1.456 ns) + CELL(0.206 ns) = 17.672 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst2\|inst7~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 17.780 ns register-group:inst16\|MAR-8:inst2\|inst7 11 REG LCFF_X23_Y13_N1 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 17.780 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.398 ns ( 24.74 % ) " "Info: Total cell delay = 4.398 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.382 ns ( 75.26 % ) " "Info: Total interconnect delay = 13.382 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.780 ns" { uIR21 select-2:B|inst10 select-2:B|inst21~131 ALU:inst40|74181:inst|45~129 ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.780 ns" { uIR21 {} uIR21~combout {} select-2:B|inst10 {} select-2:B|inst21~131 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74181:inst1|69~4 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 7.914ns 1.041ns 0.380ns 1.075ns 0.370ns 0.392ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.206ns 0.647ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 7.875 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 7.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.206 ns) 3.098 ns inst46 2 COMB LCCOMB_X33_Y7_N0 4 " "Info: 2: + IC(1.887 ns) + CELL(0.206 ns) = 3.098 ns; Loc. = LCCOMB_X33_Y7_N0; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { uIR14 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.615 ns) 4.449 ns register-group:inst16\|inst13 3 COMB LCCOMB_X33_Y7_N20 1 " "Info: 3: + IC(0.736 ns) + CELL(0.615 ns) = 4.449 ns; Loc. = LCCOMB_X33_Y7_N20; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { inst46 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.000 ns) 6.305 ns register-group:inst16\|inst13~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.856 ns) + CELL(0.000 ns) = 6.305 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.875 ns register-group:inst16\|MAR-8:inst2\|inst7 5 REG LCFF_X23_Y13_N1 1 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.875 ns; Loc. = LCFF_X23_Y13_N1; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 31.64 % ) " "Info: Total cell delay = 2.492 ns ( 31.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.383 ns ( 68.36 % ) " "Info: Total interconnect delay = 5.383 ns ( 68.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.875 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.887ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.780 ns" { uIR21 select-2:B|inst10 select-2:B|inst21~131 ALU:inst40|74181:inst|45~129 ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst2|inst7~feeder register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.780 ns" { uIR21 {} uIR21~combout {} select-2:B|inst10 {} select-2:B|inst21~131 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74181:inst1|69~4 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst2|inst7~feeder {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 7.914ns 1.041ns 0.380ns 1.075ns 0.370ns 0.392ns 0.363ns 0.391ns 1.456ns 0.000ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.206ns 0.647ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.875 ns" { uIR14 inst46 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.875 ns" { uIR14 {} uIR14~combout {} inst46 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 1.887ns 0.736ns 1.856ns 0.904ns } { 0.000ns 1.005ns 0.206ns 0.615ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START TE10 register-group:inst16\|MAR-8:inst\|inst5 33.494 ns register " "Info: tco from clock \"START\" to destination pin \"TE10\" through register \"register-group:inst16\|MAR-8:inst\|inst5\" is 33.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 18.513 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 18.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 7.526 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.494 ns) = 7.526 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.100 ns MAR-8:IR\|inst7 6 REG LCFF_X22_Y14_N19 22 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.100 ns; Loc. = LCFF_X22_Y14_N19; Fanout = 22; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.724 ns) + CELL(0.206 ns) 14.030 ns register-group:inst16\|inst21 7 COMB LCCOMB_X33_Y7_N4 1 " "Info: 7: + IC(2.724 ns) + CELL(0.206 ns) = 14.030 ns; Loc. = LCCOMB_X33_Y7_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { MAR-8:IR|inst7 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.903 ns) + CELL(0.000 ns) 16.933 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.903 ns) + CELL(0.000 ns) = 16.933 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 18.513 ns register-group:inst16\|MAR-8:inst\|inst5 9 REG LCFF_X23_Y15_N25 3 " "Info: 9: + IC(0.914 ns) + CELL(0.666 ns) = 18.513 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.626 ns ( 30.39 % ) " "Info: Total cell delay = 5.626 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.887 ns ( 69.61 % ) " "Info: Total interconnect delay = 12.887 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.513 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.513 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.677 ns + Longest register pin " "Info: + Longest register to pin delay is 14.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(0.616 ns) 2.187 ns select-2:B\|inst18~129 2 COMB LCCOMB_X23_Y10_N8 1 " "Info: 2: + IC(1.571 ns) + CELL(0.616 ns) = 2.187 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'select-2:B\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 3.811 ns select-2:B\|inst18~130 3 COMB LCCOMB_X26_Y12_N26 3 " "Info: 3: + IC(1.418 ns) + CELL(0.206 ns) = 3.811 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 3; COMB Node = 'select-2:B\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { select-2:B|inst18~129 select-2:B|inst18~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 4.390 ns ALU:inst40\|74181:inst1\|47~251 4 COMB LCCOMB_X26_Y12_N6 3 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X26_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.624 ns) 6.129 ns ALU:inst40\|74181:inst1\|78~87 5 COMB LCCOMB_X25_Y14_N0 1 " "Info: 5: + IC(1.115 ns) + CELL(0.624 ns) = 6.129 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.698 ns ALU:inst40\|74181:inst1\|78~88 6 COMB LCCOMB_X25_Y14_N18 2 " "Info: 6: + IC(0.363 ns) + CELL(0.206 ns) = 6.698 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.370 ns) 8.114 ns ALU:inst40\|74181:inst1\|78~89 7 COMB LCCOMB_X24_Y14_N6 1 " "Info: 7: + IC(1.046 ns) + CELL(0.370 ns) = 8.114 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(3.116 ns) 14.677 ns TE10 8 PIN PIN_5 0 " "Info: 8: + IC(3.447 ns) + CELL(3.116 ns) = 14.677 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'TE10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 1432 2032 2208 1448 "TE10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.344 ns ( 36.41 % ) " "Info: Total cell delay = 5.344 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.333 ns ( 63.59 % ) " "Info: Total interconnect delay = 9.333 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.513 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.513 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.724ns 2.903ns 0.914ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:B|inst18~129 select-2:B|inst18~130 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.677 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:B|inst18~129 {} select-2:B|inst18~130 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 1.571ns 1.418ns 0.373ns 1.115ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.616ns 0.206ns 0.206ns 0.624ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 TE10 23.392 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"TE10\" is 23.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.914 ns) + CELL(0.624 ns) 9.533 ns select-2:B\|inst10 2 COMB LCCOMB_X24_Y14_N14 1 " "Info: 2: + IC(7.914 ns) + CELL(0.624 ns) = 9.533 ns; Loc. = LCCOMB_X24_Y14_N14; Fanout = 1; COMB Node = 'select-2:B\|inst10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.538 ns" { uIR21 select-2:B|inst10 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 336 392 456 384 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.624 ns) 11.198 ns select-2:B\|inst21~131 3 COMB LCCOMB_X23_Y14_N6 3 " "Info: 3: + IC(1.041 ns) + CELL(0.624 ns) = 11.198 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 3; COMB Node = 'select-2:B\|inst21~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { select-2:B|inst10 select-2:B|inst21~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 11.784 ns ALU:inst40\|74181:inst\|45~129 4 COMB LCCOMB_X23_Y14_N20 4 " "Info: 4: + IC(0.380 ns) + CELL(0.206 ns) = 11.784 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 4; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { select-2:B|inst21~131 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.647 ns) 13.506 ns ALU:inst40\|74181:inst1\|69~4 5 COMB LCCOMB_X25_Y14_N20 1 " "Info: 5: + IC(1.075 ns) + CELL(0.647 ns) = 13.506 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|69~4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 14.246 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X25_Y14_N22 3 " "Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 14.246 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 14.844 ns ALU:inst40\|74181:inst1\|78~87 7 COMB LCCOMB_X25_Y14_N0 1 " "Info: 7: + IC(0.392 ns) + CELL(0.206 ns) = 14.844 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 15.413 ns ALU:inst40\|74181:inst1\|78~88 8 COMB LCCOMB_X25_Y14_N18 2 " "Info: 8: + IC(0.363 ns) + CELL(0.206 ns) = 15.413 ns; Loc. = LCCOMB_X25_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|78~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.370 ns) 16.829 ns ALU:inst40\|74181:inst1\|78~89 9 COMB LCCOMB_X24_Y14_N6 1 " "Info: 9: + IC(1.046 ns) + CELL(0.370 ns) = 16.829 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|78~89'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.447 ns) + CELL(3.116 ns) 23.392 ns TE10 10 PIN PIN_5 0 " "Info: 10: + IC(3.447 ns) + CELL(3.116 ns) = 23.392 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'TE10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.563 ns" { ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 1432 2032 2208 1448 "TE10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.364 ns ( 31.48 % ) " "Info: Total cell delay = 7.364 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.028 ns ( 68.52 % ) " "Info: Total interconnect delay = 16.028 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.392 ns" { uIR21 select-2:B|inst10 select-2:B|inst21~131 ALU:inst40|74181:inst|45~129 ALU:inst40|74181:inst1|69~4 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|78~87 ALU:inst40|74181:inst1|78~88 ALU:inst40|74181:inst1|78~89 TE10 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.392 ns" { uIR21 {} uIR21~combout {} select-2:B|inst10 {} select-2:B|inst21~131 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74181:inst1|69~4 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|78~87 {} ALU:inst40|74181:inst1|78~88 {} ALU:inst40|74181:inst1|78~89 {} TE10 {} } { 0.000ns 0.000ns 7.914ns 1.041ns 0.380ns 1.075ns 0.370ns 0.392ns 0.363ns 1.046ns 3.447ns } { 0.000ns 0.995ns 0.624ns 0.624ns 0.206ns 0.647ns 0.370ns 0.206ns 0.206ns 0.370ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-group:inst16\|MAR-8:inst1\|inst uIR15 START 8.858 ns register " "Info: th for register \"register-group:inst16\|MAR-8:inst1\|inst\" (data pin = \"uIR15\", clock pin = \"START\") is 8.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 18.143 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 18.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.529 ns) + CELL(0.970 ns) 4.483 ns halt:inst\|inst3 2 REG LCFF_X33_Y7_N25 1 " "Info: 2: + IC(2.529 ns) + CELL(0.970 ns) = 4.483 ns; Loc. = LCFF_X33_Y7_N25; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.499 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.366 ns) 5.281 ns halt:inst\|inst5 3 COMB LCCOMB_X33_Y7_N18 1 " "Info: 3: + IC(0.432 ns) + CELL(0.366 ns) = 5.281 ns; Loc. = LCCOMB_X33_Y7_N18; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.970 ns) 6.568 ns inst3 4 REG LCFF_X33_Y7_N9 10 " "Info: 4: + IC(0.317 ns) + CELL(0.970 ns) = 6.568 ns; Loc. = LCFF_X33_Y7_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.494 ns) 7.526 ns inst51 5 COMB LCCOMB_X33_Y7_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.494 ns) = 7.526 ns; Loc. = LCCOMB_X33_Y7_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.604 ns) + CELL(0.970 ns) 11.100 ns MAR-8:IR\|inst6 6 REG LCFF_X22_Y14_N21 18 " "Info: 6: + IC(2.604 ns) + CELL(0.970 ns) = 11.100 ns; Loc. = LCFF_X22_Y14_N21; Fanout = 18; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.574 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.797 ns) + CELL(0.650 ns) 14.547 ns register-group:inst16\|inst12 7 COMB LCCOMB_X33_Y7_N2 1 " "Info: 7: + IC(2.797 ns) + CELL(0.650 ns) = 14.547 ns; Loc. = LCCOMB_X33_Y7_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { MAR-8:IR|inst6 register-group:inst16|inst12 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.000 ns) 16.569 ns register-group:inst16\|inst12~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(2.022 ns) + CELL(0.000 ns) = 16.569 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { register-group:inst16|inst12 register-group:inst16|inst12~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 18.143 ns register-group:inst16\|MAR-8:inst1\|inst 9 REG LCFF_X22_Y14_N25 1 " "Info: 9: + IC(0.908 ns) + CELL(0.666 ns) = 18.143 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.070 ns ( 33.46 % ) " "Info: Total cell delay = 6.070 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.073 ns ( 66.54 % ) " "Info: Total interconnect delay = 12.073 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.143 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.143 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.797ns 2.022ns 0.908ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.591 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 PIN PIN_110 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 2; PIN Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/TOTAL.bdf" { { 96 -264 -96 112 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.241 ns) + CELL(0.651 ns) 8.877 ns ALU:inst40\|74181:inst\|80 2 COMB LCCOMB_X22_Y14_N2 8 " "Info: 2: + IC(7.241 ns) + CELL(0.651 ns) = 8.877 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 8; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.892 ns" { uIR15 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.206 ns) 9.483 ns register-group:inst16\|MAR-8:inst1\|inst~feeder 3 COMB LCCOMB_X22_Y14_N24 1 " "Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 9.483 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'register-group:inst16\|MAR-8:inst1\|inst~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.591 ns register-group:inst16\|MAR-8:inst1\|inst 4 REG LCFF_X22_Y14_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.591 ns; Loc. = LCFF_X22_Y14_N25; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "F:/CCP-DESIGN/Lesson4/TOTAL - 副本 - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 20.33 % ) " "Info: Total cell delay = 1.950 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.641 ns ( 79.67 % ) " "Info: Total interconnect delay = 7.641 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.591 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst1|inst~feeder {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 7.241ns 0.400ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.143 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|inst12 register-group:inst16|inst12~clkctrl register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.143 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|inst12 {} register-group:inst16|inst12~clkctrl {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 2.529ns 0.432ns 0.317ns 0.464ns 2.604ns 2.797ns 2.022ns 0.908ns } { 0.000ns 0.984ns 0.970ns 0.366ns 0.970ns 0.494ns 0.970ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.591 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst1|inst~feeder register-group:inst16|MAR-8:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.591 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst1|inst~feeder {} register-group:inst16|MAR-8:inst1|inst {} } { 0.000ns 0.000ns 7.241ns 0.400ns 0.000ns } { 0.000ns 0.985ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 14:20:42 2024 " "Info: Processing ended: Sat May 25 14:20:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
