#内存相关的指令暂未实现<br>

| ChinoCPU 指令集         |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
|----------------------|----|------|--------------|--------------|----|---|---|---|---------------------------------------------------------------------|---|--------------------|---|---|---|---|---|---|---|---|---|---|---|---|---|
|                      |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                      |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 位运算指令                |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| or指令族                |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   | 指令行为                                                                |   | 备注                 |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0001 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 \| reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12b'0010\_0000\_0001 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 \| imm                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 43           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12b'0011\_0000\_0001 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 \| \[addr\]                                             |   | \[addr\]指addr指向的内存 |   |   |   |   |   |   |   |   |   |   |   |   |   |
| and指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0010 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 & reg3                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_0010 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 & imm                                                   |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 56 | 47   | 43           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_0010 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 & \[addr\]                                              |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| xor指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0011 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2  ^ reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_0011 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 ^ imm                                                   |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_0011 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 =reg2 ^ \[addr\]                                               |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| not指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 0            |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001\_0000\_0100 |    | reg1 | reg2         | 保留           |    |   |   |   | reg1 = ~reg1                                                        |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 16           | 15           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0001\_0100 |    | reg1 | imm\(32bit\) | 保留           |    |   |   |   | reg1 = ~imm                                                         |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 16           | 15           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0010\_0100 |    | reg1 | addr         | 保留           |    |   |   |   | reg1 = ~\[addr\]                                                    |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 移位运算指令               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                      |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| shl指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0101 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 << reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_0101 |    | reg1 | reg2         | imm\(5bit\)  | 保留 |   |   |   | reg1 = reg2 << imm                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_0101 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 << \[addr\]                                             |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| shr指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0110 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 >> reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_0110 |    | reg1 | reg2         | imm\(5bit\)  | 保留 |   |   |   | reg1 = reg2 >> imm                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_0110 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 >> \[addr\]                                             |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| sar指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_0111 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = \(reg1\[31:31\-reg3\] = reg1\[31\]\) \| \(reg2 >> reg3\)     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_0111 |    | reg1 | reg2         | imm\(5bit\)  | 保留 |   |   |   | reg1 = \(reg1\[31:31\-reg3\] = reg1\[31\]\) \| \(reg2 >> imm\)      |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_0111 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = \(reg1\[31:31\-reg3\] = reg1\[31\]\) \| \(reg2 >> \[addr\]\) |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 移动运算指令               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                      |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| mov指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 41           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0001\_0000\_1000 |    | reg1 | reg2         | 保留           |    |   |   |   | reg1 = reg2                                                         |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12’b0010\_0000\_1000 |    | reg1 | imm\(32bit\) | 保留           |    |   |   |   | reg1 = imm                                                          |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1000 |    | reg1 | addr         | 保留           |    |   |   |   | reg1 = \[addr\]                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| movz指令               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1001 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = if \(reg2 == 0\) reg3 else reg1                              |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_1001 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = if\(reg2 == 0\) imm else reg1                                |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1001 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = if\(reg2 == 0\) \[addr\] else reg1                           |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| movn指令               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1010 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = if\(reg2 \!= 0\) reg3 else reg1                              |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0010\_0000\_1010 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = if\(reg2 \!= 0\) imm else reg1                               |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1010 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = if\(reg2 \!= 0\) \[addr\] else reg1                          |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 算术运算指令               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
|                      |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| add指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1011 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 \+ reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0000\_1011 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 \+ imm                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1011 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 \+ \[addr\]                                             |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| sub指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1100 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 \- reg3                                                 |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0000\_1100 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 \- imm                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1100 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 \- \[addr\]                                             |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| mult指令族              |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 41           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1101 |    | reg1 | reg2         | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* reg2"                                        |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0000\_1101 |    | reg1 | imm\(32bit\) | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* imm"                                         |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1101 |    | reg1 | reg2         | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* \[addr\]"                                    |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| div指令族               |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 37           | 36 | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1110 |    | reg1 | reg2         | reg3         | 保留 |   |   |   | reg1 = reg2 / reg3                                                  |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0000\_1110 |    | reg1 | reg2         | imm\(32bit\) | 保留 |   |   |   | reg1 = reg2 / imm                                                   |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 10           | 9  | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1110 |    | reg1 | reg2         | addr         | 保留 |   |   |   | reg1 = reg2 / \[addr\]                                              |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| multu指令族             |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 41           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0000\_1111 |    | reg1 | reg2         | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* reg2"                                        |   | 无符号运算              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0000\_1111 |    | reg1 | imm\(32bit\) | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* imm"                                         |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0000\_1111 |    | reg1 | addr         | 保留           |    |   |   |   | "\{$31,$30\} = reg1 \* \[addr\]"                                    |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| divu指令族              |    |      |              |              |    |   |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 42           | 41           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0001\_0001\_0000 |    | reg1 | reg2         | 保留           |    |   |   |   | reg1 = reg2 / reg3                                                  |   | 无符号运算              |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12‘b0010\_0001\_0000 |    | reg1 | imm\(32bit\) | 保留           |    |   |   |   | reg1 = reg2 / imm                                                   |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 63                   | 52 | 47   | 15           | 14           |    | 0 |   |   |                                                                     |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
| 12'b0011\_0001\_0000 |    | reg1 | addr         | 保留           |    |   |   |   | reg1 = reg2 / \[addr\]                                              |   |                    |   |   |   |   |   |   |   |   |   |   |   |   |   |
