INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/RLE_encoder_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLE_encoder_system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/packager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packager
ERROR: [VRFC 10-1412] syntax error near <= [C:/git/RLE/src/RLE.srcs/sources_1/new/packager.v:33]
ERROR: [VRFC 10-2865] module 'packager' ignored due to previous errors [C:/git/RLE/src/RLE.srcs/sources_1/new/packager.v:12]
