Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: aes_encdec.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes_encdec.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes_encdec"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : aes_encdec
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Distributed
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\sbox.vhd" into library work
Parsing entity <sbox_shift>.
Parsing architecture <Behavioral> of entity <sbox_shift>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\mixcolumns.vhd" into library work
Parsing entity <mixcolumns>.
Parsing architecture <Behavioral> of entity <mixcolumns>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_ram.vhd" into library work
Parsing entity <key_ram>.
Parsing architecture <Behavioral> of entity <key_ram>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_expand.vhd" into library work
Parsing entity <key_expand>.
Parsing architecture <Behavioral> of entity <key_expand>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\inv_sbox.vhd" into library work
Parsing entity <inv_sbox>.
Parsing architecture <Behavioral> of entity <inv_sbox>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\inv_mixcolumns.vhd" into library work
Parsing entity <inv_mixcolumns>.
Parsing architecture <Behavioral> of entity <inv_mixcolumns>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\round_counter.vhd" into library work
Parsing entity <round_counter>.
Parsing architecture <Behavioral> of entity <round_counter>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_scheduler.vhd" into library work
Parsing entity <key_scheduler>.
Parsing architecture <Behavioral> of entity <key_scheduler>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\encrypt.vhd" into library work
Parsing entity <encrypt>.
Parsing architecture <Behavioral> of entity <encrypt>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\decrypt.vhd" into library work
Parsing entity <decrypt>.
Parsing architecture <Behavioral> of entity <decrypt>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\clock_divider.vhd" into library work
Parsing entity <Clock_Divider>.
Parsing architecture <bhv> of entity <clock_divider>.
Parsing VHDL file "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\aes_encdec.vhd" into library work
Parsing entity <aes_encdec>.
Parsing architecture <Behavioral> of entity <aes_encdec>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <aes_encdec> (architecture <Behavioral>) from library <work>.

Elaborating entity <encrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <sbox_shift> (architecture <Behavioral>) from library <work>.

Elaborating entity <mixcolumns> (architecture <Behavioral>) from library <work>.

Elaborating entity <decrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <inv_mixcolumns> (architecture <Behavioral>) from library <work>.

Elaborating entity <inv_sbox> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_scheduler> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_expand> (architecture <Behavioral>) from library <work>.

Elaborating entity <round_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Clock_Divider> (architecture <bhv>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\clock_divider.vhd" Line 23: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\clock_divider.vhd" Line 24: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\clock_divider.vhd" Line 25: tmp should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <aes_encdec>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\aes_encdec.vhd".
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <clk_rst>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <aes_encdec> synthesized.

Synthesizing Unit <encrypt>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\encrypt.vhd".
    Found 128-bit register for signal <reg1>.
    Found 128-bit register for signal <reg2>.
    Found 1-bit register for signal <rnd_reg1>.
    Found 1-bit register for signal <rnd_reg2>.
    Found 128-bit register for signal <reg0>.
    Summary:
	inferred 386 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <encrypt> synthesized.

Synthesizing Unit <sbox_shift>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\sbox.vhd".
    Found 256x8-bit Read Only RAM for signal <q<127:120>>
    Found 256x8-bit Read Only RAM for signal <q<119:112>>
    Found 256x8-bit Read Only RAM for signal <q<111:104>>
    Found 256x8-bit Read Only RAM for signal <q<103:96>>
    Found 256x8-bit Read Only RAM for signal <q<95:88>>
    Found 256x8-bit Read Only RAM for signal <q<87:80>>
    Found 256x8-bit Read Only RAM for signal <q<79:72>>
    Found 256x8-bit Read Only RAM for signal <q<71:64>>
    Found 256x8-bit Read Only RAM for signal <q<63:56>>
    Found 256x8-bit Read Only RAM for signal <q<55:48>>
    Found 256x8-bit Read Only RAM for signal <q<47:40>>
    Found 256x8-bit Read Only RAM for signal <q<39:32>>
    Found 256x8-bit Read Only RAM for signal <q<31:24>>
    Found 256x8-bit Read Only RAM for signal <q<23:16>>
    Found 256x8-bit Read Only RAM for signal <q<15:8>>
    Found 256x8-bit Read Only RAM for signal <q<7:0>>
    Summary:
	inferred  16 RAM(s).
Unit <sbox_shift> synthesized.

Synthesizing Unit <mixcolumns>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\mixcolumns.vhd".
    Found 256x8-bit Read Only RAM for signal <d[31]_PWR_8_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_GND_8_o_wide_mux_1_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_PWR_8_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_GND_8_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_PWR_8_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_GND_8_o_wide_mux_11_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_PWR_8_o_wide_mux_15_OUT>
    Found 256x8-bit Read Only RAM for signal <d[31]_GND_8_o_wide_mux_16_OUT>
    Summary:
	inferred   8 RAM(s).
Unit <mixcolumns> synthesized.

Synthesizing Unit <decrypt>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\decrypt.vhd".
    Found 128-bit register for signal <reg1>.
    Found 128-bit register for signal <reg2>.
    Found 1-bit register for signal <rnd_reg>.
    Found 128-bit register for signal <reg0>.
    Summary:
	inferred 385 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <decrypt> synthesized.

Synthesizing Unit <inv_mixcolumns>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\inv_mixcolumns.vhd".
    Found 256x8-bit Read Only RAM for signal <d[31]_PWR_10_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_PWR_10_o_wide_mux_1_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_PWR_10_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_GND_10_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_PWR_10_o_wide_mux_7_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_PWR_10_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_PWR_10_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <d[31]_GND_10_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_PWR_10_o_wide_mux_14_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_PWR_10_o_wide_mux_15_OUT>
    Found 256x8-bit Read Only RAM for signal <d[31]_PWR_10_o_wide_mux_17_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_GND_10_o_wide_mux_19_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_PWR_10_o_wide_mux_21_OUT>
    Found 256x8-bit Read Only RAM for signal <d[31]_PWR_10_o_wide_mux_22_OUT>
    Found 256x8-bit Read Only RAM for signal <d[23]_PWR_10_o_wide_mux_24_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_GND_10_o_wide_mux_26_OUT>
    Summary:
	inferred  16 RAM(s).
Unit <inv_mixcolumns> synthesized.

Synthesizing Unit <inv_sbox>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\inv_sbox.vhd".
    Found 256x8-bit Read Only RAM for signal <q<127:120>>
    Found 256x8-bit Read Only RAM for signal <q<119:112>>
    Found 256x8-bit Read Only RAM for signal <q<111:104>>
    Found 256x8-bit Read Only RAM for signal <q<103:96>>
    Found 256x8-bit Read Only RAM for signal <q<95:88>>
    Found 256x8-bit Read Only RAM for signal <q<87:80>>
    Found 256x8-bit Read Only RAM for signal <q<79:72>>
    Found 256x8-bit Read Only RAM for signal <q<71:64>>
    Found 256x8-bit Read Only RAM for signal <q<63:56>>
    Found 256x8-bit Read Only RAM for signal <q<55:48>>
    Found 256x8-bit Read Only RAM for signal <q<47:40>>
    Found 256x8-bit Read Only RAM for signal <q<39:32>>
    Found 256x8-bit Read Only RAM for signal <q<31:24>>
    Found 256x8-bit Read Only RAM for signal <q<23:16>>
    Found 256x8-bit Read Only RAM for signal <q<15:8>>
    Found 256x8-bit Read Only RAM for signal <q<7:0>>
    Summary:
	inferred  16 RAM(s).
Unit <inv_sbox> synthesized.

Synthesizing Unit <key_scheduler>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_scheduler.vhd".
    Found 1-bit register for signal <keys_filled_s>.
    Found 4-bit adder for signal <roundNumberInc> created at line 1241.
    Found 4-bit subtractor for signal <decRoundNumber> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <key_scheduler> synthesized.

Synthesizing Unit <key_ram>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_ram.vhd".
    Found 16x128-bit dual-port RAM <Mram_keys> for signal <keys>.
    Summary:
	inferred   1 RAM(s).
Unit <key_ram> synthesized.

Synthesizing Unit <key_expand>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\key_expand.vhd".
    Found 256x8-bit Read Only RAM for signal <d[23]_GND_14_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <d[15]_GND_14_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <d[7]_GND_14_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <d[31]_GND_14_o_wide_mux_5_OUT>
    Summary:
	inferred   4 RAM(s).
Unit <key_expand> synthesized.

Synthesizing Unit <round_counter>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\round_counter.vhd".
    Found 4-bit register for signal <round>.
    Found 4-bit adder for signal <round[3]_GND_15_o_add_2_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <round[3]_PWR_16_o_LessThan_2_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <round_counter> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "C:\Users\HP\Desktop\University\Academics\Capstone\aes128_vhdl\aes128_v4\clock_divider.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <count[31]_GND_16_o_add_0_OUT> created at line 23.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   2 Multiplexer(s).
Unit <Clock_Divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 133
 16x128-bit dual-port RAM                              : 1
 256x8-bit single-port Read Only RAM                   : 132
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 6
 128-bit register                                      : 6
 4-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 12
 128-bit 2-to-1 multiplexer                            : 8
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 41
 128-bit xor2                                          : 4
 32-bit xor2                                           : 4
 8-bit xor2                                            : 1
 8-bit xor4                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch clk_rst hinder the constant cleaning in the block aes_encdec.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <inv_mixcolumns>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_PWR_10_o_wide_mux_0_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_GND_10_o_wide_mux_12_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_PWR_10_o_wide_mux_17_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_PWR_10_o_wide_mux_22_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_PWR_10_o_wide_mux_1_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_PWR_10_o_wide_mux_7_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_GND_10_o_wide_mux_19_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_PWR_10_o_wide_mux_24_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_PWR_10_o_wide_mux_3_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_PWR_10_o_wide_mux_8_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_PWR_10_o_wide_mux_14_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_GND_10_o_wide_mux_26_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_GND_10_o_wide_mux_5_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_PWR_10_o_wide_mux_10_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_PWR_10_o_wide_mux_15_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_PWR_10_o_wide_mux_21_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <inv_mixcolumns> synthesized (advanced).

Synthesizing (advanced) Unit <inv_sbox>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<127:120>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<127:120>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<119:112>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<119:112>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<111:104>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<111:104>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<103:96>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<103:96>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<95:88>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<95:88>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<87:80>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<87:80>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<79:72>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<79:72>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<71:64>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<71:64>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<63:56>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<63:56>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<55:48>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<55:48>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<47:40>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<47:40>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<39:32>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<39:32>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<31:24>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<23:16>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<15:8>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<7:0>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
Unit <inv_sbox> synthesized (advanced).

Synthesizing (advanced) Unit <key_expand>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_GND_14_o_wide_mux_0_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_GND_14_o_wide_mux_3_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_GND_14_o_wide_mux_4_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_GND_14_o_wide_mux_5_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <key_expand> synthesized (advanced).

Synthesizing (advanced) Unit <key_ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_keys> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w>             | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_key>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <key_ram> synthesized (advanced).

Synthesizing (advanced) Unit <mixcolumns>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_GND_8_o_wide_mux_6_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[15]_PWR_8_o_wide_mux_10_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_GND_8_o_wide_mux_11_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[7]_PWR_8_o_wide_mux_15_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_PWR_8_o_wide_mux_0_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[31]_GND_8_o_wide_mux_16_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_GND_8_o_wide_mux_1_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_d[23]_PWR_8_o_wide_mux_5_OUT>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mixcolumns> synthesized (advanced).

Synthesizing (advanced) Unit <round_counter>.
The following registers are absorbed into counter <round>: 1 register on signal <round>.
Unit <round_counter> synthesized (advanced).

Synthesizing (advanced) Unit <sbox_shift>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<127:120>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<127:120>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<119:112>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<87:80>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<111:104>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<47:40>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<103:96>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<7:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<95:88>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<95:88>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<87:80>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<55:48>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<79:72>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<15:8>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<71:64>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<103:96>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<63:56>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<63:56>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<55:48>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<23:16>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<47:40>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<111:104>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<39:32>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<71:64>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<31:24>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<31:24>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<23:16>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<119:112>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<15:8>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<79:72>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_q<7:0>>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <d<39:32>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
Unit <sbox_shift> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 133
 16x128-bit dual-port distributed RAM                  : 1
 256x8-bit single-port distributed Read Only RAM       : 132
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 774
 Flip-Flops                                            : 774
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 393
 1-bit 2-to-1 multiplexer                              : 384
 128-bit 2-to-1 multiplexer                            : 5
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 41
 128-bit xor2                                          : 4
 32-bit xor2                                           : 4
 8-bit xor2                                            : 1
 8-bit xor4                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch clk_rst hinder the constant cleaning in the block aes_encdec.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2170 - Unit aes_encdec : the following signal(s) form a combinatorial loop: clockDivider/count<31>, clockDivider/GND_16_o_count[31]_equal_2_o.

Optimizing unit <aes_encdec> ...

Optimizing unit <key_scheduler> ...

Optimizing unit <key_expand> ...

Optimizing unit <mixcolumns> ...

Optimizing unit <inv_mixcolumns> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block aes_encdec, actual ratio is 34.
FlipFlop roundCounter/round_0 has been replicated 3 time(s)
FlipFlop roundCounter/round_1 has been replicated 1 time(s)
FlipFlop roundCounter/round_2 has been replicated 1 time(s)
FlipFlop roundCounter/round_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <aes_encdec> :
	Found 2-bit shift register for signal <encrypter/rnd_reg2>.
Unit <aes_encdec> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 782
 Flip-Flops                                            : 782
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : aes_encdec.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3663
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 172
#      LUT3                        : 278
#      LUT4                        : 251
#      LUT5                        : 237
#      LUT6                        : 1793
#      MUXCY                       : 31
#      MUXF7                       : 576
#      MUXF8                       : 288
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 784
#      FD                          : 2
#      FDE                         : 770
#      FDR                         : 11
#      LDC                         : 1
# RAMS                             : 128
#      RAM16X1D                    : 128
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFG                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             784  out of  18224     4%  
 Number of Slice LUTs:                 2991  out of   9112    32%  
    Number used as Logic:              2734  out of   9112    30%  
    Number used as Memory:              257  out of   2176    11%  
       Number used as RAM:              256
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3252
   Number with an unused Flip Flop:    2468  out of   3252    75%  
   Number with an unused LUT:           261  out of   3252     8%  
   Number of fully used LUT-FF pairs:   523  out of   3252    16%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         523
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)    | Load  |
-------------------------------------------------------------------------------------------+--------------------------+-------+
clk                                                                                        | NONE(clk_rst)            | 772   |
clockDivider/tmp                                                                           | BUFG                     | 140   |
clockDivider/GND_16_o_count[31]_equal_2_o(clockDivider/GND_16_o_count[31]_equal_2_o<31>7:O)| NONE(*)(clockDivider/tmp)| 1     |
-------------------------------------------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.128ns (Maximum Frequency: 163.194MHz)
   Minimum input arrival time before clock: 4.907ns
   Maximum output required time after clock: 4.783ns
   Maximum combinational path delay: 3.562ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDivider/tmp'
  Clock period: 6.128ns (frequency: 163.194MHz)
  Total number of paths / destination ports: 56295 / 1302
-------------------------------------------------------------------------
Delay:               6.128ns (Levels of Logic = 6)
  Source:            roundCounter/round_0_1 (FF)
  Destination:       keyScheduler/keyRAM/Mram_keys8 (RAM)
  Source Clock:      clockDivider/tmp rising
  Destination Clock: clockDivider/tmp rising

  Data Path: roundCounter/round_0_1 to keyScheduler/keyRAM/Mram_keys8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.137  roundCounter/round_0_1 (roundCounter/round_0_1)
     LUT4:I1->O           11   0.205   0.882  keyScheduler/r_addr<1>1_2 (keyScheduler/r_addr<1>1_1)
     RAM16X1D:DPRA1->DPO   36   0.205   1.713  keyScheduler/keyRAM/Mram_keys28 (roundKey<27>)
     LUT6:I0->O            1   0.203   0.000  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12 (keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12)
     MUXF7:I1->O           1   0.140   0.000  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f7 (keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f7)
     MUXF8:I1->O           4   0.152   0.788  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f8 (keyScheduler/keyExpand/d[31]_GND_14_o_wide_mux_5_OUT<6>)
     LUT6:I4->O            1   0.203   0.000  keyScheduler/Mmux_w_key95 (keyScheduler/w_key<6>)
     RAM16X1D:D                0.053          keyScheduler/keyRAM/Mram_keys7
    ----------------------------------------
    Total                      6.128ns (1.608ns logic, 4.520ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.260ns (frequency: 306.758MHz)
  Total number of paths / destination ports: 10305 / 769
-------------------------------------------------------------------------
Delay:               3.260ns (Levels of Logic = 2)
  Source:            decrypter/reg0_110 (FF)
  Destination:       decrypter/reg1_117 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: decrypter/reg0_110 to decrypter/reg1_117
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.447   1.478  decrypter/reg0_110 (decrypter/reg0_110)
     LUT5:I0->O            1   0.203   0.827  decrypter/invMix0_Mram_d[15]_PWR_10_o_wide_mux_8_OUT3111 (decrypter/invMix0/d[15]_PWR_10_o_wide_mux_8_OUT<1>)
     LUT6:I2->O            1   0.203   0.000  decrypter/mux14311 (decrypter/from_reg1_mux<113>)
     FDE:D                     0.102          decrypter/reg1_113
    ----------------------------------------
    Total                      3.260ns (0.955ns logic, 2.305ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockDivider/GND_16_o_count[31]_equal_2_o'
  Clock period: 1.899ns (frequency: 526.676MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.899ns (Levels of Logic = 1)
  Source:            clockDivider/tmp (LATCH)
  Destination:       clockDivider/tmp (LATCH)
  Source Clock:      clockDivider/GND_16_o_count[31]_equal_2_o falling
  Destination Clock: clockDivider/GND_16_o_count[31]_equal_2_o falling

  Data Path: clockDivider/tmp to clockDivider/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  clockDivider/tmp (clockDivider/tmp)
     INV:I->O              1   0.206   0.579  clockDivider/tmp_INV_32_o1_INV_0 (clockDivider/tmp_INV_32_o)
     LDC:D                     0.037          clockDivider/tmp
    ----------------------------------------
    Total                      1.899ns (0.741ns logic, 1.158ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3078 / 1027
-------------------------------------------------------------------------
Offset:              4.006ns (Levels of Logic = 3)
  Source:            dec (PAD)
  Destination:       decrypter/reg0_126 (FF)
  Destination Clock: clk rising

  Data Path: dec to decrypter/reg0_126
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           90   0.203   1.811  keyScheduler/r_addr<3>1 (keyScheduler/r_addr<3>)
     RAM16X1D:DPRA3->DPO    7   0.205   1.118  keyScheduler/keyRAM/Mram_keys98 (roundKey<97>)
     LUT6:I1->O            1   0.203   0.000  decrypter/Mxor_from_addrkey_97_xo<0>1 (decrypter/from_addrkey<97>)
     FDE:D                     0.102          decrypter/reg0_97
    ----------------------------------------
    Total                      4.006ns (1.078ns logic, 2.928ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockDivider/tmp'
  Total number of paths / destination ports: 12779 / 1164
-------------------------------------------------------------------------
Offset:              4.907ns (Levels of Logic = 6)
  Source:            dec (PAD)
  Destination:       keyScheduler/keyRAM/Mram_keys8 (RAM)
  Destination Clock: clockDivider/tmp rising

  Data Path: dec to keyScheduler/keyRAM/Mram_keys8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           11   0.203   0.882  keyScheduler/r_addr<3>1_2 (keyScheduler/r_addr<3>1_1)
     RAM16X1D:DPRA3->DPO   36   0.205   1.713  keyScheduler/keyRAM/Mram_keys28 (roundKey<27>)
     LUT6:I0->O            1   0.203   0.000  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12 (keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12)
     MUXF7:I1->O           1   0.140   0.000  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f7 (keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f7)
     MUXF8:I1->O           4   0.152   0.788  keyScheduler/keyExpand_Mram_d[31]_GND_14_o_wide_mux_5_OUT12_f8 (keyScheduler/keyExpand/d[31]_GND_14_o_wide_mux_5_OUT<6>)
     LUT6:I4->O            1   0.203   0.000  keyScheduler/Mmux_w_key95 (keyScheduler/w_key<6>)
     RAM16X1D:D                0.053          keyScheduler/keyRAM/Mram_keys7
    ----------------------------------------
    Total                      4.907ns (1.524ns logic, 3.383ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 256 / 128
-------------------------------------------------------------------------
Offset:              1.514ns (Levels of Logic = 1)
  Source:            decrypter/reg2_127 (FF)
  Destination:       q<127> (PAD)
  Source Clock:      clk rising

  Data Path: decrypter/reg2_127 to q<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.864  decrypter/reg2_127 (decrypter/reg2_127)
     LUT5:I1->O            0   0.203   0.000  Mmux_q311 (q<127>)
    ----------------------------------------
    Total                      1.514ns (0.650ns logic, 0.864ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockDivider/tmp'
  Total number of paths / destination ports: 3590 / 262
-------------------------------------------------------------------------
Offset:              4.783ns (Levels of Logic = 3)
  Source:            roundCounter/round_0_1 (FF)
  Destination:       q<126> (PAD)
  Source Clock:      clockDivider/tmp rising

  Data Path: roundCounter/round_0_1 to q<126>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.137  roundCounter/round_0_1 (roundCounter/round_0_1)
     LUT4:I1->O           90   0.205   1.811  keyScheduler/r_addr<1>1 (keyScheduler/r_addr<1>)
     RAM16X1D:DPRA1->DPO    7   0.205   0.774  keyScheduler/keyRAM/Mram_keys98 (roundKey<97>)
     LUT5:I4->O            0   0.205   0.000  Mmux_q1251 (q<97>)
    ----------------------------------------
    Total                      4.783ns (1.062ns logic, 3.721ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1024 / 256
-------------------------------------------------------------------------
Delay:               3.562ns (Levels of Logic = 3)
  Source:            dec (PAD)
  Destination:       q<126> (PAD)

  Data Path: dec to q<126>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           90   0.203   1.811  keyScheduler/r_addr<3>1 (keyScheduler/r_addr<3>)
     RAM16X1D:DPRA3->DPO    7   0.205   0.774  keyScheduler/keyRAM/Mram_keys98 (roundKey<97>)
     LUT5:I4->O            0   0.205   0.000  Mmux_q1251 (q<97>)
    ----------------------------------------
    Total                      3.562ns (0.978ns logic, 2.584ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    3.260|         |         |         |
clockDivider/tmp|    5.281|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockDivider/GND_16_o_count[31]_equal_2_o
-----------------------------------------+---------+---------+---------+---------+
                                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------+---------+---------+---------+---------+
clk                                      |         |         |    2.516|         |
clockDivider/GND_16_o_count[31]_equal_2_o|         |         |    1.899|         |
-----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clockDivider/tmp
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clockDivider/tmp|    6.128|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.30 secs
 
--> 

Total memory usage is 294556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   62 (   0 filtered)

