INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_070/project_1/project_1.srcs/sources_1/new/clk_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_070/project_1/project_1.srcs/sim_1/new/clock_edge_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_edge_tb
