{
  "sha": "560b3fe208255ae909b4b1c88ba9c28b09043307",
  "node_id": "C_kwDOANOeidoAKDU2MGIzZmUyMDgyNTVhZTkwOWI0YjFjODhiYTljMjhiMDkwNDMzMDc",
  "commit": {
    "author": {
      "name": "liuzhensong",
      "email": "liuzhensong@loongson.cn",
      "date": "2021-10-22T08:42:07Z"
    },
    "committer": {
      "name": "Alan Modra",
      "email": "amodra@gmail.com",
      "date": "2021-10-24T11:06:32Z"
    },
    "message": "LoongArch ld support\n\n2021-10-22  Chenghua Xu  <xuchenghua@loongson.cn>\n\t    Zhensong Liu  <liuzhensong@loongson.cn>\n\t    Weinan Liu  <liuweinan@loongson.cn>\n\t    Xiaolin Tang  <tangxiaolin@loongson.cn>\n\nld/\n\t* Makefile.am: Add LoongArch.\n\t* NEWS: Mention LoongArch support.\n\t* configure.tgt: Add LoongArch.\n\t* emulparams/elf32loongarch-defs.sh: New.\n\t* emulparams/elf32loongarch.sh: Likewise.\n\t* emulparams/elf64loongarch-defs.sh: Likewise.\n\t* emulparams/elf64loongarch.sh: Likewise.\n\t* emultempl/loongarchelf.em: Likewise.\n\t* Makefile.in: Regenerate.\n\t* po/BLD-POTFILES.in: Regenerate.\nld/testsuite/\n\t* ld-loongarch-elf/disas-jirl.d: New.\n\t* ld-loongarch-elf/disas-jirl.s: Likewise.\n\t* ld-loongarch-elf/jmp_op.d: Likewise.\n\t* ld-loongarch-elf/jmp_op.s: Likewise.\n\t* ld-loongarch-elf/ld-loongarch-elf.exp: Likewise.\n\t* ld-loongarch-elf/macro_op.d: Likewise.\n\t* ld-loongarch-elf/macro_op.s: Likewise.\n\t* ld-loongarch-elf/syscall-0.s: Likewise.\n\t* ld-loongarch-elf/syscall-1.s: Likewise.\n\t* ld-loongarch-elf/syscall.d: Likewise.\n\t* ld-srec/srec.exp: Add LoongArch.\n\t* ld-unique/pr21529.d: Likewise.",
    "tree": {
      "sha": "197eb56c181344b0b56a4542bee9cc05e601c408",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/197eb56c181344b0b56a4542bee9cc05e601c408"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/560b3fe208255ae909b4b1c88ba9c28b09043307",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/560b3fe208255ae909b4b1c88ba9c28b09043307",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/560b3fe208255ae909b4b1c88ba9c28b09043307",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/560b3fe208255ae909b4b1c88ba9c28b09043307/comments",
  "author": null,
  "committer": {
    "login": "amodra",
    "id": 6006325,
    "node_id": "MDQ6VXNlcjYwMDYzMjU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6006325?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/amodra",
    "html_url": "https://github.com/amodra",
    "followers_url": "https://api.github.com/users/amodra/followers",
    "following_url": "https://api.github.com/users/amodra/following{/other_user}",
    "gists_url": "https://api.github.com/users/amodra/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/amodra/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/amodra/subscriptions",
    "organizations_url": "https://api.github.com/users/amodra/orgs",
    "repos_url": "https://api.github.com/users/amodra/repos",
    "events_url": "https://api.github.com/users/amodra/events{/privacy}",
    "received_events_url": "https://api.github.com/users/amodra/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "4462d7c440247bfcdc464412332bbec13b8aab12",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4462d7c440247bfcdc464412332bbec13b8aab12",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/4462d7c440247bfcdc464412332bbec13b8aab12"
    }
  ],
  "stats": {
    "total": 1147,
    "additions": 1146,
    "deletions": 1
  },
  "files": [
    {
      "sha": "b41bba4b63b267cf3867967bae64dc6b541293e7",
      "filename": "ld/Makefile.am",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/Makefile.am",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/Makefile.am",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/Makefile.am?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -408,6 +408,7 @@ ALL_64_EMULATION_SOURCES = \\\n \teelf32elmip.c \\\n \teelf32elmipvxworks.c \\\n \teelf32l4300.c \\\n+\teelf32loongarch.c \\\n \teelf32lmip.c \\\n \teelf32lr5900.c \\\n \teelf32lr5900n32.c \\\n@@ -441,6 +442,7 @@ ALL_64_EMULATION_SOURCES = \\\n \teelf64hppa.c \\\n \teelf64lppc.c \\\n \teelf64lppc_fbsd.c \\\n+\teelf64loongarch.c \\\n \teelf64lriscv.c \\\n \teelf64lriscv_lp64.c \\\n \teelf64lriscv_lp64f.c \\\n@@ -901,6 +903,7 @@ $(ALL_EMULATION_SOURCES) $(ALL_64_EMULATION_SOURCES): $(GEN_DEPENDS)\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32elmip.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32elmipvxworks.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32l4300.Pc@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32loongarch.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lmip.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lr5900.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lr5900n32.Pc@am__quote@\n@@ -934,6 +937,7 @@ $(ALL_EMULATION_SOURCES) $(ALL_64_EMULATION_SOURCES): $(GEN_DEPENDS)\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64hppa.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc_fbsd.Pc@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64loongarch.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv_lp64.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv_lp64f.Pc@am__quote@"
    },
    {
      "sha": "6a194aee5176571cb35b76ac2ebbc3d183a805d5",
      "filename": "ld/Makefile.in",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/Makefile.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/Makefile.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/Makefile.in?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -898,6 +898,7 @@ ALL_64_EMULATION_SOURCES = \\\n \teelf32elmipvxworks.c \\\n \teelf32l4300.c \\\n \teelf32lmip.c \\\n+\teelf32loongarch.c \\\n \teelf32lr5900.c \\\n \teelf32lr5900n32.c \\\n \teelf32lriscv.c \\\n@@ -930,6 +931,7 @@ ALL_64_EMULATION_SOURCES = \\\n \teelf64hppa.c \\\n \teelf64lppc.c \\\n \teelf64lppc_fbsd.c \\\n+\teelf64loongarch.c \\\n \teelf64lriscv.c \\\n \teelf64lriscv_lp64.c \\\n \teelf64lriscv_lp64f.c \\\n@@ -1355,6 +1357,7 @@ distclean-compile:\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32iq10.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32iq2000.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32l4300.Po@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32loongarch.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lm32.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lm32fd.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf32lmip.Po@am__quote@\n@@ -1426,6 +1429,7 @@ distclean-compile:\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64btsmip.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64btsmip_fbsd.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64hppa.Po@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64loongarch.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc_fbsd.Po@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv.Po@am__quote@\n@@ -2598,6 +2602,7 @@ $(ALL_EMULATION_SOURCES) $(ALL_64_EMULATION_SOURCES): $(GEN_DEPENDS)\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64hppa.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lppc_fbsd.Pc@am__quote@\n+@AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64loongarch.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv_lp64.Pc@am__quote@\n @AMDEP_TRUE@@am__include@ @am__quote@./$(DEPDIR)/eelf64lriscv_lp64f.Pc@am__quote@"
    },
    {
      "sha": "33dc02deef21912d166b1a06019a685c24a85fd7",
      "filename": "ld/NEWS",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/NEWS",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/NEWS",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/NEWS?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -1,5 +1,7 @@\n -*- text -*-\n \n+* Add support for the LoongArch architecture.\n+\n * Add -z indirect-extern-access/-z noindirect-extern-access to x86 ELF\n   linker to control canonical function pointers and copy relocation.\n "
    },
    {
      "sha": "9a491eb3df37a0df7e136c83f14121832ae2a518",
      "filename": "ld/configure.tgt",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/configure.tgt",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/configure.tgt",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/configure.tgt?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -1036,6 +1036,10 @@ z8k-*-coff)\t\ttarg_emul=z8002\n \t\t\ttarg_extra_emuls=z8001\n \t\t\ttarg_extra_ofiles=\n \t\t\t;;\n+loongarch32-*)\t\ttarg_emul=elf32loongarch\n+\t\t\t;;\n+loongarch64-*)\t\ttarg_emul=elf64loongarch\n+\t\t\t;;\n *-*-ieee*)\t\ttarg_emul=vanilla\n \t\t\ttarg_extra_ofiles=\n \t\t\t;;"
    },
    {
      "sha": "f80f574256e27aaedc8aca7f8b7a3d2978a75e20",
      "filename": "ld/emulparams/elf32loongarch-defs.sh",
      "status": "added",
      "additions": 36,
      "deletions": 0,
      "changes": 36,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf32loongarch-defs.sh",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf32loongarch-defs.sh",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/emulparams/elf32loongarch-defs.sh?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,36 @@\n+# This is an ELF platform.\n+SCRIPT_NAME=elf\n+ARCH=loongarch\n+NO_REL_RELOCS=yes\n+\n+TEMPLATE_NAME=elf\n+EXTRA_EM_FILE=loongarchelf\n+\n+ELFSIZE=32\n+\n+if test `echo \"$host\" | sed -e s/64//` = `echo \"$target\" | sed -e s/64//`; then\n+  case \" $EMULATION_LIBPATH \" in\n+    *\" ${EMULATION_NAME} \"*)\n+      NATIVE=yes\n+      ;;\n+  esac\n+fi\n+\n+# Enable shared library support for everything except an embedded elf target.\n+case \"$target\" in\n+  loongarch*-elf)\n+    ;;\n+  *)\n+    GENERATE_SHLIB_SCRIPT=yes\n+    GENERATE_PIE_SCRIPT=yes\n+    ;;\n+esac\n+\n+IREL_IN_PLT=\n+TEXT_START_ADDR=0x10000\n+MAXPAGESIZE=\"CONSTANT (MAXPAGESIZE)\"\n+COMMONPAGESIZE=\"CONSTANT (COMMONPAGESIZE)\"\n+\n+SEPARATE_GOTPLT=0\n+INITIAL_READONLY_SECTIONS=\".interp         : { *(.interp) } ${CREATE_PIE-${INITIAL_READONLY_SECTIONS}}\"\n+INITIAL_READONLY_SECTIONS=\"${RELOCATING+${CREATE_SHLIB-${INITIAL_READONLY_SECTIONS}}}\""
    },
    {
      "sha": "edc85ececa2f49bb76da3f6debbee9f2c3a8b46d",
      "filename": "ld/emulparams/elf32loongarch.sh",
      "status": "added",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf32loongarch.sh",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf32loongarch.sh",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/emulparams/elf32loongarch.sh?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,11 @@\n+source_sh ${srcdir}/emulparams/elf32loongarch-defs.sh\n+OUTPUT_FORMAT=\"elf32-loongarch\"\n+\n+case \"$target\" in\n+  loongarch32*-linux*)\n+    case \"$EMULATION_NAME\" in\n+      *32*)\n+\tLIBPATH_SUFFIX=\"32\" ;;\n+    esac\n+    ;;\n+esac"
    },
    {
      "sha": "c793f5d8388a934f1ed08a1ef12ba23c712bc007",
      "filename": "ld/emulparams/elf64loongarch-defs.sh",
      "status": "added",
      "additions": 39,
      "deletions": 0,
      "changes": 39,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf64loongarch-defs.sh",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf64loongarch-defs.sh",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/emulparams/elf64loongarch-defs.sh?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,39 @@\n+# This is an ELF platform.\n+SCRIPT_NAME=elf\n+ARCH=loongarch\n+NO_REL_RELOCS=yes\n+\n+TEMPLATE_NAME=elf\n+EXTRA_EM_FILE=loongarchelf\n+\n+ELFSIZE=64\n+\n+if test `echo \"$host\" | sed -e s/64//` = `echo \"$target\" | sed -e s/64//`; then\n+  case \" $EMULATION_LIBPATH \" in\n+    *\" ${EMULATION_NAME} \"*)\n+      NATIVE=yes\n+      ;;\n+  esac\n+fi\n+\n+# Enable shared library support for everything except an embedded elf target.\n+case \"$target\" in\n+  loongarch*-elf)\n+    ;;\n+  *)\n+    GENERATE_SHLIB_SCRIPT=yes\n+    GENERATE_PIE_SCRIPT=yes\n+    ;;\n+esac\n+\n+# In all cases, the number is big-endian.\n+# LoongArch nop is 'andi $r0,$r0,0'.\n+NOP=0x00004003\n+\n+TEXT_START_ADDR=0x120000000\n+MAXPAGESIZE=\"CONSTANT (MAXPAGESIZE)\"\n+COMMONPAGESIZE=\"CONSTANT (COMMONPAGESIZE)\"\n+\n+SEPARATE_GOTPLT=0\n+INITIAL_READONLY_SECTIONS=\".interp         : { *(.interp) } ${CREATE_PIE-${INITIAL_READONLY_SECTIONS}}\"\n+INITIAL_READONLY_SECTIONS=\"${RELOCATING+${CREATE_SHLIB-${INITIAL_READONLY_SECTIONS}}}\""
    },
    {
      "sha": "d7b2229e213a64437663315650f8720c9386a5a2",
      "filename": "ld/emulparams/elf64loongarch.sh",
      "status": "added",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf64loongarch.sh",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emulparams/elf64loongarch.sh",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/emulparams/elf64loongarch.sh?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,11 @@\n+source_sh ${srcdir}/emulparams/elf64loongarch-defs.sh\n+OUTPUT_FORMAT=\"elf64-loongarch\"\n+\n+case \"$target\" in\n+  loongarch64*-linux*)\n+    case \"$EMULATION_NAME\" in\n+      *64*)\n+\tLIBPATH_SUFFIX=\"64\";;\n+    esac\n+    ;;\n+esac"
    },
    {
      "sha": "b688ef7bc1d68fc7e8b0a0029a3d9190e365b2b3",
      "filename": "ld/emultempl/loongarchelf.em",
      "status": "added",
      "additions": 87,
      "deletions": 0,
      "changes": 87,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emultempl/loongarchelf.em",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/emultempl/loongarchelf.em",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/emultempl/loongarchelf.em?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,87 @@\n+# This shell script emits a C file. -*- C -*-\n+#   Copyright (C) 2021 Free Software Foundation, Inc.\n+#   Contributed by Loongson Ltd.\n+#\n+# This file is part of the GNU Binutils.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program; see the file COPYING3. If not,\n+# see <http://www.gnu.org/licenses/>.\n+\n+fragment <<EOF\n+\n+#include \"ldmain.h\"\n+#include \"ldctor.h\"\n+#include \"elf/loongarch.h\"\n+\n+static void\n+larch_elf_before_allocation (void)\n+{\n+  gld${EMULATION_NAME}_before_allocation ();\n+\n+  if (link_info.discard == discard_sec_merge)\n+    link_info.discard = discard_l;\n+\n+  if (!bfd_link_relocatable (&link_info))\n+    {\n+      /* We always need at least some relaxation to handle code alignment.  */\n+      if (RELAXATION_DISABLED_BY_USER)\n+\tTARGET_ENABLE_RELAXATION;\n+      else\n+\tENABLE_RELAXATION;\n+    }\n+\n+  link_info.relax_pass = 3;\n+}\n+\n+static void\n+gld${EMULATION_NAME}_after_allocation (void)\n+{\n+  int need_layout = 0;\n+\n+  /* Don't attempt to discard unused .eh_frame sections until the final link,\n+     as we can't reliably tell if they're used until after relaxation.  */\n+  if (!bfd_link_relocatable (&link_info))\n+    {\n+      need_layout = bfd_elf_discard_info (link_info.output_bfd, &link_info);\n+      if (need_layout < 0)\n+\t{\n+\t  einfo (_(\"%X%P: .eh_frame/.stab edit: %E\\n\"));\n+\t  return;\n+\t}\n+    }\n+\n+  /* gld${EMULATION_NAME}_map_segments (need_layout); */\n+  ldelf_map_segments (need_layout);\n+}\n+\n+/* This is a convenient point to tell BFD about target specific flags.\n+   After the output has been created, but before inputs are read.  */\n+\n+static void\n+larch_create_output_section_statements (void)\n+{\n+  /* See PR 22920 for an example of why this is necessary.  */\n+  if (strstr (bfd_get_target (link_info.output_bfd), \"loong\") == NULL)\n+    {\n+      einfo (_(\"%F%P: error: cannot change output format\"\n+\t       \" whilst linking %s binaries\\n\"), \"LoongArch\");\n+      return;\n+    }\n+}\n+\n+EOF\n+\n+LDEMUL_BEFORE_ALLOCATION=larch_elf_before_allocation\n+LDEMUL_AFTER_ALLOCATION=gld${EMULATION_NAME}_after_allocation\n+LDEMUL_CREATE_OUTPUT_SECTION_STATEMENTS=larch_create_output_section_statements"
    },
    {
      "sha": "9f9500d8cb4fbde0c42b2b33880698163b1977cb",
      "filename": "ld/po/BLD-POTFILES.in",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/po/BLD-POTFILES.in",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/po/BLD-POTFILES.in",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/po/BLD-POTFILES.in?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -116,6 +116,7 @@ eelf32l4300.c\n eelf32lm32.c\n eelf32lm32fd.c\n eelf32lmip.c\n+eelf32loongarch.c\n eelf32lppc.c\n eelf32lppclinux.c\n eelf32lppcnto.c\n@@ -184,6 +185,7 @@ eelf64briscv_lp64f.c\n eelf64btsmip.c\n eelf64btsmip_fbsd.c\n eelf64hppa.c\n+eelf64loongarch.c\n eelf64lppc.c\n eelf64lppc_fbsd.c\n eelf64lriscv.c"
    },
    {
      "sha": "8c60f63415652181df704cd996fa5effdb1e978c",
      "filename": "ld/testsuite/ld-loongarch-elf/disas-jirl.d",
      "status": "added",
      "additions": 14,
      "deletions": 0,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/disas-jirl.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/disas-jirl.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/disas-jirl.d?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,14 @@\n+#name: jirl zero-offset symbols\n+#source: disas-jirl.s\n+#ld: --no-relax\n+#objdump: -d\n+\n+.*:[ \t]+file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0000000120000078 <_start>:\n+[ \t]+120000078:[ \t]+1c000014 [ \t]+pcaddu12i[ \t]+[ \t]+\\$t8, 0\n+[ \t]+12000007c:[ \t]+02c00294 [ \t]+addi.d[ \t]+[ \t]+\\$t8, \\$t8, 0\n+[ \t]+120000080:[ \t]+4c000281 [ \t]+jirl[ \t]+[ \t]+\\$ra, \\$t8, 0"
    },
    {
      "sha": "d6027c9cc9a0e6983edc6ca91bfc80836df2c27c",
      "filename": "ld/testsuite/ld-loongarch-elf/disas-jirl.s",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/disas-jirl.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/disas-jirl.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/disas-jirl.s?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,5 @@\n+\t.text\n+\t.globl _start\n+_start:\n+\tla.local $r20,_start\n+\tjirl $r1, $r20, 0"
    },
    {
      "sha": "e6c50e8e991610df9e635eb5f66e991fba227145",
      "filename": "ld/testsuite/ld-loongarch-elf/jmp_op.d",
      "status": "added",
      "additions": 68,
      "deletions": 0,
      "changes": 68,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/jmp_op.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/jmp_op.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/jmp_op.d?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,68 @@\n+#as:\n+#objdump: -dr\n+\n+.*:[ \t]+file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0000000000000000 <.text>:\n+[ \t]+0:[ \t]+03400000 [ \t]+andi[ \t]+[ \t]+\\$zero, \\$zero, 0x0\n+[ \t]+4:[ \t]+60000004 [ \t]+bgtz[ \t]+[ \t]+\\$a0, 0[ \t]+# 0x4\n+[ \t]+[ \t]+[ \t]+4: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+4: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+8:[ \t]+64000080 [ \t]+bgez[ \t]+[ \t]+\\$a0, 0[ \t]+# 0x8\n+[ \t]+[ \t]+[ \t]+8: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+8: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+c:[ \t]+64000004 [ \t]+blez[ \t]+[ \t]+\\$a0, 0[ \t]+# 0xc\n+[ \t]+[ \t]+[ \t]+c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+c: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+10:[ \t]+40000080 [ \t]+beqz[ \t]+[ \t]+\\$a0, 0[ \t]+# 0x10\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_POP_32_S_0_5_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+14:[ \t]+44000080 [ \t]+bnez[ \t]+[ \t]+\\$a0, 0[ \t]+# 0x14\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_POP_32_S_0_5_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+18:[ \t]+48000000 [ \t]+bceqz[ \t]+[ \t]+\\$fcc0, 0[ \t]+# 0x18\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_POP_32_S_0_5_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+1c:[ \t]+48000100 [ \t]+bcnez[ \t]+[ \t]+\\$fcc0, 0[ \t]+# 0x1c\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_POP_32_S_0_5_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+20:[ \t]+4c000080 [ \t]+jirl[ \t]+[ \t]+\\$zero, \\$a0, 0\n+[ \t]+24:[ \t]+50000000 [ \t]+b[ \t]+[ \t]+0[ \t]+# 0x24\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_POP_32_S_0_10_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+28:[ \t]+54000000 [ \t]+bl[ \t]+[ \t]+0[ \t]+# 0x28\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_POP_32_S_0_10_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+2c:[ \t]+58000085 [ \t]+beq[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x2c\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+30:[ \t]+5c000085 [ \t]+bne[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x30\n+[ \t]+[ \t]+[ \t]+30: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+30: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+34:[ \t]+60000085 [ \t]+blt[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x34\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+38:[ \t]+600000a4 [ \t]+blt[ \t]+[ \t]+\\$a1, \\$a0, 0[ \t]+# 0x38\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+3c:[ \t]+64000085 [ \t]+bge[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x3c\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+40:[ \t]+640000a4 [ \t]+bge[ \t]+[ \t]+\\$a1, \\$a0, 0[ \t]+# 0x40\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+44:[ \t]+68000085 [ \t]+bltu[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x44\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+48:[ \t]+680000a4 [ \t]+bltu[ \t]+[ \t]+\\$a1, \\$a0, 0[ \t]+# 0x48\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+4c:[ \t]+6c000085 [ \t]+bgeu[ \t]+[ \t]+\\$a0, \\$a1, 0[ \t]+# 0x4c\n+[ \t]+[ \t]+[ \t]+4c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+4c: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*\n+[ \t]+50:[ \t]+6c0000a4 [ \t]+bgeu[ \t]+[ \t]+\\$a1, \\$a0, 0[ \t]+# 0x50\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_POP_32_S_10_16_S2[ \t]+\\*ABS\\*"
    },
    {
      "sha": "01b043d19eb84c0275bfe973765d9fa2da180f9c",
      "filename": "ld/testsuite/ld-loongarch-elf/jmp_op.s",
      "status": "added",
      "additions": 22,
      "deletions": 0,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/jmp_op.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/jmp_op.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/jmp_op.s?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,22 @@\n+.L1:\n+\tnop\n+\tbgtz  $r4,L1\n+\tbgez  $r4,L1\n+\tblez  $r4,L1\n+\tbeqz  $r4,L1\n+\tbnez  $r4,L1\n+\tbceqz  $fcc0,L1\n+\tbcnez  $fcc0,L1\n+\tjr  $r4\n+\tb  L1\n+\tbl  L1\n+\tbeq  $r4,$r5,L1\n+\tbne  $r4,$r5,L1\n+\tblt  $r4,$r5,L1\n+\tbgt  $r4,$r5,L1\n+\tbge  $r4,$r5,L1\n+\tble  $r4,$r5,L1\n+\tbltu  $r4,$r5,L1\n+\tbgtu  $r4,$r5,L1\n+\tbgeu  $r4,$r5,L1\n+\tbleu  $r4,$r5,L1"
    },
    {
      "sha": "0d31c2a6741ce7b1523583ce24025eae6391dff4",
      "filename": "ld/testsuite/ld-loongarch-elf/ld-loongarch-elf.exp",
      "status": "added",
      "additions": 34,
      "deletions": 0,
      "changes": 34,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/ld-loongarch-elf.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/ld-loongarch-elf.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/ld-loongarch-elf.exp?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,34 @@\n+# Expect script for LoongArch ELF linker tests\n+#   Copyright (C) 2021 Free Software Foundation, Inc.\n+#\n+# This file is part of the GNU Binutils.\n+#\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with this program; if not, write to the Free Software\n+# Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,\n+# MA 02110-1301, USA.\n+#\n+\n+proc loongarch_choose_lp64_emul {} {\n+    if { [istarget \"loongarch64be-*\"] } {\n+\treturn \"elf64bloongarch\"\n+    }\n+    return \"elf64lloongarch\"\n+}\n+\n+if [istarget \"loongarch*-*-*\"] {\n+    run_dump_test \"jmp_op\"\n+    run_dump_test \"macro_op\"\n+    run_dump_test \"syscall\"\n+    run_dump_test \"disas-jirl\"\n+}"
    },
    {
      "sha": "548553eedbc903a7a4fce73f4d3120a1a35185d9",
      "filename": "ld/testsuite/ld-loongarch-elf/macro_op.d",
      "status": "added",
      "additions": 732,
      "deletions": 0,
      "changes": 732,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/macro_op.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/macro_op.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/macro_op.d?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,732 @@\n+#as:\n+#objdump: -dr\n+\n+.*:[ \t]+file format .*\n+\n+\n+Disassembly of section .text:\n+\n+0000000000000000 <.text>:\n+[ \t]+0:[ \t]+00150004 [ \t]+move[ \t]+[ \t]+\\$a0, \\$zero\n+[ \t]+4:[ \t]+02bffc04 [ \t]+addi.w[ \t]+[ \t]+\\$a0, \\$zero, -1\\(0xfff\\)\n+[ \t]+8:[ \t]+00150004 [ \t]+move[ \t]+[ \t]+\\$a0, \\$zero\n+[ \t]+c:[ \t]+02bffc04 [ \t]+addi.w[ \t]+[ \t]+\\$a0, \\$zero, -1\\(0xfff\\)\n+[ \t]+10:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+14:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+18:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+18: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+1c:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+1c: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+20:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+20: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+24:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+24: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+28:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+28: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+2c:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+2c: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+30:[ \t]+380c1484 [ \t]+ldx.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+34:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+34: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+38:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+38: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+3c:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+3c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+40:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+40: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+44:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+44: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+48:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+48: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+4c:[ \t]+380c1484 [ \t]+ldx.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+50:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+50: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+54:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+54: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+58:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+58: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+5c:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+5c: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+60:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+60: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+64:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+64: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+68:[ \t]+380c1484 [ \t]+ldx.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+6c:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+6c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x800\n+[ \t]+[ \t]+[ \t]+6c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+6c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+6c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+70:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x804\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+70: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+74:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000000\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+74: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+78:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000004\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+78: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+7c:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000008\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+7c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+80:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+80: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+80: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+80: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+80: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+84:[ \t]+00109484 [ \t]+add.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+88:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+88: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x800\n+[ \t]+[ \t]+[ \t]+88: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+88: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+88: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+8c:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x804\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+8c: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+90:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000000\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+90: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+94:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000004\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+94: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+98:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000008\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+98: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+9c:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+9c: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+9c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+9c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+9c: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+a0:[ \t]+00109484 [ \t]+add.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+a4:[ \t]+14000004 [ \t]+lu12i.w[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_MARK_LA[ \t]+L1\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+L1\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+a4: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+a8:[ \t]+03800084 [ \t]+ori[ \t]+[ \t]+\\$a0, \\$a0, 0x0\n+[ \t]+[ \t]+[ \t]+a8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+L1\n+[ \t]+[ \t]+[ \t]+a8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+a8: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+a8: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+ac:[ \t]+16000004 [ \t]+lu32i.d[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+L1\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+ac: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+b0:[ \t]+03000084 [ \t]+lu52i.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+b0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+L1\n+[ \t]+[ \t]+[ \t]+b0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+b0: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+b0: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+b4:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+b4: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x800\n+[ \t]+[ \t]+[ \t]+b4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+b4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+b4: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+b8:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x804\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+b8: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+bc:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+bc: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x800\n+[ \t]+[ \t]+[ \t]+bc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+bc: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+bc: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+c0:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x804\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c0: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+c4:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000000\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c4: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+c8:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x4\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000004\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+c8: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+cc:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x80000008\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+cc: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+d0:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+d0: R_LARCH_SOP_PUSH_PCREL[ \t]+L1\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+d0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+d0: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+d0: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+d4:[ \t]+00109484 [ \t]+add.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+d8:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+d8: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+dc:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+dc: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+e0:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e0: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+e4:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e4: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+e8:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+e8: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+ec:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_PUSH_GPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+ec: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+f0:[ \t]+380c1484 [ \t]+ldx.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+f4:[ \t]+14000004 [ \t]+lu12i.w[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_PUSH_TLS_TPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+f4: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+f8:[ \t]+03800084 [ \t]+ori[ \t]+[ \t]+\\$a0, \\$a0, 0x0\n+[ \t]+[ \t]+[ \t]+f8: R_LARCH_SOP_PUSH_TLS_TPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+f8: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+f8: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+f8: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+fc:[ \t]+16000004 [ \t]+lu32i.d[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_PUSH_TLS_TPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+fc: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+100:[ \t]+03000084 [ \t]+lu52i.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+100: R_LARCH_SOP_PUSH_TLS_TPREL[ \t]+L1\n+[ \t]+[ \t]+[ \t]+100: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+100: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+100: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+104:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+104: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+108:[ \t]+28c00084 [ \t]+ld.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+108: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+10c:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+10c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+110:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+110: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+114:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+114: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+118:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_PUSH_TLS_GOT[ \t]+L1\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+118: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+11c:[ \t]+380c1484 [ \t]+ldx.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+120:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+120: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+124:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+124: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+128:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+128: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+12c:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+12c: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+130:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+130: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+134:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+134: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+138:[ \t]+00109484 [ \t]+add.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1\n+[ \t]+13c:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x800\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+13c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+140:[ \t]+02c00084 [ \t]+addi.d[ \t]+[ \t]+\\$a0, \\$a0, 0\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x804\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+140: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+144:[ \t]+1c000004 [ \t]+pcaddu12i[ \t]+[ \t]+\\$a0, 0\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000000\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+144: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+148:[ \t]+03800005 [ \t]+ori[ \t]+[ \t]+\\$a1, \\$zero, 0x0\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x4\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000004\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x20\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_SUB[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xfff\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_AND[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+148: R_LARCH_SOP_POP_32_U_10_12[ \t]+\\*ABS\\*\n+[ \t]+14c:[ \t]+16000005 [ \t]+lu32i.d[ \t]+[ \t]+\\$a1, 0\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x80000008\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0xc\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_SL[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x2c\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+14c: R_LARCH_SOP_POP_32_S_5_20[ \t]+\\*ABS\\*\n+[ \t]+150:[ \t]+030000a5 [ \t]+lu52i.d[ \t]+[ \t]+\\$a1, \\$a1, 0\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_PUSH_PCREL[ \t]+_GLOBAL_OFFSET_TABLE_\\+0x8000000c\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_PUSH_TLS_GD[ \t]+L1\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_ADD[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_PUSH_ABSOLUTE[ \t]+\\*ABS\\*\\+0x34\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_SR[ \t]+\\*ABS\\*\n+[ \t]+[ \t]+[ \t]+150: R_LARCH_SOP_POP_32_S_10_12[ \t]+\\*ABS\\*\n+[ \t]+154:[ \t]+00109484 [ \t]+add.d[ \t]+[ \t]+\\$a0, \\$a0, \\$a1"
    },
    {
      "sha": "c15e364d4d088e64caa04b816fa5d13f146278b8",
      "filename": "ld/testsuite/ld-loongarch-elf/macro_op.s",
      "status": "added",
      "additions": 29,
      "deletions": 0,
      "changes": 29,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/macro_op.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/macro_op.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/macro_op.s?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,29 @@\n+.L1:\n+\tli.w  $r4,0\n+\tli.w  $r4,0xffffffff\n+\tli.d  $r4,0\n+\tli.d  $r4,0xffffffffffffffff\n+\tla  $r4,L1\n+\tla.global  $r4,L1\n+\tla.global  $r4,$r5,L1\n+\tla.global  $r4,L1\n+\tla.global  $r4,$r5,L1\n+\tla.global  $r4,L1\n+\tla.global  $r4,$r5,L1\n+\tla.local  $r4,L1\n+\tla.local  $r4,$r5,L1\n+\tla.local  $r4,L1\n+\tla.local  $r4,$r5,L1\n+\tla.abs  $r4,L1\n+\tla.pcrel  $r4,L1\n+\tla.pcrel  $r4,L1\n+\tla.pcrel  $r4,$r5,L1\n+\tla.got  $r4,L1\n+\tla.got  $r4,$r5,L1\n+\tla.tls.le  $r4,L1\n+\tla.tls.ie  $r4,L1\n+\tla.tls.ie  $r4,$r5,L1\n+\tla.tls.ld  $r4,L1\n+\tla.tls.ld  $r4,$r5,L1\n+\tla.tls.gd  $r4,L1\n+\tla.tls.gd  $r4,$r5,L1"
    },
    {
      "sha": "f31e05f364c57bbe24f75de05d243e891d51ab89",
      "filename": "ld/testsuite/ld-loongarch-elf/syscall-0.s",
      "status": "added",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall-0.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall-0.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/syscall-0.s?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,9 @@\n+.globl _start\n+\n+.section .text.hot\n+_start:\n+\tla.global $r20,cc\n+\tjirl $r1, $r20, 0\n+\taddi.w  $r11,$r0,93\n+\taddi.w  $r4,$r0,0\n+\tsyscall 0"
    },
    {
      "sha": "e9acee9e30398532df7ec455803ae9e05733c879",
      "filename": "ld/testsuite/ld-loongarch-elf/syscall-1.s",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/syscall-1.s?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,20 @@\n+.globl cc\n+\n+.text\n+cc:\n+\taddi.d\t$r3,$r3,-16\n+\tst.d\t$r1,$r3,8\n+\tla.local $r5,.LC0\n+\taddi.w $r4,$r0,0\n+\taddi.w $r6, $r0,12\n+\taddi.w $r11, $r0, 64\n+\tsyscall 0\n+\tld.d\t$r1,$r3,8\n+\taddi.d\t$r3,$r3,16\n+\tjirl $r0, $r1, 0\n+.LC0:\n+\t.ascii\t\"hello world\\012\\000\"\n+\t.text\n+\t.align\t2\n+\t.globl\tworld\n+\t.type\tworld, @function"
    },
    {
      "sha": "b599277f522cb7acc3e3e029d9a9c7c87151519e",
      "filename": "ld/testsuite/ld-loongarch-elf/syscall.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-loongarch-elf/syscall.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-loongarch-elf/syscall.d?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -0,0 +1,5 @@\n+#name: syscall\n+#source: syscall-0.s\n+#source: syscall-1.s\n+#objdump: -d\n+#pass"
    },
    {
      "sha": "30a5a3da9128c309328e19454de82965c0d8b6d5",
      "filename": "ld/testsuite/ld-srec/srec.exp",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-srec/srec.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-srec/srec.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-srec/srec.exp?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -291,6 +291,12 @@ proc run_srec_test { test objs } {\n \tsetup_xfail \"riscv*-*-*\"\n     }\n \n+    # LoongArch targets cannot convert format in the linker\n+    # using the --oformat command line switch\n+    if [istarget loongarch*-*-*] {\n+\tsetup_xfail \"loongarch*-*-*\"\n+    }\n+\n     # V850 targets need libgcc.a\n     if [istarget v850*-*-elf] {\n \tset objs \"$objs -L ../gcc -lgcc\""
    },
    {
      "sha": "896f8722782f4d4e6d4ec67b49578bb9c2f468f8",
      "filename": "ld/testsuite/ld-unique/pr21529.d",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-unique/pr21529.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/560b3fe208255ae909b4b1c88ba9c28b09043307/ld/testsuite/ld-unique/pr21529.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/ld/testsuite/ld-unique/pr21529.d?ref=560b3fe208255ae909b4b1c88ba9c28b09043307",
      "patch": "@@ -1,6 +1,6 @@\n #ld: --oformat binary -T pr21529.ld -e main\n #objdump: -s -b binary\n-#xfail: aarch64*-*-* arm*-*-* avr-*-* ia64-*-* m68hc1*-*-* nds32*-*-* riscv*-*-* score-*-* v850-*-*\n+#xfail: aarch64*-*-* arm*-*-* avr-*-* ia64-*-* m68hc1*-*-* nds32*-*-* riscv*-*-* score-*-* v850-*-* loongarch*-*-*\n # Skip targets which can't change output format to binary.\n \n #pass"
    }
  ]
}