<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Adarsh Nandal | CPU Designer Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
    <h1>CPU Designer Portfolio</h1>
    <h2>Adarsh Nandal | COMP-699-F.SP25</h2>
</header>

<section id="intro">
    <h3>Project Overview</h3>
    <p>
        This project focuses on the development of key execution units for 
        a 32-bit RISC-V processor using Chisel. As a CPU Designer, the primary goal is 
        to create a set of parameterized and reusable modules, specifically the Arithmetic 
        Logic Unit (ALU), Load Unit, Store Unit, and Branch Unit. These units will be 
        designed to adhere to the RISC-V RV32I instruction set architecture, ensuring 
        compliance and facilitating integration into a larger system-on-a-chip (SoC). 
        The emphasis is on creating highly configurable units that can be adapted to various 
        processor configurations and extended with optional features. This approach promotes code reusability, simplifies future development, and ensures the 
        generated hardware meets the performance requirements of 32-bit RISC-V designs. 
        Thorough testing and documentation are essential components of this project, ensuring 
        the reliability and usability of the developed execution units.
    </p>
</section>
    <section id="intro">
    
    <h3>Core Sprint Objectives</h3>
    <table>
        <tr>
            <th>Sprint</th>
            <th>Objective</th>
            <th>Status</th>
            
        </tr>
        <tr>
            <td>Sprint 1</td>
            <td>Minimal Viable Product and ALU</td>
            <td>Completed</td>
           
        </tr>
        <tr>
            <td>Sprint 2</td>
            <td>Load Unit</td>
            <td>Completed</td>
           
        </tr>
        <tr>
            <td>Sprint 3</td>
            <td>Store Unit</td>
            <td>Completed</td>
           
        </tr>
        <tr>
            <td>Sprint 4</td>
            <td>Branch Unit & CPU Core</td>
            <td>Completed</td>
           
        </tr>
    </table>

    
    

   
</section>
<section id="tasks">
    <h3>Sprints & Codes</h3>
    <ul>
        <li><span>ALU  (Sprint 1)</span> - <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/main/RTL/Chisel/src/main/scala/OctoNyteCore/ExecutionUnits/ALU32.scala" target="_blank">View Code</a></li>
        <li><span>Load Unit (Sprint 2)</span> - <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/main/RTL/Chisel/src/main/scala/OctoNyteCore/LoadUnits/LoadUnit.scala" target="_blank">View Code</a></li>
        <li><span>Store Unit (Sprint 3)</span> - <a href="https://github.com/Rivier-Computer-Science/OctoNyte/blob/main/RTL/Chisel/src/main/scala/OctoNyteCore/StoreUnit/StoreUnit.scala" target="_blank">View Code</a></li>
        <li><span>Branch Unit (Sprint 4)</span> - <a href="https://github.com/nandal1/OctoNyte_Adarsh/blob/main/RTL/Chisel/src/main/scala/OctoNyteCore/BranchUnit/BranchUnit.scala" target="_blank">View Code</a></li>
    </ul>
</section>

<section id="github">
    <h3>GitHub Repository</h3>
    <p>
        Entire project repository:
        <a href="https://github.com/Rivier-Computer-Science/OctoNyte" target="_blank">OctoNyte</a>.
    </p>

    <p>
    My forked repository:
    <a href="https://github.com/nandal1/OctoNyte_Adarsh"target="_blank">OctoNyte_Adarsh </a>
</p>
</section>


<section id="portfolio-appendix">
    <h3>Appendix: User Stories & Tasks</h3>

    <table>
        <tr>
            <th>Date</th>
            <th>Commit Number</th>
            <th>Commit Description</th>
            
            <th>Task</th>
        </tr>
        <tr>
            <td>01/27/2025</td>
            <td><a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/0e34736" target="_blank">Commit</a></td>
            <td>Refactor OctoNyte Execution Units</td>
            <td><a href="https://github.com/Rivier-Computer-Science/OctoNyte/issues/15" target="_blank">#15</a></td>
        </tr>
        <tr>
            <td>02/09/2025</td>
            <td><a href="https://github.com/nandal1/OctoNyte_Adarsh/commit/3984bb5db3eb4189f292d34bf7cbdcab9d23f621" target="_blank">Commit</a></td>
            <td>Recreated LoadUnit</td>
            <td><a href="https://github.com/Rivier-Computer-Science/OctoNyte/issues/36" target="_blank">#36</a></td>
        </tr>
        <tr>
            <td>03/30/2025</td>
            <td><a href="https://github.com/nandal1/OctoNyte_Adarsh/commit/76379991acfc01c000ecbf352a4051e52de29915" target="_blank">Commit</a></td>
            <td>Implemented Store Unit for RV32I</td>
            <td><a href="https://github.com/Rivier-Computer-Science/OctoNyte/issues/55" target="_blank">#55</a></td>
        </tr>
        <tr>
            <td>04/23/2025</td>
            <td><a href="https://github.com/Rivier-Computer-Science/OctoNyte/commit/b7b58ab17014d8f988e05dbfedf8bf71ab918319" target="_blank">Commit</a></td>
            <td>Branch Unit for RV32I</td>
            <td><a href="" target="_blank">--</a></td>
        </tr>
    </table>
</section>

</body>
</html>