verilog work "netgen/translate/PRINCIPAL_translate.v"
vhdl work "TestBench_UCONTROL.vhd"
