{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685578702358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685578702359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:18:22 2023 " "Processing started: Wed May 31 17:18:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685578702359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578702359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578702359 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685578702718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685578702718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ISLESSTHAN islessthan riscv_final_32bit.v(62) " "Verilog HDL Declaration information at riscv_final_32bit.v(62): object \"ISLESSTHAN\" differs only in case from object \"islessthan\" in the same scope" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685578708423 ""}
{ "Warning" "WSGN_SEARCH_FILE" "riscv_final_32bit.v 1 1 " "Using design file riscv_final_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_FINAL_32bit " "Found entity 1: RISCV_FINAL_32bit" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_FINAL_32bit " "Elaborating entity \"RISCV_FINAL_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685578708425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXPC riscv_final_32bit.v(56) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(56): object \"IDEXPC\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMPC riscv_final_32bit.v(56) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(56): object \"EXMEMPC\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDEXIR riscv_final_32bit.v(72) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(72): object \"IDEXIR\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMrs1 riscv_final_32bit.v(74) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(74): object \"EXMEMrs1\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMEMrs2 riscv_final_32bit.v(74) " "Verilog HDL or VHDL warning at riscv_final_32bit.v(74): object \"EXMEMrs2\" assigned a value but never read" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 riscv_final_32bit.v(183) " "Verilog HDL assignment warning at riscv_final_32bit.v(183): truncated value with size 34 to match size of target (32)" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 riscv_final_32bit.v(309) " "Verilog HDL assignment warning at riscv_final_32bit.v(309): truncated value with size 32 to match size of target (16)" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685578708433 "|RISCV_FINAL_32bit"}
{ "Warning" "WSGN_SEARCH_FILE" "pclogic.v 1 1 " "Using design file pclogic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PClogic " "Found entity 1: PClogic" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PClogic PClogic:PClogic " "Elaborating entity \"PClogic\" for hierarchy \"PClogic:PClogic\"" {  } { { "riscv_final_32bit.v" "PClogic" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 pclogic.v(26) " "Verilog HDL assignment warning at pclogic.v(26): truncated value with size 34 to match size of target (32)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timeswrong pclogic.v(64) " "Verilog HDL Always Construct warning at pclogic.v(64): variable \"timeswrong\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pclogic.v(64) " "Verilog HDL assignment warning at pclogic.v(64): truncated value with size 32 to match size of target (16)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ISBLT pclogic.v(65) " "Verilog HDL Always Construct warning at pclogic.v(65): variable \"ISBLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TotalBranches pclogic.v(65) " "Verilog HDL Always Construct warning at pclogic.v(65): variable \"TotalBranches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pclogic.v(65) " "Verilog HDL assignment warning at pclogic.v(65): truncated value with size 32 to match size of target (16)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rstn pclogic.v(66) " "Verilog HDL Always Construct warning at pclogic.v(66): variable \"rstn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeswrong pclogic.v(63) " "Verilog HDL Always Construct warning at pclogic.v(63): inferring latch(es) for variable \"timeswrong\", which holds its previous value in one or more paths through the always construct" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TotalBranches pclogic.v(63) " "Verilog HDL Always Construct warning at pclogic.v(63): inferring latch(es) for variable \"TotalBranches\", which holds its previous value in one or more paths through the always construct" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[0\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[0\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708442 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[1\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[1\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[2\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[2\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[3\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[3\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[4\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[4\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[5\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[5\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[6\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[6\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[7\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[7\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[8\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[8\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[9\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[9\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[10\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[10\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[11\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[11\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[12\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[12\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[13\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[13\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[14\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[14\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TotalBranches\[15\] pclogic.v(66) " "Inferred latch for \"TotalBranches\[15\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[0\] pclogic.v(66) " "Inferred latch for \"timeswrong\[0\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[1\] pclogic.v(66) " "Inferred latch for \"timeswrong\[1\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[2\] pclogic.v(66) " "Inferred latch for \"timeswrong\[2\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[3\] pclogic.v(66) " "Inferred latch for \"timeswrong\[3\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[4\] pclogic.v(66) " "Inferred latch for \"timeswrong\[4\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[5\] pclogic.v(66) " "Inferred latch for \"timeswrong\[5\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[6\] pclogic.v(66) " "Inferred latch for \"timeswrong\[6\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[7\] pclogic.v(66) " "Inferred latch for \"timeswrong\[7\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[8\] pclogic.v(66) " "Inferred latch for \"timeswrong\[8\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[9\] pclogic.v(66) " "Inferred latch for \"timeswrong\[9\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[10\] pclogic.v(66) " "Inferred latch for \"timeswrong\[10\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[11\] pclogic.v(66) " "Inferred latch for \"timeswrong\[11\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[12\] pclogic.v(66) " "Inferred latch for \"timeswrong\[12\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[13\] pclogic.v(66) " "Inferred latch for \"timeswrong\[13\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[14\] pclogic.v(66) " "Inferred latch for \"timeswrong\[14\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeswrong\[15\] pclogic.v(66) " "Inferred latch for \"timeswrong\[15\]\" at pclogic.v(66)" {  } { { "pclogic.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578708443 "|RISCV_FINAL_32bit|PClogic:PClogic"}
{ "Warning" "WSGN_SEARCH_FILE" "branchpredictor.v 1 1 " "Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/branchpredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor PClogic:PClogic\|BranchPredictor:BP " "Elaborating entity \"BranchPredictor\" for hierarchy \"PClogic:PClogic\|BranchPredictor:BP\"" {  } { { "pclogic.v" "BP" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/pclogic.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:I_Memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:I_Memory\"" {  } { { "riscv_final_32bit.v" "I_Memory" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:D_Memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:D_Memory\"" {  } { { "riscv_final_32bit.v" "D_Memory" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708467 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "800 0 1199 ram.v(18) " "Verilog HDL warning at ram.v(18): number of words (800) in memory file does not match the number of elements in the address range \[0:1199\]" {  } { { "ram.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/ram.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685578708473 "|RISCV_FINAL_32bit|RAM:D_Memory"}
{ "Warning" "WSGN_SEARCH_FILE" "alucontrol.v 1 1 " "Using design file alucontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "alucontrol.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/alucontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708513 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "riscv_final_32bit.v" "ALUControl" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708513 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alucontrol.v(14) " "Verilog HDL Casex/Casez warning at alucontrol.v(14): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "alucontrol.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/alucontrol.v" 14 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1685578708514 "|RISCV_FINAL_32bit|ALUControl:ALUControl"}
{ "Warning" "WSGN_SEARCH_FILE" "riscvalu.v 1 1 " "Using design file riscvalu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVALU " "Found entity 1: RISCVALU" {  } { { "riscvalu.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscvalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCVALU RISCVALU:ALU " "Elaborating entity \"RISCVALU\" for hierarchy \"RISCVALU:ALU\"" {  } { { "riscv_final_32bit.v" "ALU" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwarding.v 1 1 " "Using design file forwarding.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "forwarding.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/forwarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708529 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:Mainforwarding " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:Mainforwarding\"" {  } { { "riscv_final_32bit.v" "Mainforwarding" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708529 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578708537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1685578708537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:MainControl " "Elaborating entity \"Control\" for hierarchy \"Control:MainControl\"" {  } { { "riscv_final_32bit.v" "MainControl" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578708537 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[0\] " "Converted tri-state buffer \"RealALUCtl\[0\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[1\] " "Converted tri-state buffer \"RealALUCtl\[1\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[2\] " "Converted tri-state buffer \"RealALUCtl\[2\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RealALUCtl\[3\] " "Converted tri-state buffer \"RealALUCtl\[3\]\" feeding internal logic into a wire" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control:MainControl\|ALUOp\[0\] " "Converted tri-state buffer \"Control:MainControl\|ALUOp\[0\]\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control:MainControl\|ALUOp\[1\] " "Converted tri-state buffer \"Control:MainControl\|ALUOp\[1\]\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/control.v" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685578708990 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685578708990 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:D_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:D_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1200 " "Parameter NUMWORDS_A set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1200 " "Parameter NUMWORDS_B set to 1200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif " "Parameter INIT_FILE set to db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:I_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:I_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif " "Parameter INIT_FILE set to db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685578709446 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685578709446 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685578709446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:D_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:D_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578709487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:D_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:D_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1200 " "Parameter \"NUMWORDS_A\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1200 " "Parameter \"NUMWORDS_B\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISCV_FINAL_32bit.ram0_RAM_8b38d987.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685578709487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qrp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qrp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qrp1 " "Found entity 1: altsyncram_qrp1" {  } { { "db/altsyncram_qrp1.tdf" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/db/altsyncram_qrp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578709523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578709523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:I_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:I_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578709530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:I_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:I_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISCV_FINAL_32bit.ram0_RAM_4f138f2e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685578709530 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685578709530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhf1 " "Found entity 1: altsyncram_qhf1" {  } { { "db/altsyncram_qhf1.tdf" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/db/altsyncram_qhf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685578709564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578709564 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[6\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[30\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1685578709729 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1685578709729 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1685578709732 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1685578709732 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[30\]~synth " "Node \"GPIO_0\[30\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578710331 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685578710331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685578710449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "123 " "123 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685578711475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.map.smsg " "Generated suppressed messages file C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578711547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685578711738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685578711738 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578711897 "|RISCV_FINAL_32bit|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578711897 "|RISCV_FINAL_32bit|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685578711897 "|RISCV_FINAL_32bit|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685578711897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2962 " "Implemented 2962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685578711902 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685578711902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685578711902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2819 " "Implemented 2819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685578711902 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685578711902 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685578711902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685578711902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685578711925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:18:31 2023 " "Processing ended: Wed May 31 17:18:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685578711925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685578711925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685578711925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685578711925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685578713410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685578713410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:18:32 2023 " "Processing started: Wed May 31 17:18:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685578713410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685578713410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685578713410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685578713479 ""}
{ "Info" "0" "" "Project  = RISCV_FINAL_32bit" {  } {  } 0 0 "Project  = RISCV_FINAL_32bit" 0 0 "Fitter" 0 0 1685578713480 ""}
{ "Info" "0" "" "Revision = RISCV_FINAL_32bit" {  } {  } 0 0 "Revision = RISCV_FINAL_32bit" 0 0 "Fitter" 0 0 1685578713480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685578713597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685578713597 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_FINAL_32bit 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RISCV_FINAL_32bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685578713669 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1685578713702 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1685578713702 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685578714051 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685578714200 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685578714227 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1685578723693 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1413 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1413 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1685578723904 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1685578723904 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578723904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685578723920 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685578723923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685578723930 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685578723936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685578723936 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685578723939 ""}
{ "Info" "ISTA_SDC_FOUND" "RISCV_FINAL_32bit.SDC " "Reading SDC File: 'RISCV_FINAL_32bit.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685578724750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 9 CLOCK2_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724754 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 10 CLOCK3_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724755 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 11 CLOCK4_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724755 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at RISCV_FINAL_32bit.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at RISCV_FINAL_32bit.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724755 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 16 altera_reserved_tdi port " "Ignored filter at RISCV_FINAL_32bit.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 16 altera_reserved_tck clock " "Ignored filter at RISCV_FINAL_32bit.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724756 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 17 altera_reserved_tms port " "Ignored filter at RISCV_FINAL_32bit.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724756 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 18 altera_reserved_tdo port " "Ignored filter at RISCV_FINAL_32bit.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RISCV_FINAL_32bit.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at RISCV_FINAL_32bit.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578724756 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RISCV_FINAL_32bit.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at RISCV_FINAL_32bit.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1685578724756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1685578724781 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685578724781 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685578724781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685578724781 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.157     CLOCK_50 " "  13.157     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685578724781 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685578724781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685578724825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685578724828 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685578724828 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685578724928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685578724928 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685578724928 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685578724928 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578724928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685578728353 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1685578728875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578757903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685578785695 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685578788937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578788937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685578790368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685578794856 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685578794856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685578805149 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1685578805149 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685578805149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578805152 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.02 " "Total time spent on timing analysis during the Fitter is 3.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685578809318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685578809358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685578810834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685578810836 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685578811862 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685578816291 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685578816571 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently enabled " "Pin GPIO_0\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "riscv_final_32bit.v" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/riscv_final_32bit.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1685578816590 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1685578816590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.fit.smsg " "Generated suppressed messages file C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685578816722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7091 " "Peak virtual memory: 7091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685578817545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:20:17 2023 " "Processing ended: Wed May 31 17:20:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685578817545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:45 " "Elapsed time: 00:01:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685578817545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685578817545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685578817545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685578818943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685578818943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:20:18 2023 " "Processing started: Wed May 31 17:20:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685578818943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685578818943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISCV_FINAL_32bit -c RISCV_FINAL_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685578818943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685578819613 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685578823998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685578824481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:20:24 2023 " "Processing ended: Wed May 31 17:20:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685578824481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685578824481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685578824481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685578824481 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685578825165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685578825991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685578825991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 17:20:25 2023 " "Processing started: Wed May 31 17:20:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685578825991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685578825991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISCV_FINAL_32bit -c RISCV_FINAL_32bit " "Command: quartus_sta RISCV_FINAL_32bit -c RISCV_FINAL_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685578825991 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685578826064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685578826629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685578826629 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1685578826659 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1685578826659 ""}
{ "Info" "ISTA_SDC_FOUND" "RISCV_FINAL_32bit.SDC " "Reading SDC File: 'RISCV_FINAL_32bit.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685578827195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 9 CLOCK2_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827198 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827199 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 10 CLOCK3_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827199 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 11 CLOCK4_50 port " "Ignored filter at RISCV_FINAL_32bit.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at RISCV_FINAL_32bit.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827199 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at RISCV_FINAL_32bit.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RISCV_FINAL_32bit.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at RISCV_FINAL_32bit.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827200 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 16 altera_reserved_tdi port " "Ignored filter at RISCV_FINAL_32bit.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 16 altera_reserved_tck clock " "Ignored filter at RISCV_FINAL_32bit.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827200 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 17 altera_reserved_tms port " "Ignored filter at RISCV_FINAL_32bit.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827200 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay RISCV_FINAL_32bit.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at RISCV_FINAL_32bit.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RISCV_FINAL_32bit.sdc 18 altera_reserved_tdo port " "Ignored filter at RISCV_FINAL_32bit.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RISCV_FINAL_32bit.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at RISCV_FINAL_32bit.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685578827201 ""}  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay RISCV_FINAL_32bit.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at RISCV_FINAL_32bit.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" "" { Text "C:/Users/yibin/OneDrive/Desktop/181_Final/FINAL_synthesis/RISCV_FINAL_32bit.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685578827201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1685578827201 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685578827218 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685578827218 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685578827225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.082 " "Worst-case setup slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 CLOCK_50  " "    0.082               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578827306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CLOCK_50  " "    0.287               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578827322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578827326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578827328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.449 " "Worst-case minimum pulse width slack is 5.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.449               0.000 CLOCK_50  " "    5.449               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578827332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578827332 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685578827369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685578827399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685578828983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685578829124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.107 " "Worst-case setup slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 CLOCK_50  " "    0.107               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578829177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLOCK_50  " "    0.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578829195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578829201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578829205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.484 " "Worst-case minimum pulse width slack is 5.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.484               0.000 CLOCK_50  " "    5.484               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578829209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578829209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685578829244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685578829382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685578830867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685578831009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.591 " "Worst-case setup slack is 5.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.591               0.000 CLOCK_50  " "    5.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 CLOCK_50  " "    0.165               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578831050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578831052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.059 " "Worst-case minimum pulse width slack is 5.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.059               0.000 CLOCK_50  " "    5.059               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831055 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685578831089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685578831282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.257 " "Worst-case setup slack is 6.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.257               0.000 CLOCK_50  " "    6.257               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578831319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685578831323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.012 " "Worst-case minimum pulse width slack is 5.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.012               0.000 CLOCK_50  " "    5.012               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685578831326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685578831326 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685578832866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685578832869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5271 " "Peak virtual memory: 5271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685578832935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 17:20:32 2023 " "Processing ended: Wed May 31 17:20:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685578832935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685578832935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685578832935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685578832935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 224 s " "Quartus Prime Full Compilation was successful. 0 errors, 224 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685578833631 ""}
