$date
	Sun Oct 23 01:29:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#37256
b11000 !
1"
#37258
b11000 &
b11000 %
1$
#37259
0"
#37262
b1100 &
b1100 %
#37266
b110 &
b110 %
#37270
b11 &
b11 %
#37274
b1010 &
b1010 %
#37278
b101 &
b101 %
#37282
b10000 &
b10000 %
#37286
b1000 &
b1000 %
#37290
b100 &
b100 %
#37294
b10 &
b10 %
#37298
b1 &
b1 %
1#
#37302
b0 &
0#
b0 %
0$
#1121723
b1011 !
1"
#1121726
b1011 &
b1011 %
1$
#1121727
0"
#1121730
b100010 &
b100010 %
#1121734
b10001 &
b10001 %
#1121738
b110100 &
b110100 %
#1121742
b11010 &
b11010 %
#1121746
b1101 &
b1101 %
#1121750
b101000 &
b101000 %
#1121754
b10100 &
b10100 %
#1121758
b1010 &
b1010 %
#1121762
b101 &
b101 %
#1121766
b10000 &
b10000 %
#1121770
b1000 &
b1000 %
#1121774
b100 &
b100 %
#1121778
b10 &
b10 %
#1121782
b1 &
1#
b1 %
#1121786
b0 &
b0 %
0#
0$
#2048634
b11 &
b11 %
1$
b11 !
1"
#2048635
0"
#2048638
b1010 &
b1010 %
#2048642
b101 &
b101 %
#2048646
b10000 &
b10000 %
#2048650
b1000 &
b1000 %
#2048654
b100 &
b100 %
#2048658
b10 &
b10 %
#2048662
b1 &
1#
b1 %
#2048666
b0 &
b0 %
0#
0$
#4500012
