{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 23:57:47 2019 " "Info: Processing started: Thu May 16 23:57:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf " "Info: Using vector source file \"C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|VCPU\|mult:MULTOp\|doing.00 " "Warning: Can't display state machine states -- register holding state machine bit \"\|VCPU\|mult:MULTOp\|doing.00\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|VCPU\|mult:MULTOp\|doing.10 " "Warning: Can't display state machine states -- register holding state machine bit \"\|VCPU\|mult:MULTOp\|doing.10\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|VCPU\|mult:MULTOp\|doing.01 " "Warning: Can't display state machine states -- register holding state machine bit \"\|VCPU\|mult:MULTOp\|doing.01\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg0\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg0\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg0\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg1\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg2\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg2\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg2\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg3\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg3\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg3\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg4\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg4\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg4\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg5\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg5\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg5\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg6\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg6\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg6\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg7\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg7\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg7\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg8\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg8\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg8\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg9\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg9\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg9\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg10\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg10\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg10\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg11\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg11\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg11\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg12\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg12\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg12\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg13\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg13\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg13\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg14\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg14\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg14\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg15\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg15\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg15\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg16\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg16\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg16\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg17\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg17\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg17\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg18\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg18\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg18\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg19\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg19\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg19\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg20\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg20\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg20\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg21\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg21\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg21\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg22\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg22\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg22\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg23\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg23\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg23\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg24\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg24\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg24\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg25\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg25\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg25\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg26\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg26\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg26\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg27\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg27\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg27\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg28\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg28\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg28\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg29\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg29\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg29\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg30\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg30\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg30\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[31\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[31\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[31\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[30\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[30\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[30\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[29\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[29\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[29\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[28\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[28\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[28\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[27\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[27\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[27\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[26\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[26\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[26\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[25\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[25\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[25\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[24\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[24\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[24\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[23\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[23\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[23\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[22\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[22\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[22\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[21\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[21\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[21\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[20\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[20\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[20\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[19\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[19\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[19\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[18\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[18\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[18\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[17\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[17\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[17\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[16\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[16\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[16\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[15\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[15\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[15\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[14\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[14\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[14\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[13\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[13\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[13\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[12\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[12\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[12\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[11\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[11\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[11\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[10\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[10\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[10\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[9\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[9\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[9\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[8\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[8\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[8\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[7\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[6\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[5\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[4\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[3\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[2\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[1\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "Banco_reg:registers\|Reg31\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"Banco_reg:registers\|Reg31\[0\]\" in design." {  } { { "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "" { Waveform "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/CPUWForm.vwf" "Banco_reg:registers\|Reg31\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     14.39 % " "Info: Simulation coverage is      14.39 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1844 " "Info: Number of transitions in simulation is 1844" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 1027 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 1027 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 23:57:48 2019 " "Info: Processing ended: Thu May 16 23:57:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
