// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/18/2019 22:11:43"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module division2 (
	clk,
	reset,
	start,
	aa,
	b,
	ready,
	done_tick,
	c_out,
	resto_out,
	zero_div);
input 	clk;
input 	reset;
input 	start;
input 	[15:0] aa;
input 	[15:0] b;
output 	ready;
output 	done_tick;
output 	[15:0] c_out;
output 	[15:0] resto_out;
output 	zero_div;

// Design Ports Information
// ready	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done_tick	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[1]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[5]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[7]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[8]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[10]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[11]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[12]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[13]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[14]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// c_out[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[6]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[7]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[10]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[12]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[13]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resto_out[15]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_div	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[15]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[15]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[14]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[14]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[13]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[13]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[12]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[12]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[9]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[9]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[10]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[10]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aa[8]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[8]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \start~input_o ;
wire \b[3]~input_o ;
wire \b[5]~input_o ;
wire \b[4]~input_o ;
wire \b[2]~input_o ;
wire \b[0]~input_o ;
wire \b[1]~input_o ;
wire \Equal0~1_combout ;
wire \b[15]~input_o ;
wire \b[13]~input_o ;
wire \b[12]~input_o ;
wire \b[14]~input_o ;
wire \Equal0~0_combout ;
wire \b[9]~input_o ;
wire \b[11]~input_o ;
wire \b[7]~input_o ;
wire \b[6]~input_o ;
wire \b[10]~input_o ;
wire \b[8]~input_o ;
wire \Equal0~2_combout ;
wire \a_reg[22]~0_combout ;
wire \a_reg[22]~1_combout ;
wire \reset~input_o ;
wire \state_reg.op~q ;
wire \Add1~13_sumout ;
wire \Selector34~0_combout ;
wire \Add1~14 ;
wire \Add1~1_sumout ;
wire \~GND~combout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Equal1~0_combout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add1~10 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~33_sumout ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Equal1~1_combout ;
wire \Add1~22 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~49_sumout ;
wire \Add1~50 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~81_sumout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~61_sumout ;
wire \Equal1~3_combout ;
wire \Add1~62 ;
wire \Add1~125_sumout ;
wire \Add1~126 ;
wire \Add1~121_sumout ;
wire \Add1~122 ;
wire \Add1~117_sumout ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \Add1~110 ;
wire \Add1~105_sumout ;
wire \Add1~106 ;
wire \Add1~101_sumout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add1~98 ;
wire \Add1~93_sumout ;
wire \Add1~94 ;
wire \Add1~89_sumout ;
wire \Add1~90 ;
wire \Add1~85_sumout ;
wire \Selector3~0_combout ;
wire \Equal1~4_combout ;
wire \Equal1~2_combout ;
wire \Equal1~5_combout ;
wire \Equal1~6_combout ;
wire \process_1~0_combout ;
wire \state_reg.done~q ;
wire \Selector0~0_combout ;
wire \state_reg.idle~q ;
wire \Selector50~3_combout ;
wire \aa[0]~input_o ;
wire \a_next~1_combout ;
wire \Selector66~0_combout ;
wire \a_reg[1]~feeder_combout ;
wire \aa[1]~input_o ;
wire \a_reg[2]~feeder_combout ;
wire \aa[2]~input_o ;
wire \a_reg[3]~feeder_combout ;
wire \aa[3]~input_o ;
wire \a_reg[4]~feeder_combout ;
wire \aa[4]~input_o ;
wire \a_reg[5]~feeder_combout ;
wire \aa[5]~input_o ;
wire \a_reg[6]~feeder_combout ;
wire \aa[6]~input_o ;
wire \a_reg[7]~feeder_combout ;
wire \aa[7]~input_o ;
wire \a_reg[8]~feeder_combout ;
wire \aa[8]~input_o ;
wire \a_reg[9]~feeder_combout ;
wire \aa[9]~input_o ;
wire \a_reg[10]~feeder_combout ;
wire \aa[10]~input_o ;
wire \a_reg[11]~feeder_combout ;
wire \aa[11]~input_o ;
wire \a_reg[12]~feeder_combout ;
wire \aa[12]~input_o ;
wire \a_reg[13]~feeder_combout ;
wire \aa[13]~input_o ;
wire \a_reg[14]~feeder_combout ;
wire \aa[14]~input_o ;
wire \a_reg[15]~feeder_combout ;
wire \aa[15]~input_o ;
wire \a_next~0_combout ;
wire \Add0~1_sumout ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~20_combout ;
wire \Add0~2 ;
wire \Add0~3 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~35 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~39 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~43 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~47 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~51 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~55 ;
wire \Add0~57_sumout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~18_combout ;
wire \Selector50~0_combout ;
wire \Selector50~1_combout ;
wire \Selector50~2_combout ;
wire \c_reg[0]~0_combout ;
wire \c_out~0_combout ;
wire \Selector49~0_combout ;
wire \c_reg[1]~1_combout ;
wire \c_out~1_combout ;
wire \Selector48~0_combout ;
wire \Selector48~1_combout ;
wire \c_reg[2]~2_combout ;
wire \c_out~2_combout ;
wire \Selector47~0_combout ;
wire \c_reg[3]~3_combout ;
wire \c_out~3_combout ;
wire \Selector46~0_combout ;
wire \Selector46~1_combout ;
wire \c_reg[4]~4_combout ;
wire \c_out~4_combout ;
wire \Selector45~0_combout ;
wire \c_reg[5]~5_combout ;
wire \c_out~5_combout ;
wire \Selector44~0_combout ;
wire \Selector44~1_combout ;
wire \c_reg[6]~6_combout ;
wire \c_out~6_combout ;
wire \Selector43~0_combout ;
wire \c_reg[7]~7_combout ;
wire \c_out~7_combout ;
wire \Selector42~0_combout ;
wire \c_reg[8]~8_combout ;
wire \c_out~8_combout ;
wire \Selector41~0_combout ;
wire \c_reg[9]~9_combout ;
wire \c_out~9_combout ;
wire \Selector40~0_combout ;
wire \c_reg[10]~10_combout ;
wire \c_out~10_combout ;
wire \Selector39~0_combout ;
wire \c_reg[11]~11_combout ;
wire \c_out~11_combout ;
wire \Selector38~0_combout ;
wire \c_reg[12]~12_combout ;
wire \c_out~12_combout ;
wire \Selector37~0_combout ;
wire \c_reg[13]~13_combout ;
wire \c_out~13_combout ;
wire \Selector36~0_combout ;
wire \c_reg[14]~14_combout ;
wire \c_out~14_combout ;
wire \Selector35~0_combout ;
wire \c_reg[15]~15_combout ;
wire \c_out~15_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~7_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~15_combout ;
wire \resto_out~0_combout ;
wire \resto_out~1_combout ;
wire \resto_out~2_combout ;
wire \resto_out~3_combout ;
wire \resto_out~4_combout ;
wire \resto_out~5_combout ;
wire \resto_out~6_combout ;
wire \resto_out~7_combout ;
wire \resto_out~8_combout ;
wire \resto_out~9_combout ;
wire \resto_out~10_combout ;
wire \resto_out~11_combout ;
wire \resto_out~12_combout ;
wire \resto_out~13_combout ;
wire \resto_out~14_combout ;
wire \resto_out~15_combout ;
wire \zero_div~0_combout ;
wire [16:0] c_reg;
wire [31:0] n_reg;
wire [31:0] a_reg;


// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \ready~output (
	.i(!\state_reg.idle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
defparam \ready~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \done_tick~output (
	.i(\state_reg.done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done_tick),
	.obar());
// synopsys translate_off
defparam \done_tick~output .bus_hold = "false";
defparam \done_tick~output .open_drain_output = "false";
defparam \done_tick~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \c_out[0]~output (
	.i(\c_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[0]),
	.obar());
// synopsys translate_off
defparam \c_out[0]~output .bus_hold = "false";
defparam \c_out[0]~output .open_drain_output = "false";
defparam \c_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \c_out[1]~output (
	.i(\c_out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[1]),
	.obar());
// synopsys translate_off
defparam \c_out[1]~output .bus_hold = "false";
defparam \c_out[1]~output .open_drain_output = "false";
defparam \c_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \c_out[2]~output (
	.i(\c_out~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[2]),
	.obar());
// synopsys translate_off
defparam \c_out[2]~output .bus_hold = "false";
defparam \c_out[2]~output .open_drain_output = "false";
defparam \c_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \c_out[3]~output (
	.i(\c_out~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[3]),
	.obar());
// synopsys translate_off
defparam \c_out[3]~output .bus_hold = "false";
defparam \c_out[3]~output .open_drain_output = "false";
defparam \c_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \c_out[4]~output (
	.i(\c_out~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[4]),
	.obar());
// synopsys translate_off
defparam \c_out[4]~output .bus_hold = "false";
defparam \c_out[4]~output .open_drain_output = "false";
defparam \c_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \c_out[5]~output (
	.i(\c_out~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[5]),
	.obar());
// synopsys translate_off
defparam \c_out[5]~output .bus_hold = "false";
defparam \c_out[5]~output .open_drain_output = "false";
defparam \c_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \c_out[6]~output (
	.i(\c_out~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[6]),
	.obar());
// synopsys translate_off
defparam \c_out[6]~output .bus_hold = "false";
defparam \c_out[6]~output .open_drain_output = "false";
defparam \c_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \c_out[7]~output (
	.i(\c_out~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[7]),
	.obar());
// synopsys translate_off
defparam \c_out[7]~output .bus_hold = "false";
defparam \c_out[7]~output .open_drain_output = "false";
defparam \c_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \c_out[8]~output (
	.i(\c_out~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[8]),
	.obar());
// synopsys translate_off
defparam \c_out[8]~output .bus_hold = "false";
defparam \c_out[8]~output .open_drain_output = "false";
defparam \c_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \c_out[9]~output (
	.i(\c_out~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[9]),
	.obar());
// synopsys translate_off
defparam \c_out[9]~output .bus_hold = "false";
defparam \c_out[9]~output .open_drain_output = "false";
defparam \c_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \c_out[10]~output (
	.i(\c_out~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[10]),
	.obar());
// synopsys translate_off
defparam \c_out[10]~output .bus_hold = "false";
defparam \c_out[10]~output .open_drain_output = "false";
defparam \c_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \c_out[11]~output (
	.i(\c_out~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[11]),
	.obar());
// synopsys translate_off
defparam \c_out[11]~output .bus_hold = "false";
defparam \c_out[11]~output .open_drain_output = "false";
defparam \c_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \c_out[12]~output (
	.i(\c_out~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[12]),
	.obar());
// synopsys translate_off
defparam \c_out[12]~output .bus_hold = "false";
defparam \c_out[12]~output .open_drain_output = "false";
defparam \c_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \c_out[13]~output (
	.i(\c_out~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[13]),
	.obar());
// synopsys translate_off
defparam \c_out[13]~output .bus_hold = "false";
defparam \c_out[13]~output .open_drain_output = "false";
defparam \c_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \c_out[14]~output (
	.i(\c_out~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[14]),
	.obar());
// synopsys translate_off
defparam \c_out[14]~output .bus_hold = "false";
defparam \c_out[14]~output .open_drain_output = "false";
defparam \c_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \c_out[15]~output (
	.i(\c_out~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_out[15]),
	.obar());
// synopsys translate_off
defparam \c_out[15]~output .bus_hold = "false";
defparam \c_out[15]~output .open_drain_output = "false";
defparam \c_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \resto_out[0]~output (
	.i(\resto_out~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[0]),
	.obar());
// synopsys translate_off
defparam \resto_out[0]~output .bus_hold = "false";
defparam \resto_out[0]~output .open_drain_output = "false";
defparam \resto_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \resto_out[1]~output (
	.i(\resto_out~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[1]),
	.obar());
// synopsys translate_off
defparam \resto_out[1]~output .bus_hold = "false";
defparam \resto_out[1]~output .open_drain_output = "false";
defparam \resto_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \resto_out[2]~output (
	.i(\resto_out~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[2]),
	.obar());
// synopsys translate_off
defparam \resto_out[2]~output .bus_hold = "false";
defparam \resto_out[2]~output .open_drain_output = "false";
defparam \resto_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \resto_out[3]~output (
	.i(\resto_out~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[3]),
	.obar());
// synopsys translate_off
defparam \resto_out[3]~output .bus_hold = "false";
defparam \resto_out[3]~output .open_drain_output = "false";
defparam \resto_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \resto_out[4]~output (
	.i(\resto_out~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[4]),
	.obar());
// synopsys translate_off
defparam \resto_out[4]~output .bus_hold = "false";
defparam \resto_out[4]~output .open_drain_output = "false";
defparam \resto_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \resto_out[5]~output (
	.i(\resto_out~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[5]),
	.obar());
// synopsys translate_off
defparam \resto_out[5]~output .bus_hold = "false";
defparam \resto_out[5]~output .open_drain_output = "false";
defparam \resto_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \resto_out[6]~output (
	.i(\resto_out~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[6]),
	.obar());
// synopsys translate_off
defparam \resto_out[6]~output .bus_hold = "false";
defparam \resto_out[6]~output .open_drain_output = "false";
defparam \resto_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \resto_out[7]~output (
	.i(\resto_out~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[7]),
	.obar());
// synopsys translate_off
defparam \resto_out[7]~output .bus_hold = "false";
defparam \resto_out[7]~output .open_drain_output = "false";
defparam \resto_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \resto_out[8]~output (
	.i(\resto_out~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[8]),
	.obar());
// synopsys translate_off
defparam \resto_out[8]~output .bus_hold = "false";
defparam \resto_out[8]~output .open_drain_output = "false";
defparam \resto_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \resto_out[9]~output (
	.i(\resto_out~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[9]),
	.obar());
// synopsys translate_off
defparam \resto_out[9]~output .bus_hold = "false";
defparam \resto_out[9]~output .open_drain_output = "false";
defparam \resto_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \resto_out[10]~output (
	.i(\resto_out~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[10]),
	.obar());
// synopsys translate_off
defparam \resto_out[10]~output .bus_hold = "false";
defparam \resto_out[10]~output .open_drain_output = "false";
defparam \resto_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \resto_out[11]~output (
	.i(\resto_out~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[11]),
	.obar());
// synopsys translate_off
defparam \resto_out[11]~output .bus_hold = "false";
defparam \resto_out[11]~output .open_drain_output = "false";
defparam \resto_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \resto_out[12]~output (
	.i(\resto_out~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[12]),
	.obar());
// synopsys translate_off
defparam \resto_out[12]~output .bus_hold = "false";
defparam \resto_out[12]~output .open_drain_output = "false";
defparam \resto_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \resto_out[13]~output (
	.i(\resto_out~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[13]),
	.obar());
// synopsys translate_off
defparam \resto_out[13]~output .bus_hold = "false";
defparam \resto_out[13]~output .open_drain_output = "false";
defparam \resto_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \resto_out[14]~output (
	.i(\resto_out~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[14]),
	.obar());
// synopsys translate_off
defparam \resto_out[14]~output .bus_hold = "false";
defparam \resto_out[14]~output .open_drain_output = "false";
defparam \resto_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \resto_out[15]~output (
	.i(\resto_out~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resto_out[15]),
	.obar());
// synopsys translate_off
defparam \resto_out[15]~output .bus_hold = "false";
defparam \resto_out[15]~output .open_drain_output = "false";
defparam \resto_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \zero_div~output (
	.i(\zero_div~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(zero_div),
	.obar());
// synopsys translate_off
defparam \zero_div~output .bus_hold = "false";
defparam \zero_div~output .open_drain_output = "false";
defparam \zero_div~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\b[0]~input_o  & ( !\b[1]~input_o  & ( (!\b[3]~input_o  & (!\b[5]~input_o  & (!\b[4]~input_o  & !\b[2]~input_o ))) ) ) )

	.dataa(!\b[3]~input_o ),
	.datab(!\b[5]~input_o ),
	.datac(!\b[4]~input_o ),
	.datad(!\b[2]~input_o ),
	.datae(!\b[0]~input_o ),
	.dataf(!\b[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \b[15]~input (
	.i(b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[15]~input_o ));
// synopsys translate_off
defparam \b[15]~input .bus_hold = "false";
defparam \b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \b[13]~input (
	.i(b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[13]~input_o ));
// synopsys translate_off
defparam \b[13]~input .bus_hold = "false";
defparam \b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \b[12]~input (
	.i(b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[12]~input_o ));
// synopsys translate_off
defparam \b[12]~input .bus_hold = "false";
defparam \b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \b[14]~input (
	.i(b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[14]~input_o ));
// synopsys translate_off
defparam \b[14]~input .bus_hold = "false";
defparam \b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\b[14]~input_o  & ( (!\b[15]~input_o  & (!\b[13]~input_o  & !\b[12]~input_o )) ) )

	.dataa(gnd),
	.datab(!\b[15]~input_o ),
	.datac(!\b[13]~input_o ),
	.datad(!\b[12]~input_o ),
	.datae(gnd),
	.dataf(!\b[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \b[9]~input (
	.i(b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[9]~input_o ));
// synopsys translate_off
defparam \b[9]~input .bus_hold = "false";
defparam \b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \b[11]~input (
	.i(b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[11]~input_o ));
// synopsys translate_off
defparam \b[11]~input .bus_hold = "false";
defparam \b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \b[7]~input (
	.i(b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[7]~input_o ));
// synopsys translate_off
defparam \b[7]~input .bus_hold = "false";
defparam \b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \b[6]~input (
	.i(b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[6]~input_o ));
// synopsys translate_off
defparam \b[6]~input .bus_hold = "false";
defparam \b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \b[10]~input (
	.i(b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[10]~input_o ));
// synopsys translate_off
defparam \b[10]~input .bus_hold = "false";
defparam \b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \b[8]~input (
	.i(b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[8]~input_o ));
// synopsys translate_off
defparam \b[8]~input .bus_hold = "false";
defparam \b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !\b[10]~input_o  & ( !\b[8]~input_o  & ( (!\b[9]~input_o  & (!\b[11]~input_o  & (!\b[7]~input_o  & !\b[6]~input_o ))) ) ) )

	.dataa(!\b[9]~input_o ),
	.datab(!\b[11]~input_o ),
	.datac(!\b[7]~input_o ),
	.datad(!\b[6]~input_o ),
	.datae(!\b[10]~input_o ),
	.dataf(!\b[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \a_reg[22]~0 (
// Equation(s):
// \a_reg[22]~0_combout  = ( !\state_reg.idle~q  & ( \start~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state_reg.idle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[22]~0 .extended_lut = "off";
defparam \a_reg[22]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \a_reg[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \a_reg[22]~1 (
// Equation(s):
// \a_reg[22]~1_combout  = ( \state_reg.op~q  & ( \Equal1~6_combout  & ( \a_reg[22]~0_combout  ) ) ) # ( !\state_reg.op~q  & ( \Equal1~6_combout  & ( \a_reg[22]~0_combout  ) ) ) # ( \state_reg.op~q  & ( !\Equal1~6_combout  & ( (!\Equal0~2_combout ) # 
// ((!\Equal0~0_combout ) # ((!\Equal0~1_combout ) # (\a_reg[22]~0_combout ))) ) ) ) # ( !\state_reg.op~q  & ( !\Equal1~6_combout  & ( \a_reg[22]~0_combout  ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal0~1_combout ),
	.datad(!\a_reg[22]~0_combout ),
	.datae(!\state_reg.op~q ),
	.dataf(!\Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[22]~1 .extended_lut = "off";
defparam \a_reg[22]~1 .lut_mask = 64'h00FFFEFF00FF00FF;
defparam \a_reg[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \state_reg.op (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a_reg[22]~1_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.op~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.op .is_wysiwyg = "true";
defparam \state_reg.op .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( n_reg[0] ) + ( VCC ) + ( !VCC ))
// \Add1~14  = CARRY(( n_reg[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!n_reg[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \Add1~13_sumout  ) # ( !\Add1~13_sumout  & ( !\state_reg.op~q  ) )

	.dataa(!\state_reg.op~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N53
dffeas \n_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[0] .is_wysiwyg = "true";
defparam \n_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( n_reg[1] ) + ( VCC ) + ( \Add1~14  ))
// \Add1~2  = CARRY(( n_reg[1] ) + ( VCC ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!n_reg[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \n_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[1] .is_wysiwyg = "true";
defparam \n_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( n_reg[2] ) + ( VCC ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( n_reg[2] ) + ( VCC ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!n_reg[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000000000003333;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \n_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[2] .is_wysiwyg = "true";
defparam \n_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !n_reg[2] & ( !n_reg[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!n_reg[1]),
	.datae(gnd),
	.dataf(!n_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( n_reg[3] ) + ( VCC ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( n_reg[3] ) + ( VCC ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \n_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[3] .is_wysiwyg = "true";
defparam \n_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( n_reg[4] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( n_reg[4] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!n_reg[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000000000003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \n_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[4] .is_wysiwyg = "true";
defparam \n_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( n_reg[5] ) + ( VCC ) + ( \Add1~18  ))
// \Add1~34  = CARRY(( n_reg[5] ) + ( VCC ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \n_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[5] .is_wysiwyg = "true";
defparam \n_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( n_reg[6] ) + ( VCC ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( n_reg[6] ) + ( VCC ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \n_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[6] .is_wysiwyg = "true";
defparam \n_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( n_reg[7] ) + ( VCC ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( n_reg[7] ) + ( VCC ) + ( \Add1~30  ))

	.dataa(!n_reg[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000000000005555;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \n_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[7] .is_wysiwyg = "true";
defparam \n_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( n_reg[8] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( n_reg[8] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \n_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[8] .is_wysiwyg = "true";
defparam \n_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !n_reg[7] & ( !n_reg[6] & ( (!n_reg[5] & (!n_reg[8] & (!n_reg[4] & !n_reg[3]))) ) ) )

	.dataa(!n_reg[5]),
	.datab(!n_reg[8]),
	.datac(!n_reg[4]),
	.datad(!n_reg[3]),
	.datae(!n_reg[7]),
	.dataf(!n_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( n_reg[9] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~58  = CARRY(( n_reg[9] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(!n_reg[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000000000005555;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \n_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[9] .is_wysiwyg = "true";
defparam \n_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( n_reg[10] ) + ( VCC ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( n_reg[10] ) + ( VCC ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!n_reg[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000000000003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N32
dffeas \n_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[10] .is_wysiwyg = "true";
defparam \n_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( n_reg[11] ) + ( VCC ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( n_reg[11] ) + ( VCC ) + ( \Add1~54  ))

	.dataa(!n_reg[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000000000005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \n_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[11] .is_wysiwyg = "true";
defparam \n_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( n_reg[12] ) + ( VCC ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( n_reg[12] ) + ( VCC ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \n_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[12] .is_wysiwyg = "true";
defparam \n_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( n_reg[13] ) + ( VCC ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( n_reg[13] ) + ( VCC ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N41
dffeas \n_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[13] .is_wysiwyg = "true";
defparam \n_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( n_reg[14] ) + ( VCC ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( n_reg[14] ) + ( VCC ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!n_reg[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000000000003333;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N44
dffeas \n_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[14] .is_wysiwyg = "true";
defparam \n_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( n_reg[15] ) + ( VCC ) + ( \Add1~38  ))
// \Add1~82  = CARRY(( n_reg[15] ) + ( VCC ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \n_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~81_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[15] .is_wysiwyg = "true";
defparam \n_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( n_reg[16] ) + ( VCC ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( n_reg[16] ) + ( VCC ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \n_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[16] .is_wysiwyg = "true";
defparam \n_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( n_reg[17] ) + ( VCC ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( n_reg[17] ) + ( VCC ) + ( \Add1~78  ))

	.dataa(!n_reg[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000000000005555;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N53
dffeas \n_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[17] .is_wysiwyg = "true";
defparam \n_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( n_reg[18] ) + ( VCC ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( n_reg[18] ) + ( VCC ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \n_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[18] .is_wysiwyg = "true";
defparam \n_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( n_reg[19] ) + ( VCC ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( n_reg[19] ) + ( VCC ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N59
dffeas \n_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[19] .is_wysiwyg = "true";
defparam \n_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( n_reg[20] ) + ( VCC ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( n_reg[20] ) + ( VCC ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N2
dffeas \n_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[20] .is_wysiwyg = "true";
defparam \n_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( !n_reg[16] & ( !n_reg[20] & ( (!n_reg[15] & (!n_reg[17] & (!n_reg[18] & !n_reg[19]))) ) ) )

	.dataa(!n_reg[15]),
	.datab(!n_reg[17]),
	.datac(!n_reg[18]),
	.datad(!n_reg[19]),
	.datae(!n_reg[16]),
	.dataf(!n_reg[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h8000000000000000;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( n_reg[21] ) + ( VCC ) + ( \Add1~62  ))
// \Add1~126  = CARRY(( n_reg[21] ) + ( VCC ) + ( \Add1~62  ))

	.dataa(!n_reg[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000000000005555;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \n_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~125_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[21] .is_wysiwyg = "true";
defparam \n_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( n_reg[22] ) + ( VCC ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( n_reg[22] ) + ( VCC ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \n_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~121_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[22] .is_wysiwyg = "true";
defparam \n_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( n_reg[23] ) + ( VCC ) + ( \Add1~122  ))
// \Add1~118  = CARRY(( n_reg[23] ) + ( VCC ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \n_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~117_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[23] .is_wysiwyg = "true";
defparam \n_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( n_reg[24] ) + ( VCC ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( n_reg[24] ) + ( VCC ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(!n_reg[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000000000003333;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \n_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~113_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[24] .is_wysiwyg = "true";
defparam \n_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N15
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( n_reg[25] ) + ( VCC ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( n_reg[25] ) + ( VCC ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \n_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~109_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[25] .is_wysiwyg = "true";
defparam \n_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( n_reg[26] ) + ( VCC ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( n_reg[26] ) + ( VCC ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N20
dffeas \n_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~105_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[26] .is_wysiwyg = "true";
defparam \n_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( n_reg[27] ) + ( VCC ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( n_reg[27] ) + ( VCC ) + ( \Add1~106  ))

	.dataa(!n_reg[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000000000005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \n_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~101_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[27] .is_wysiwyg = "true";
defparam \n_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( n_reg[28] ) + ( VCC ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( n_reg[28] ) + ( VCC ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!n_reg[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \n_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~97_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[28] .is_wysiwyg = "true";
defparam \n_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( n_reg[29] ) + ( VCC ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( n_reg[29] ) + ( VCC ) + ( \Add1~98  ))

	.dataa(!n_reg[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000000000005555;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \n_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~93_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[29] .is_wysiwyg = "true";
defparam \n_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( n_reg[30] ) + ( VCC ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( n_reg[30] ) + ( VCC ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!n_reg[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000000000003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N32
dffeas \n_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add1~89_sumout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[30] .is_wysiwyg = "true";
defparam \n_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( n_reg[31] ) + ( VCC ) + ( \Add1~90  ))

	.dataa(!n_reg[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000000000005555;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add1~85_sumout  & ( \state_reg.op~q  ) )

	.dataa(!\state_reg.op~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0000000055555555;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \n_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(n_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \n_reg[31] .is_wysiwyg = "true";
defparam \n_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( !n_reg[27] & ( !n_reg[31] & ( (!n_reg[28] & (!n_reg[29] & (!n_reg[0] & !n_reg[30]))) ) ) )

	.dataa(!n_reg[28]),
	.datab(!n_reg[29]),
	.datac(!n_reg[0]),
	.datad(!n_reg[30]),
	.datae(!n_reg[27]),
	.dataf(!n_reg[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h8000000000000000;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( !n_reg[9] & ( !n_reg[11] & ( (!n_reg[13] & (!n_reg[12] & (!n_reg[10] & !n_reg[14]))) ) ) )

	.dataa(!n_reg[13]),
	.datab(!n_reg[12]),
	.datac(!n_reg[10]),
	.datad(!n_reg[14]),
	.datae(!n_reg[9]),
	.dataf(!n_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( !n_reg[22] & ( !n_reg[25] & ( (!n_reg[21] & (!n_reg[24] & (!n_reg[26] & !n_reg[23]))) ) ) )

	.dataa(!n_reg[21]),
	.datab(!n_reg[24]),
	.datac(!n_reg[26]),
	.datad(!n_reg[23]),
	.datae(!n_reg[22]),
	.dataf(!n_reg[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h8000000000000000;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \Equal1~2_combout  & ( \Equal1~5_combout  & ( (\Equal1~0_combout  & (\Equal1~1_combout  & (\Equal1~3_combout  & \Equal1~4_combout ))) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\Equal1~1_combout ),
	.datac(!\Equal1~3_combout ),
	.datad(!\Equal1~4_combout ),
	.datae(!\Equal1~2_combout ),
	.dataf(!\Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \process_1~0 (
// Equation(s):
// \process_1~0_combout  = ( \Equal1~6_combout  ) # ( !\Equal1~6_combout  & ( (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~2_combout )) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\process_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \process_1~0 .extended_lut = "off";
defparam \process_1~0 .lut_mask = 64'h01010101FFFFFFFF;
defparam \process_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \state_reg.done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\process_1~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.done .is_wysiwyg = "true";
defparam \state_reg.done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N39
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\state_reg.done~q  & ( (\state_reg.idle~q ) # (\start~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(!\state_reg.idle~q ),
	.datae(gnd),
	.dataf(!\state_reg.done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N41
dffeas \state_reg.idle (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.idle .is_wysiwyg = "true";
defparam \state_reg.idle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N33
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( !\state_reg.done~q  & ( (\start~input_o  & !\state_reg.op~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\start~input_o ),
	.datad(!\state_reg.op~q ),
	.datae(gnd),
	.dataf(!\state_reg.done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'h0F000F0000000000;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \aa[0]~input (
	.i(aa[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[0]~input_o ));
// synopsys translate_off
defparam \aa[0]~input .bus_hold = "false";
defparam \aa[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \a_next~1 (
// Equation(s):
// \a_next~1_combout  = ( !\state_reg.op~q  & ( \aa[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aa[0]~input_o ),
	.datae(gnd),
	.dataf(!\state_reg.op~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_next~1 .extended_lut = "off";
defparam \a_next~1 .lut_mask = 64'h00FF00FF00000000;
defparam \a_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = ( !\state_reg.op~q  & ( (((\start~input_o  & ((!\state_reg.done~q ))))) ) ) # ( \state_reg.op~q  & ( (!\Equal1~6_combout  & (!\state_reg.done~q  & ((!\Equal0~2_combout ) # ((!\Equal0~1_combout ) # (!\Equal0~0_combout ))))) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal1~6_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\state_reg.op~q ),
	.dataf(!\state_reg.done~q ),
	.datag(!\start~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector66~0 .extended_lut = "on";
defparam \Selector66~0 .lut_mask = 64'h0F0FF0E000000000;
defparam \Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N5
dffeas \a_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_next~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector66~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[0] .is_wysiwyg = "true";
defparam \a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \a_reg[1]~feeder (
// Equation(s):
// \a_reg[1]~feeder_combout  = a_reg[0]

	.dataa(!a_reg[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[1]~feeder .extended_lut = "off";
defparam \a_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \a_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \aa[1]~input (
	.i(aa[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[1]~input_o ));
// synopsys translate_off
defparam \aa[1]~input .bus_hold = "false";
defparam \aa[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N59
dffeas \a_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[1]~feeder_combout ),
	.asdata(\aa[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[1] .is_wysiwyg = "true";
defparam \a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \a_reg[2]~feeder (
// Equation(s):
// \a_reg[2]~feeder_combout  = a_reg[1]

	.dataa(gnd),
	.datab(!a_reg[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[2]~feeder .extended_lut = "off";
defparam \a_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \a_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \aa[2]~input (
	.i(aa[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[2]~input_o ));
// synopsys translate_off
defparam \aa[2]~input .bus_hold = "false";
defparam \aa[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \a_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[2]~feeder_combout ),
	.asdata(\aa[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[2] .is_wysiwyg = "true";
defparam \a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \a_reg[3]~feeder (
// Equation(s):
// \a_reg[3]~feeder_combout  = a_reg[2]

	.dataa(!a_reg[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[3]~feeder .extended_lut = "off";
defparam \a_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \a_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \aa[3]~input (
	.i(aa[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[3]~input_o ));
// synopsys translate_off
defparam \aa[3]~input .bus_hold = "false";
defparam \aa[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N47
dffeas \a_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[3]~feeder_combout ),
	.asdata(\aa[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[3] .is_wysiwyg = "true";
defparam \a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \a_reg[4]~feeder (
// Equation(s):
// \a_reg[4]~feeder_combout  = a_reg[3]

	.dataa(gnd),
	.datab(!a_reg[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[4]~feeder .extended_lut = "off";
defparam \a_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \a_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \aa[4]~input (
	.i(aa[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[4]~input_o ));
// synopsys translate_off
defparam \aa[4]~input .bus_hold = "false";
defparam \aa[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \a_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[4]~feeder_combout ),
	.asdata(\aa[4]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[4] .is_wysiwyg = "true";
defparam \a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \a_reg[5]~feeder (
// Equation(s):
// \a_reg[5]~feeder_combout  = a_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[5]~feeder .extended_lut = "off";
defparam \a_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \aa[5]~input (
	.i(aa[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[5]~input_o ));
// synopsys translate_off
defparam \aa[5]~input .bus_hold = "false";
defparam \aa[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \a_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[5]~feeder_combout ),
	.asdata(\aa[5]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[5] .is_wysiwyg = "true";
defparam \a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \a_reg[6]~feeder (
// Equation(s):
// \a_reg[6]~feeder_combout  = ( a_reg[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[6]~feeder .extended_lut = "off";
defparam \a_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \a_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \aa[6]~input (
	.i(aa[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[6]~input_o ));
// synopsys translate_off
defparam \aa[6]~input .bus_hold = "false";
defparam \aa[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \a_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[6]~feeder_combout ),
	.asdata(\aa[6]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[6] .is_wysiwyg = "true";
defparam \a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \a_reg[7]~feeder (
// Equation(s):
// \a_reg[7]~feeder_combout  = a_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[7]~feeder .extended_lut = "off";
defparam \a_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \aa[7]~input (
	.i(aa[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[7]~input_o ));
// synopsys translate_off
defparam \aa[7]~input .bus_hold = "false";
defparam \aa[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \a_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[7]~feeder_combout ),
	.asdata(\aa[7]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[7] .is_wysiwyg = "true";
defparam \a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \a_reg[8]~feeder (
// Equation(s):
// \a_reg[8]~feeder_combout  = a_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[8]~feeder .extended_lut = "off";
defparam \a_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \aa[8]~input (
	.i(aa[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[8]~input_o ));
// synopsys translate_off
defparam \aa[8]~input .bus_hold = "false";
defparam \aa[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \a_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[8]~feeder_combout ),
	.asdata(\aa[8]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[8] .is_wysiwyg = "true";
defparam \a_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \a_reg[9]~feeder (
// Equation(s):
// \a_reg[9]~feeder_combout  = a_reg[8]

	.dataa(!a_reg[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[9]~feeder .extended_lut = "off";
defparam \a_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \a_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \aa[9]~input (
	.i(aa[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[9]~input_o ));
// synopsys translate_off
defparam \aa[9]~input .bus_hold = "false";
defparam \aa[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \a_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[9]~feeder_combout ),
	.asdata(\aa[9]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[9] .is_wysiwyg = "true";
defparam \a_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \a_reg[10]~feeder (
// Equation(s):
// \a_reg[10]~feeder_combout  = a_reg[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[10]~feeder .extended_lut = "off";
defparam \a_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \aa[10]~input (
	.i(aa[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[10]~input_o ));
// synopsys translate_off
defparam \aa[10]~input .bus_hold = "false";
defparam \aa[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \a_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[10]~feeder_combout ),
	.asdata(\aa[10]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[10] .is_wysiwyg = "true";
defparam \a_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \a_reg[11]~feeder (
// Equation(s):
// \a_reg[11]~feeder_combout  = a_reg[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[11]~feeder .extended_lut = "off";
defparam \a_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \aa[11]~input (
	.i(aa[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[11]~input_o ));
// synopsys translate_off
defparam \aa[11]~input .bus_hold = "false";
defparam \aa[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \a_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[11]~feeder_combout ),
	.asdata(\aa[11]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[11] .is_wysiwyg = "true";
defparam \a_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \a_reg[12]~feeder (
// Equation(s):
// \a_reg[12]~feeder_combout  = a_reg[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[12]~feeder .extended_lut = "off";
defparam \a_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \a_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \aa[12]~input (
	.i(aa[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[12]~input_o ));
// synopsys translate_off
defparam \aa[12]~input .bus_hold = "false";
defparam \aa[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \a_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[12]~feeder_combout ),
	.asdata(\aa[12]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[12] .is_wysiwyg = "true";
defparam \a_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \a_reg[13]~feeder (
// Equation(s):
// \a_reg[13]~feeder_combout  = a_reg[12]

	.dataa(!a_reg[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[13]~feeder .extended_lut = "off";
defparam \a_reg[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \a_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \aa[13]~input (
	.i(aa[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[13]~input_o ));
// synopsys translate_off
defparam \aa[13]~input .bus_hold = "false";
defparam \aa[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \a_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[13]~feeder_combout ),
	.asdata(\aa[13]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[13] .is_wysiwyg = "true";
defparam \a_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \a_reg[14]~feeder (
// Equation(s):
// \a_reg[14]~feeder_combout  = a_reg[13]

	.dataa(gnd),
	.datab(!a_reg[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[14]~feeder .extended_lut = "off";
defparam \a_reg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \a_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \aa[14]~input (
	.i(aa[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[14]~input_o ));
// synopsys translate_off
defparam \aa[14]~input .bus_hold = "false";
defparam \aa[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \a_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[14]~feeder_combout ),
	.asdata(\aa[14]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[14] .is_wysiwyg = "true";
defparam \a_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \a_reg[15]~feeder (
// Equation(s):
// \a_reg[15]~feeder_combout  = ( a_reg[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_reg[15]~feeder .extended_lut = "off";
defparam \a_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \a_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \aa[15]~input (
	.i(aa[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\aa[15]~input_o ));
// synopsys translate_off
defparam \aa[15]~input .bus_hold = "false";
defparam \aa[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y3_N49
dffeas \a_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_reg[15]~feeder_combout ),
	.asdata(\aa[15]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\state_reg.op~q ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[15] .is_wysiwyg = "true";
defparam \a_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \a_next~0 (
// Equation(s):
// \a_next~0_combout  = ( a_reg[15] & ( \state_reg.op~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.op~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_next~0 .extended_lut = "off";
defparam \a_next~0 .lut_mask = 64'h0000000033333333;
defparam \a_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \a_reg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\a_next~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector66~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[16]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[16] .is_wysiwyg = "true";
defparam \a_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\b[0]~input_o  $ (!a_reg[16]) ) + ( !VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( !\b[0]~input_o  $ (!a_reg[16]) ) + ( !VCC ) + ( !VCC ))
// \Add0~3  = SHARE((!\b[0]~input_o ) # (a_reg[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[0]~input_o ),
	.datad(!a_reg[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N51
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( a_reg[18] & ( (\b[2]~input_o  & (!\b[3]~input_o  $ (a_reg[19]))) ) ) # ( !a_reg[18] & ( (!\b[2]~input_o  & (!\b[3]~input_o  $ (a_reg[19]))) ) )

	.dataa(!\b[3]~input_o ),
	.datab(!\b[2]~input_o ),
	.datac(!a_reg[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h8484848421212121;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N45
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( a_reg[18] & ( (\b[3]~input_o  & !a_reg[19]) ) ) # ( !a_reg[18] & ( (!\b[3]~input_o  & (!a_reg[19] & \b[2]~input_o )) # (\b[3]~input_o  & ((!a_reg[19]) # (\b[2]~input_o ))) ) )

	.dataa(!\b[3]~input_o ),
	.datab(gnd),
	.datac(!a_reg[19]),
	.datad(!\b[2]~input_o ),
	.datae(gnd),
	.dataf(!a_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h50F550F550505050;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( a_reg[17] & ( (\b[1]~input_o  & (\b[0]~input_o  & !a_reg[16])) ) ) # ( !a_reg[17] & ( ((\b[0]~input_o  & !a_reg[16])) # (\b[1]~input_o ) ) )

	.dataa(!\b[1]~input_o ),
	.datab(!\b[0]~input_o ),
	.datac(!a_reg[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h7575757510101010;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( a_reg[21] & ( a_reg[22] & ( (\b[5]~input_o  & (\b[6]~input_o  & (!\b[7]~input_o  $ (a_reg[23])))) ) ) ) # ( !a_reg[21] & ( a_reg[22] & ( (!\b[5]~input_o  & (\b[6]~input_o  & (!\b[7]~input_o  $ (a_reg[23])))) ) ) ) # ( a_reg[21] & 
// ( !a_reg[22] & ( (\b[5]~input_o  & (!\b[6]~input_o  & (!\b[7]~input_o  $ (a_reg[23])))) ) ) ) # ( !a_reg[21] & ( !a_reg[22] & ( (!\b[5]~input_o  & (!\b[6]~input_o  & (!\b[7]~input_o  $ (a_reg[23])))) ) ) )

	.dataa(!\b[5]~input_o ),
	.datab(!\b[7]~input_o ),
	.datac(!a_reg[23]),
	.datad(!\b[6]~input_o ),
	.datae(!a_reg[21]),
	.dataf(!a_reg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h8200410000820041;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \LessThan0~3_combout  & ( \LessThan0~2_combout  & ( (!\LessThan0~4_combout  & (\LessThan0~5_combout  & (!a_reg[20] $ (\b[4]~input_o )))) # (\LessThan0~4_combout  & (!a_reg[20] $ ((\b[4]~input_o )))) ) ) ) # ( 
// !\LessThan0~3_combout  & ( \LessThan0~2_combout  & ( (\LessThan0~5_combout  & (!a_reg[20] $ (\b[4]~input_o ))) ) ) )

	.dataa(!\LessThan0~4_combout ),
	.datab(!a_reg[20]),
	.datac(!\b[4]~input_o ),
	.datad(!\LessThan0~5_combout ),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h0000000000C341C3;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( a_reg[26] & ( !\b[10]~input_o  ) ) # ( !a_reg[26] & ( \b[10]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N48
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \b[8]~input_o  & ( !a_reg[24] ) ) # ( !\b[8]~input_o  & ( a_reg[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( a_reg[27] & ( !\b[11]~input_o  ) ) # ( !a_reg[27] & ( \b[11]~input_o  ) )

	.dataa(gnd),
	.datab(!\b[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( \b[14]~input_o  & ( a_reg[29] & ( (\b[13]~input_o  & (a_reg[30] & (!a_reg[28] $ (\b[12]~input_o )))) ) ) ) # ( !\b[14]~input_o  & ( a_reg[29] & ( (\b[13]~input_o  & (!a_reg[30] & (!a_reg[28] $ (\b[12]~input_o )))) ) ) ) # ( 
// \b[14]~input_o  & ( !a_reg[29] & ( (!\b[13]~input_o  & (a_reg[30] & (!a_reg[28] $ (\b[12]~input_o )))) ) ) ) # ( !\b[14]~input_o  & ( !a_reg[29] & ( (!\b[13]~input_o  & (!a_reg[30] & (!a_reg[28] $ (\b[12]~input_o )))) ) ) )

	.dataa(!a_reg[28]),
	.datab(!\b[13]~input_o ),
	.datac(!a_reg[30]),
	.datad(!\b[12]~input_o ),
	.datae(!\b[14]~input_o ),
	.dataf(!a_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h8040080420100201;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( !\LessThan0~10_combout  & ( \LessThan0~9_combout  & ( (!\LessThan0~11_combout  & (!\LessThan0~12_combout  & (!\b[9]~input_o  $ (a_reg[25])))) ) ) )

	.dataa(!\b[9]~input_o ),
	.datab(!a_reg[25]),
	.datac(!\LessThan0~11_combout ),
	.datad(!\LessThan0~12_combout ),
	.datae(!\LessThan0~10_combout ),
	.dataf(!\LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h0000000090000000;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( !a_reg[24] & ( \b[8]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h0F0F0F0F00000000;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( !\LessThan0~11_combout  & ( \LessThan0~16_combout  & ( (!\LessThan0~10_combout  & (\LessThan0~9_combout  & ((!a_reg[25]) # (\b[9]~input_o )))) ) ) ) # ( !\LessThan0~11_combout  & ( !\LessThan0~16_combout  & ( (\b[9]~input_o  & 
// (!a_reg[25] & (!\LessThan0~10_combout  & \LessThan0~9_combout ))) ) ) )

	.dataa(!\b[9]~input_o ),
	.datab(!a_reg[25]),
	.datac(!\LessThan0~10_combout ),
	.datad(!\LessThan0~9_combout ),
	.datae(!\LessThan0~11_combout ),
	.dataf(!\LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h0040000000D00000;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \b[14]~input_o  & ( a_reg[29] & ( (!a_reg[30]) # ((!a_reg[28] & (\b[13]~input_o  & \b[12]~input_o ))) ) ) ) # ( !\b[14]~input_o  & ( a_reg[29] & ( (!a_reg[28] & (\b[13]~input_o  & (!a_reg[30] & \b[12]~input_o ))) ) ) ) # ( 
// \b[14]~input_o  & ( !a_reg[29] & ( ((!a_reg[30]) # ((!a_reg[28] & \b[12]~input_o ))) # (\b[13]~input_o ) ) ) ) # ( !\b[14]~input_o  & ( !a_reg[29] & ( (!a_reg[30] & (((!a_reg[28] & \b[12]~input_o )) # (\b[13]~input_o ))) ) ) )

	.dataa(!a_reg[28]),
	.datab(!\b[13]~input_o ),
	.datac(!a_reg[30]),
	.datad(!\b[12]~input_o ),
	.datae(!\b[14]~input_o ),
	.dataf(!a_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h30B0F3FB0020F0F2;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \b[10]~input_o  & ( !\LessThan0~14_combout  & ( (!\LessThan0~9_combout ) # ((!a_reg[27] & (!\b[11]~input_o  & a_reg[26])) # (a_reg[27] & ((!\b[11]~input_o ) # (a_reg[26])))) ) ) ) # ( !\b[10]~input_o  & ( !\LessThan0~14_combout  
// & ( ((!\b[11]~input_o ) # (!\LessThan0~9_combout )) # (a_reg[27]) ) ) )

	.dataa(!a_reg[27]),
	.datab(!\b[11]~input_o ),
	.datac(!a_reg[26]),
	.datad(!\LessThan0~9_combout ),
	.datae(!\b[10]~input_o ),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'hFFDDFF4D00000000;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \LessThan0~15_combout  & ( !\LessThan0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( a_reg[22] & ( a_reg[21] & ( (\b[7]~input_o  & !a_reg[23]) ) ) ) # ( !a_reg[22] & ( a_reg[21] & ( (!\b[6]~input_o  & (\b[7]~input_o  & !a_reg[23])) # (\b[6]~input_o  & ((!a_reg[23]) # (\b[7]~input_o ))) ) ) ) # ( a_reg[22] & ( 
// !a_reg[21] & ( (!\b[7]~input_o  & (\b[6]~input_o  & (\b[5]~input_o  & !a_reg[23]))) # (\b[7]~input_o  & ((!a_reg[23]) # ((\b[6]~input_o  & \b[5]~input_o )))) ) ) ) # ( !a_reg[22] & ( !a_reg[21] & ( (!\b[7]~input_o  & (!a_reg[23] & ((\b[5]~input_o ) # 
// (\b[6]~input_o )))) # (\b[7]~input_o  & (((!a_reg[23]) # (\b[5]~input_o )) # (\b[6]~input_o ))) ) ) )

	.dataa(!\b[6]~input_o ),
	.datab(!\b[5]~input_o ),
	.datac(!\b[7]~input_o ),
	.datad(!a_reg[23]),
	.datae(!a_reg[22]),
	.dataf(!a_reg[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h7F071F015F050F00;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( a_reg[20] & ( \LessThan0~2_combout  & ( !\LessThan0~7_combout  ) ) ) # ( !a_reg[20] & ( \LessThan0~2_combout  & ( (!\b[4]~input_o  & !\LessThan0~7_combout ) ) ) ) # ( a_reg[20] & ( !\LessThan0~2_combout  & ( !\LessThan0~7_combout 
//  ) ) ) # ( !a_reg[20] & ( !\LessThan0~2_combout  & ( !\LessThan0~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\b[4]~input_o ),
	.datac(gnd),
	.datad(!\LessThan0~7_combout ),
	.datae(!a_reg[20]),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'hFF00FF00CC00FF00;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N54
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan0~19_combout  & ( \LessThan0~8_combout  & ( (!\b[15]~input_o  & (!a_reg[31] & (\LessThan0~6_combout  & \LessThan0~13_combout ))) # (\b[15]~input_o  & ((!a_reg[31]) # ((\LessThan0~6_combout  & \LessThan0~13_combout )))) 
// ) ) ) # ( !\LessThan0~19_combout  & ( \LessThan0~8_combout  & ( (!a_reg[31]) # (\b[15]~input_o ) ) ) ) # ( \LessThan0~19_combout  & ( !\LessThan0~8_combout  & ( (!\b[15]~input_o  & (!a_reg[31] & \LessThan0~13_combout )) # (\b[15]~input_o  & ((!a_reg[31]) 
// # (\LessThan0~13_combout ))) ) ) ) # ( !\LessThan0~19_combout  & ( !\LessThan0~8_combout  & ( (!a_reg[31]) # (\b[15]~input_o ) ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!a_reg[31]),
	.datac(!\LessThan0~6_combout ),
	.datad(!\LessThan0~13_combout ),
	.datae(!\LessThan0~19_combout ),
	.dataf(!\LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'hDDDD44DDDDDD444D;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N2
dffeas \a_reg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(a_reg[16]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[17]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[17] .is_wysiwyg = "true";
defparam \a_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\b[1]~input_o  $ (a_reg[17]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\b[1]~input_o  $ (a_reg[17]) ) + ( \Add0~3  ) + ( \Add0~2  ))
// \Add0~7  = SHARE((!\b[1]~input_o  & a_reg[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[1]~input_o ),
	.datad(!a_reg[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(\Add0~3 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N5
dffeas \a_reg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(a_reg[17]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[18]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[18] .is_wysiwyg = "true";
defparam \a_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\b[2]~input_o  $ (a_reg[18]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\b[2]~input_o  $ (a_reg[18]) ) + ( \Add0~7  ) + ( \Add0~6  ))
// \Add0~11  = SHARE((!\b[2]~input_o  & a_reg[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[2]~input_o ),
	.datad(!a_reg[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N8
dffeas \a_reg[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(a_reg[18]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[19]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[19] .is_wysiwyg = "true";
defparam \a_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\b[3]~input_o  $ (a_reg[19]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\b[3]~input_o  $ (a_reg[19]) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~15  = SHARE((!\b[3]~input_o  & a_reg[19]))

	.dataa(!\b[3]~input_o ),
	.datab(gnd),
	.datac(!a_reg[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N11
dffeas \a_reg[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(a_reg[19]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[20]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[20] .is_wysiwyg = "true";
defparam \a_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\b[4]~input_o  $ (a_reg[20]) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\b[4]~input_o  $ (a_reg[20]) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~19  = SHARE((!\b[4]~input_o  & a_reg[20]))

	.dataa(gnd),
	.datab(!\b[4]~input_o ),
	.datac(gnd),
	.datad(!a_reg[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h000000CC0000CC33;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N14
dffeas \a_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(a_reg[20]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[21]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[21] .is_wysiwyg = "true";
defparam \a_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !a_reg[21] $ (\b[5]~input_o ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !a_reg[21] $ (\b[5]~input_o ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~23  = SHARE((a_reg[21] & !\b[5]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!a_reg[21]),
	.datad(!\b[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N17
dffeas \a_reg[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(a_reg[21]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[22]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[22] .is_wysiwyg = "true";
defparam \a_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !a_reg[22] $ (\b[6]~input_o ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !a_reg[22] $ (\b[6]~input_o ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~27  = SHARE((a_reg[22] & !\b[6]~input_o ))

	.dataa(gnd),
	.datab(!a_reg[22]),
	.datac(!\b[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h000030300000C3C3;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N20
dffeas \a_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(a_reg[22]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[23]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[23] .is_wysiwyg = "true";
defparam \a_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\b[7]~input_o  $ (a_reg[23]) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\b[7]~input_o  $ (a_reg[23]) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~31  = SHARE((!\b[7]~input_o  & a_reg[23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[7]~input_o ),
	.datad(!a_reg[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N23
dffeas \a_reg[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(a_reg[23]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[24]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[24] .is_wysiwyg = "true";
defparam \a_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\b[8]~input_o  $ (a_reg[24]) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !\b[8]~input_o  $ (a_reg[24]) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~35  = SHARE((!\b[8]~input_o  & a_reg[24]))

	.dataa(gnd),
	.datab(!\b[8]~input_o ),
	.datac(gnd),
	.datad(!a_reg[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(\Add0~31 ),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h000000CC0000CC33;
defparam \Add0~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N26
dffeas \a_reg[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(a_reg[24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[25]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[25] .is_wysiwyg = "true";
defparam \a_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !a_reg[25] $ (\b[9]~input_o ) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( !a_reg[25] $ (\b[9]~input_o ) ) + ( \Add0~35  ) + ( \Add0~34  ))
// \Add0~39  = SHARE((a_reg[25] & !\b[9]~input_o ))

	.dataa(!a_reg[25]),
	.datab(gnd),
	.datac(!\b[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(\Add0~35 ),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h000050500000A5A5;
defparam \Add0~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N29
dffeas \a_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(a_reg[25]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[26]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[26] .is_wysiwyg = "true";
defparam \a_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( !\b[10]~input_o  $ (a_reg[26]) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( !\b[10]~input_o  $ (a_reg[26]) ) + ( \Add0~39  ) + ( \Add0~38  ))
// \Add0~43  = SHARE((!\b[10]~input_o  & a_reg[26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b[10]~input_o ),
	.datad(!a_reg[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(\Add0~39 ),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N32
dffeas \a_reg[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(a_reg[26]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[27]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[27] .is_wysiwyg = "true";
defparam \a_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( !\b[11]~input_o  $ (a_reg[27]) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( !\b[11]~input_o  $ (a_reg[27]) ) + ( \Add0~43  ) + ( \Add0~42  ))
// \Add0~47  = SHARE((!\b[11]~input_o  & a_reg[27]))

	.dataa(gnd),
	.datab(!\b[11]~input_o ),
	.datac(gnd),
	.datad(!a_reg[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(\Add0~43 ),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h000000CC0000CC33;
defparam \Add0~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N35
dffeas \a_reg[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(a_reg[27]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[28]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[28] .is_wysiwyg = "true";
defparam \a_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( !\b[12]~input_o  $ (a_reg[28]) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( !\b[12]~input_o  $ (a_reg[28]) ) + ( \Add0~47  ) + ( \Add0~46  ))
// \Add0~51  = SHARE((!\b[12]~input_o  & a_reg[28]))

	.dataa(gnd),
	.datab(!\b[12]~input_o ),
	.datac(!a_reg[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(\Add0~47 ),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add0~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N38
dffeas \a_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(a_reg[28]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[29]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[29] .is_wysiwyg = "true";
defparam \a_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( !\b[13]~input_o  $ (a_reg[29]) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( !\b[13]~input_o  $ (a_reg[29]) ) + ( \Add0~51  ) + ( \Add0~50  ))
// \Add0~55  = SHARE((!\b[13]~input_o  & a_reg[29]))

	.dataa(!\b[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!a_reg[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(\Add0~51 ),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h000000AA0000AA55;
defparam \Add0~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N41
dffeas \a_reg[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(a_reg[29]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[30]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[30] .is_wysiwyg = "true";
defparam \a_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( !a_reg[30] $ (\b[14]~input_o ) ) + ( \Add0~55  ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!a_reg[30]),
	.datac(!\b[14]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(\Add0~55 ),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h000000000000C3C3;
defparam \Add0~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X18_Y2_N44
dffeas \a_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(a_reg[30]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(!\state_reg.op~q ),
	.sload(\LessThan0~20_combout ),
	.ena(\a_reg[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a_reg[31]),
	.prn(vcc));
// synopsys translate_off
defparam \a_reg[31] .is_wysiwyg = "true";
defparam \a_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !a_reg[31] & ( \b[15]~input_o  ) )

	.dataa(!\b[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!a_reg[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h5555555500000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( !\b[15]~input_o  & ( a_reg[31] ) ) # ( \b[15]~input_o  & ( !a_reg[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\b[15]~input_o ),
	.dataf(!a_reg[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \LessThan0~6_combout  & ( \LessThan0~8_combout  & ( (!\LessThan0~1_combout  & (((!\LessThan0~15_combout ) # (\LessThan0~17_combout )) # (\LessThan0~13_combout ))) ) ) ) # ( !\LessThan0~6_combout  & ( \LessThan0~8_combout  & ( 
// (!\LessThan0~1_combout  & ((!\LessThan0~15_combout ) # (\LessThan0~17_combout ))) ) ) ) # ( \LessThan0~6_combout  & ( !\LessThan0~8_combout  & ( (!\LessThan0~1_combout  & (((!\LessThan0~15_combout ) # (\LessThan0~17_combout )) # (\LessThan0~13_combout ))) 
// ) ) ) # ( !\LessThan0~6_combout  & ( !\LessThan0~8_combout  & ( (!\LessThan0~1_combout  & (((!\LessThan0~15_combout ) # (\LessThan0~17_combout )) # (\LessThan0~13_combout ))) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\LessThan0~13_combout ),
	.datac(!\LessThan0~17_combout ),
	.datad(!\LessThan0~15_combout ),
	.datae(!\LessThan0~6_combout ),
	.dataf(!\LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'hAA2AAA2AAA0AAA2A;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( !\Add1~5_sumout  & ( !\Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N42
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( !\Add1~17_sumout  & ( !\state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \Selector50~0_combout  & ( \Selector50~1_combout  & ( (!\Add1~9_sumout  & (!\Add1~13_sumout  & (\state_reg.op~q  & !\process_1~0_combout ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\state_reg.op~q ),
	.datad(!\process_1~0_combout ),
	.datae(!\Selector50~0_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'h0000000000000800;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \c_reg[0]~0 (
// Equation(s):
// \c_reg[0]~0_combout  = ( c_reg[0] & ( \Selector50~2_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[0] & ( \Selector50~2_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[0] & ( !\Selector50~2_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[0] & ( !\Selector50~2_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[0]),
	.dataf(!\Selector50~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[0]~0 .extended_lut = "off";
defparam \c_reg[0]~0 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \c_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[0] .is_wysiwyg = "true";
defparam \c_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \c_out~0 (
// Equation(s):
// \c_out~0_combout  = ( c_reg[0] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!c_reg[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~0 .extended_lut = "off";
defparam \c_out~0 .lut_mask = 64'h0000555500005555;
defparam \c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( \Add1~13_sumout  & ( !\Add1~9_sumout  & ( (\state_reg.op~q  & (!\process_1~0_combout  & (\Selector50~0_combout  & \Selector50~1_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\process_1~0_combout ),
	.datac(!\Selector50~0_combout ),
	.datad(!\Selector50~1_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h0000000400000000;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \c_reg[1]~1 (
// Equation(s):
// \c_reg[1]~1_combout  = ( c_reg[1] & ( \Selector49~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[1] & ( \Selector49~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[1] & ( !\Selector49~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[1] & ( !\Selector49~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[1]),
	.dataf(!\Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[1]~1 .extended_lut = "off";
defparam \c_reg[1]~1 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \c_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[1] .is_wysiwyg = "true";
defparam \c_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \c_out~1 (
// Equation(s):
// \c_out~1_combout  = ( c_reg[1] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~1 .extended_lut = "off";
defparam \c_out~1 .lut_mask = 64'h0000000055555555;
defparam \c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( !\Add1~5_sumout  & ( \Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h00FF00FF00000000;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( \Selector50~1_combout  & ( \Selector48~0_combout  & ( (!\Add1~9_sumout  & (!\Add1~13_sumout  & (!\process_1~0_combout  & \state_reg.op~q ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\process_1~0_combout ),
	.datad(!\state_reg.op~q ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0000000000000080;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \c_reg[2]~2 (
// Equation(s):
// \c_reg[2]~2_combout  = ( c_reg[2] & ( \Selector48~1_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout )) ) ) ) # ( !c_reg[2] & ( \Selector48~1_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & 
// !\LessThan0~0_combout )) ) ) ) # ( c_reg[2] & ( !\Selector48~1_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !c_reg[2] & ( !\Selector48~1_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!c_reg[2]),
	.dataf(!\Selector48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[2]~2 .extended_lut = "off";
defparam \c_reg[2]~2 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \c_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[2] .is_wysiwyg = "true";
defparam \c_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \c_out~2 (
// Equation(s):
// \c_out~2_combout  = ( c_reg[2] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_reg.done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~2 .extended_lut = "off";
defparam \c_out~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \Selector50~1_combout  & ( \Selector48~0_combout  & ( (\Add1~13_sumout  & (!\process_1~0_combout  & (!\Add1~9_sumout  & \state_reg.op~q ))) ) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\state_reg.op~q ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h0000000000000040;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \c_reg[3]~3 (
// Equation(s):
// \c_reg[3]~3_combout  = ( c_reg[3] & ( \Selector47~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout )) ) ) ) # ( !c_reg[3] & ( \Selector47~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & 
// !\LessThan0~0_combout )) ) ) ) # ( c_reg[3] & ( !\Selector47~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !c_reg[3] & ( !\Selector47~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!c_reg[3]),
	.dataf(!\Selector47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[3]~3 .extended_lut = "off";
defparam \c_reg[3]~3 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \c_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[3] .is_wysiwyg = "true";
defparam \c_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \c_out~3 (
// Equation(s):
// \c_out~3_combout  = ( c_reg[3] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~3 .extended_lut = "off";
defparam \c_out~3 .lut_mask = 64'h0000000055555555;
defparam \c_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N57
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( \Add1~5_sumout  & ( !\Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N6
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( !\Add1~13_sumout  & ( \Selector50~1_combout  & ( (\state_reg.op~q  & (!\process_1~0_combout  & (!\Add1~9_sumout  & \Selector46~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\process_1~0_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Selector46~0_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0000000000400000;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N3
cyclonev_lcell_comb \c_reg[4]~4 (
// Equation(s):
// \c_reg[4]~4_combout  = ( c_reg[4] & ( \Selector46~1_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q )) ) ) ) # ( !c_reg[4] & ( \Selector46~1_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & 
// \state_reg.op~q )) ) ) ) # ( c_reg[4] & ( !\Selector46~1_combout  & ( (!\Selector50~3_combout ) # ((!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q ))) ) ) ) # ( !c_reg[4] & ( !\Selector46~1_combout  & ( (!\LessThan0~18_combout  & 
// (!\LessThan0~0_combout  & (\Selector50~3_combout  & \state_reg.op~q ))) ) ) )

	.dataa(!\LessThan0~18_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\Selector50~3_combout ),
	.datad(!\state_reg.op~q ),
	.datae(!c_reg[4]),
	.dataf(!\Selector46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[4]~4 .extended_lut = "off";
defparam \c_reg[4]~4 .lut_mask = 64'h0008F0F800880088;
defparam \c_reg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N4
dffeas \c_reg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[4] .is_wysiwyg = "true";
defparam \c_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \c_out~4 (
// Equation(s):
// \c_out~4_combout  = ( c_reg[4] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~4 .extended_lut = "off";
defparam \c_out~4 .lut_mask = 64'h0000000033333333;
defparam \c_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N48
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( !\Add1~9_sumout  & ( \Add1~13_sumout  & ( (\state_reg.op~q  & (\Selector46~0_combout  & (!\process_1~0_combout  & \Selector50~1_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector46~0_combout ),
	.datac(!\process_1~0_combout ),
	.datad(!\Selector50~1_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h0000000000100000;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N24
cyclonev_lcell_comb \c_reg[5]~5 (
// Equation(s):
// \c_reg[5]~5_combout  = ( c_reg[5] & ( \Selector45~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q )) ) ) ) # ( !c_reg[5] & ( \Selector45~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & 
// \state_reg.op~q )) ) ) ) # ( c_reg[5] & ( !\Selector45~0_combout  & ( (!\Selector50~3_combout ) # ((!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q ))) ) ) ) # ( !c_reg[5] & ( !\Selector45~0_combout  & ( (!\LessThan0~18_combout  & 
// (!\LessThan0~0_combout  & (\state_reg.op~q  & \Selector50~3_combout ))) ) ) )

	.dataa(!\LessThan0~18_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\state_reg.op~q ),
	.datad(!\Selector50~3_combout ),
	.datae(!c_reg[5]),
	.dataf(!\Selector45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[5]~5 .extended_lut = "off";
defparam \c_reg[5]~5 .lut_mask = 64'h0008FF0808080808;
defparam \c_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \c_reg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[5] .is_wysiwyg = "true";
defparam \c_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N39
cyclonev_lcell_comb \c_out~5 (
// Equation(s):
// \c_out~5_combout  = ( c_reg[5] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~5 .extended_lut = "off";
defparam \c_out~5 .lut_mask = 64'h0000000055555555;
defparam \c_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \Add1~5_sumout  & ( \Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( !\Add1~13_sumout  & ( \Selector44~0_combout  & ( (\state_reg.op~q  & (\Selector50~1_combout  & (!\process_1~0_combout  & !\Add1~9_sumout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~1_combout ),
	.datac(!\process_1~0_combout ),
	.datad(!\Add1~9_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h0000000010000000;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \c_reg[6]~6 (
// Equation(s):
// \c_reg[6]~6_combout  = ( c_reg[6] & ( \Selector44~1_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[6] & ( \Selector44~1_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[6] & ( !\Selector44~1_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[6] & ( !\Selector44~1_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[6]),
	.dataf(!\Selector44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[6]~6 .extended_lut = "off";
defparam \c_reg[6]~6 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \c_reg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[6] .is_wysiwyg = "true";
defparam \c_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \c_out~6 (
// Equation(s):
// \c_out~6_combout  = ( c_reg[6] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~6 .extended_lut = "off";
defparam \c_out~6 .lut_mask = 64'h0000000033333333;
defparam \c_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \Selector50~1_combout  & ( \Selector44~0_combout  & ( (\Add1~13_sumout  & (!\process_1~0_combout  & (\state_reg.op~q  & !\Add1~9_sumout ))) ) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\state_reg.op~q ),
	.datad(!\Add1~9_sumout ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0000000000000400;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \c_reg[7]~7 (
// Equation(s):
// \c_reg[7]~7_combout  = ( c_reg[7] & ( \Selector43~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout )) ) ) ) # ( !c_reg[7] & ( \Selector43~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & 
// !\LessThan0~0_combout )) ) ) ) # ( c_reg[7] & ( !\Selector43~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !c_reg[7] & ( !\Selector43~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!c_reg[7]),
	.dataf(!\Selector43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[7]~7 .extended_lut = "off";
defparam \c_reg[7]~7 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \c_reg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[7] .is_wysiwyg = "true";
defparam \c_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \c_out~7 (
// Equation(s):
// \c_out~7_combout  = ( c_reg[7] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_reg.done~q ),
	.datad(gnd),
	.datae(!c_reg[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~7 .extended_lut = "off";
defparam \c_out~7 .lut_mask = 64'h00000F0F00000F0F;
defparam \c_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \Add1~9_sumout  & ( !\Add1~13_sumout  & ( (\state_reg.op~q  & (!\process_1~0_combout  & (\Selector50~1_combout  & \Selector50~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\process_1~0_combout ),
	.datac(!\Selector50~1_combout ),
	.datad(!\Selector50~0_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h0000000400000000;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \c_reg[8]~8 (
// Equation(s):
// \c_reg[8]~8_combout  = ( c_reg[8] & ( \Selector42~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout )) ) ) ) # ( !c_reg[8] & ( \Selector42~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & 
// !\LessThan0~0_combout )) ) ) ) # ( c_reg[8] & ( !\Selector42~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !c_reg[8] & ( !\Selector42~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!c_reg[8]),
	.dataf(!\Selector42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[8]~8 .extended_lut = "off";
defparam \c_reg[8]~8 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \c_reg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[8] .is_wysiwyg = "true";
defparam \c_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \c_out~8 (
// Equation(s):
// \c_out~8_combout  = ( \state_reg.done~q  & ( c_reg[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state_reg.done~q ),
	.dataf(!c_reg[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~8 .extended_lut = "off";
defparam \c_out~8 .lut_mask = 64'h000000000000FFFF;
defparam \c_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \Selector50~0_combout  & ( \Selector50~1_combout  & ( (\Add1~9_sumout  & (!\process_1~0_combout  & (\state_reg.op~q  & \Add1~13_sumout ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\state_reg.op~q ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Selector50~0_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h0000000000000004;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \c_reg[9]~9 (
// Equation(s):
// \c_reg[9]~9_combout  = ( c_reg[9] & ( \Selector41~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout )) ) ) ) # ( !c_reg[9] & ( \Selector41~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~18_combout  & 
// !\LessThan0~0_combout )) ) ) ) # ( c_reg[9] & ( !\Selector41~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) ) # ( !c_reg[9] & ( !\Selector41~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~18_combout  & !\LessThan0~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!c_reg[9]),
	.dataf(!\Selector41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[9]~9 .extended_lut = "off";
defparam \c_reg[9]~9 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N16
dffeas \c_reg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[9] .is_wysiwyg = "true";
defparam \c_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \c_out~9 (
// Equation(s):
// \c_out~9_combout  = ( c_reg[9] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~9 .extended_lut = "off";
defparam \c_out~9 .lut_mask = 64'h0000000055555555;
defparam \c_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \Selector50~1_combout  & ( \Selector48~0_combout  & ( (!\Add1~13_sumout  & (!\process_1~0_combout  & (\state_reg.op~q  & \Add1~9_sumout ))) ) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\state_reg.op~q ),
	.datad(!\Add1~9_sumout ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h0000000000000008;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \c_reg[10]~10 (
// Equation(s):
// \c_reg[10]~10_combout  = ( c_reg[10] & ( \Selector40~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[10] & ( \Selector40~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[10] & ( !\Selector40~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[10] & ( !\Selector40~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[10]),
	.dataf(!\Selector40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[10]~10 .extended_lut = "off";
defparam \c_reg[10]~10 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \c_reg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[10] .is_wysiwyg = "true";
defparam \c_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \c_out~10 (
// Equation(s):
// \c_out~10_combout  = ( c_reg[10] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state_reg.done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~10 .extended_lut = "off";
defparam \c_out~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \c_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \Selector50~1_combout  & ( \Selector48~0_combout  & ( (\Add1~9_sumout  & (!\process_1~0_combout  & (\Add1~13_sumout  & \state_reg.op~q ))) ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\state_reg.op~q ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h0000000000000004;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \c_reg[11]~11 (
// Equation(s):
// \c_reg[11]~11_combout  = ( c_reg[11] & ( \Selector39~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[11] & ( \Selector39~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[11] & ( !\Selector39~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[11] & ( !\Selector39~0_combout  & ( (\state_reg.op~q  & 
// (\Selector50~3_combout  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector50~3_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[11]),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[11]~11 .extended_lut = "off";
defparam \c_reg[11]~11 .lut_mask = 64'h1000DCCC50005000;
defparam \c_reg[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \c_reg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[11] .is_wysiwyg = "true";
defparam \c_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \c_out~11 (
// Equation(s):
// \c_out~11_combout  = ( c_reg[11] & ( \state_reg.done~q  ) )

	.dataa(!\state_reg.done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~11 .extended_lut = "off";
defparam \c_out~11 .lut_mask = 64'h0000000055555555;
defparam \c_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( !\Add1~13_sumout  & ( \Add1~9_sumout  & ( (\state_reg.op~q  & (\Selector46~0_combout  & (\Selector50~1_combout  & !\process_1~0_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector50~1_combout ),
	.datad(!\process_1~0_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h0000000001000000;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N27
cyclonev_lcell_comb \c_reg[12]~12 (
// Equation(s):
// \c_reg[12]~12_combout  = ( c_reg[12] & ( \Selector38~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q )) ) ) ) # ( !c_reg[12] & ( \Selector38~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & 
// \state_reg.op~q )) ) ) ) # ( c_reg[12] & ( !\Selector38~0_combout  & ( (!\Selector50~3_combout ) # ((!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q ))) ) ) ) # ( !c_reg[12] & ( !\Selector38~0_combout  & ( (!\LessThan0~18_combout  & 
// (!\LessThan0~0_combout  & (\Selector50~3_combout  & \state_reg.op~q ))) ) ) )

	.dataa(!\LessThan0~18_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\Selector50~3_combout ),
	.datad(!\state_reg.op~q ),
	.datae(!c_reg[12]),
	.dataf(!\Selector38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[12]~12 .extended_lut = "off";
defparam \c_reg[12]~12 .lut_mask = 64'h0008F0F800880088;
defparam \c_reg[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N29
dffeas \c_reg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[12] .is_wysiwyg = "true";
defparam \c_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N54
cyclonev_lcell_comb \c_out~12 (
// Equation(s):
// \c_out~12_combout  = (\state_reg.done~q  & c_reg[12])

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(!c_reg[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~12 .extended_lut = "off";
defparam \c_out~12 .lut_mask = 64'h0303030303030303;
defparam \c_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N15
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \Selector46~0_combout  & ( \Selector50~1_combout  & ( (\state_reg.op~q  & (\Add1~13_sumout  & (!\process_1~0_combout  & \Add1~9_sumout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\Add1~13_sumout ),
	.datac(!\process_1~0_combout ),
	.datad(!\Add1~9_sumout ),
	.datae(!\Selector46~0_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0000000000000010;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \c_reg[13]~13 (
// Equation(s):
// \c_reg[13]~13_combout  = ( c_reg[13] & ( \Selector37~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[13] & ( \Selector37~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[13] & ( !\Selector37~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[13] & ( !\Selector37~0_combout  & ( (\state_reg.op~q  & 
// (!\LessThan0~0_combout  & (!\LessThan0~18_combout  & \Selector50~3_combout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\LessThan0~18_combout ),
	.datad(!\Selector50~3_combout ),
	.datae(!c_reg[13]),
	.dataf(!\Selector37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[13]~13 .extended_lut = "off";
defparam \c_reg[13]~13 .lut_mask = 64'h0040FF4040404040;
defparam \c_reg[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \c_reg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[13] .is_wysiwyg = "true";
defparam \c_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \c_out~13 (
// Equation(s):
// \c_out~13_combout  = ( c_reg[13] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~13 .extended_lut = "off";
defparam \c_out~13 .lut_mask = 64'h0000000033333333;
defparam \c_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \Selector50~1_combout  & ( \Selector44~0_combout  & ( (!\Add1~13_sumout  & (!\process_1~0_combout  & (\Add1~9_sumout  & \state_reg.op~q ))) ) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\process_1~0_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\state_reg.op~q ),
	.datae(!\Selector50~1_combout ),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0000000000000008;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \c_reg[14]~14 (
// Equation(s):
// \c_reg[14]~14_combout  = ( c_reg[14] & ( \Selector36~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout )) ) ) ) # ( !c_reg[14] & ( \Selector36~0_combout  & ( (\state_reg.op~q  & (!\LessThan0~0_combout  & 
// !\LessThan0~18_combout )) ) ) ) # ( c_reg[14] & ( !\Selector36~0_combout  & ( (!\Selector50~3_combout ) # ((\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) ) # ( !c_reg[14] & ( !\Selector36~0_combout  & ( (\Selector50~3_combout 
//  & (\state_reg.op~q  & (!\LessThan0~0_combout  & !\LessThan0~18_combout ))) ) ) )

	.dataa(!\Selector50~3_combout ),
	.datab(!\state_reg.op~q ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(!c_reg[14]),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[14]~14 .extended_lut = "off";
defparam \c_reg[14]~14 .lut_mask = 64'h1000BAAA30003000;
defparam \c_reg[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \c_reg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[14] .is_wysiwyg = "true";
defparam \c_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \c_out~14 (
// Equation(s):
// \c_out~14_combout  = ( c_reg[14] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~14 .extended_lut = "off";
defparam \c_out~14 .lut_mask = 64'h0000000033333333;
defparam \c_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N30
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \Selector44~0_combout  & ( \Selector50~1_combout  & ( (\state_reg.op~q  & (!\process_1~0_combout  & (\Add1~9_sumout  & \Add1~13_sumout ))) ) ) )

	.dataa(!\state_reg.op~q ),
	.datab(!\process_1~0_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Selector44~0_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h0000000000000004;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N0
cyclonev_lcell_comb \c_reg[15]~15 (
// Equation(s):
// \c_reg[15]~15_combout  = ( c_reg[15] & ( \Selector35~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q )) ) ) ) # ( !c_reg[15] & ( \Selector35~0_combout  & ( (!\LessThan0~18_combout  & (!\LessThan0~0_combout  & 
// \state_reg.op~q )) ) ) ) # ( c_reg[15] & ( !\Selector35~0_combout  & ( (!\Selector50~3_combout ) # ((!\LessThan0~18_combout  & (!\LessThan0~0_combout  & \state_reg.op~q ))) ) ) ) # ( !c_reg[15] & ( !\Selector35~0_combout  & ( (!\LessThan0~18_combout  & 
// (!\LessThan0~0_combout  & (\state_reg.op~q  & \Selector50~3_combout ))) ) ) )

	.dataa(!\LessThan0~18_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\state_reg.op~q ),
	.datad(!\Selector50~3_combout ),
	.datae(!c_reg[15]),
	.dataf(!\Selector35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_reg[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_reg[15]~15 .extended_lut = "off";
defparam \c_reg[15]~15 .lut_mask = 64'h0008FF0808080808;
defparam \c_reg[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N1
dffeas \c_reg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\c_reg[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(c_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \c_reg[15] .is_wysiwyg = "true";
defparam \c_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \c_out~15 (
// Equation(s):
// \c_out~15_combout  = ( c_reg[15] & ( \state_reg.done~q  ) )

	.dataa(gnd),
	.datab(!\state_reg.done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!c_reg[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c_out~15 .extended_lut = "off";
defparam \c_out~15 .lut_mask = 64'h0000000033333333;
defparam \c_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \aa[7]~input_o  & ( (\b[7]~input_o  & (!\b[6]~input_o  $ (\aa[6]~input_o ))) ) ) # ( !\aa[7]~input_o  & ( (!\b[7]~input_o  & (!\b[6]~input_o  $ (\aa[6]~input_o ))) ) )

	.dataa(!\b[7]~input_o ),
	.datab(gnd),
	.datac(!\b[6]~input_o ),
	.datad(!\aa[6]~input_o ),
	.datae(gnd),
	.dataf(!\aa[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \LessThan1~2_combout  & ( (!\b[5]~input_o  & (!\aa[5]~input_o  & (!\b[4]~input_o  $ (\aa[4]~input_o )))) # (\b[5]~input_o  & (\aa[5]~input_o  & (!\b[4]~input_o  $ (\aa[4]~input_o )))) ) )

	.dataa(!\b[5]~input_o ),
	.datab(!\b[4]~input_o ),
	.datac(!\aa[5]~input_o ),
	.datad(!\aa[4]~input_o ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000084218421;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \aa[12]~input_o  & ( \b[12]~input_o  & ( (!\aa[14]~input_o  & (((\b[13]~input_o  & !\aa[13]~input_o )) # (\b[14]~input_o ))) # (\aa[14]~input_o  & (\b[13]~input_o  & (\b[14]~input_o  & !\aa[13]~input_o ))) ) ) ) # ( 
// !\aa[12]~input_o  & ( \b[12]~input_o  & ( (!\aa[14]~input_o  & (((!\aa[13]~input_o ) # (\b[14]~input_o )) # (\b[13]~input_o ))) # (\aa[14]~input_o  & (\b[14]~input_o  & ((!\aa[13]~input_o ) # (\b[13]~input_o )))) ) ) ) # ( \aa[12]~input_o  & ( 
// !\b[12]~input_o  & ( (!\aa[14]~input_o  & (((\b[13]~input_o  & !\aa[13]~input_o )) # (\b[14]~input_o ))) # (\aa[14]~input_o  & (\b[13]~input_o  & (\b[14]~input_o  & !\aa[13]~input_o ))) ) ) ) # ( !\aa[12]~input_o  & ( !\b[12]~input_o  & ( 
// (!\aa[14]~input_o  & (((\b[13]~input_o  & !\aa[13]~input_o )) # (\b[14]~input_o ))) # (\aa[14]~input_o  & (\b[13]~input_o  & (\b[14]~input_o  & !\aa[13]~input_o ))) ) ) )

	.dataa(!\aa[14]~input_o ),
	.datab(!\b[13]~input_o ),
	.datac(!\b[14]~input_o ),
	.datad(!\aa[13]~input_o ),
	.datae(!\aa[12]~input_o ),
	.dataf(!\b[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h2B0A2B0AAF2B2B0A;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \aa[14]~input_o  & ( \b[13]~input_o  & ( (\b[14]~input_o  & (\aa[13]~input_o  & (!\aa[12]~input_o  $ (\b[12]~input_o )))) ) ) ) # ( !\aa[14]~input_o  & ( \b[13]~input_o  & ( (!\b[14]~input_o  & (\aa[13]~input_o  & 
// (!\aa[12]~input_o  $ (\b[12]~input_o )))) ) ) ) # ( \aa[14]~input_o  & ( !\b[13]~input_o  & ( (\b[14]~input_o  & (!\aa[13]~input_o  & (!\aa[12]~input_o  $ (\b[12]~input_o )))) ) ) ) # ( !\aa[14]~input_o  & ( !\b[13]~input_o  & ( (!\b[14]~input_o  & 
// (!\aa[13]~input_o  & (!\aa[12]~input_o  $ (\b[12]~input_o )))) ) ) )

	.dataa(!\aa[12]~input_o ),
	.datab(!\b[14]~input_o ),
	.datac(!\aa[13]~input_o ),
	.datad(!\b[12]~input_o ),
	.datae(!\aa[14]~input_o ),
	.dataf(!\b[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h8040201008040201;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \aa[10]~input_o  & ( \b[10]~input_o  & ( (!\LessThan1~11_combout  & ((!\b[11]~input_o ) # ((!\LessThan1~6_combout ) # (\aa[11]~input_o )))) ) ) ) # ( !\aa[10]~input_o  & ( \b[10]~input_o  & ( (!\LessThan1~11_combout  & 
// ((!\LessThan1~6_combout ) # ((!\b[11]~input_o  & \aa[11]~input_o )))) ) ) ) # ( \aa[10]~input_o  & ( !\b[10]~input_o  & ( (!\LessThan1~11_combout  & ((!\b[11]~input_o ) # ((!\LessThan1~6_combout ) # (\aa[11]~input_o )))) ) ) ) # ( !\aa[10]~input_o  & ( 
// !\b[10]~input_o  & ( (!\LessThan1~11_combout  & ((!\b[11]~input_o ) # ((!\LessThan1~6_combout ) # (\aa[11]~input_o )))) ) ) )

	.dataa(!\b[11]~input_o ),
	.datab(!\LessThan1~11_combout ),
	.datac(!\LessThan1~6_combout ),
	.datad(!\aa[11]~input_o ),
	.datae(!\aa[10]~input_o ),
	.dataf(!\b[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'hC8CCC8CCC0C8C8CC;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \aa[0]~input_o  & ( (\b[1]~input_o  & !\aa[1]~input_o ) ) ) # ( !\aa[0]~input_o  & ( (!\b[1]~input_o  & (\b[0]~input_o  & !\aa[1]~input_o )) # (\b[1]~input_o  & ((!\aa[1]~input_o ) # (\b[0]~input_o ))) ) )

	.dataa(!\b[1]~input_o ),
	.datab(!\b[0]~input_o ),
	.datac(gnd),
	.datad(!\aa[1]~input_o ),
	.datae(gnd),
	.dataf(!\aa[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h7711771155005500;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \LessThan1~0_combout  & ( (!\b[3]~input_o  & (!\aa[3]~input_o  & ((!\aa[2]~input_o ) # (\b[2]~input_o )))) # (\b[3]~input_o  & (((!\aa[3]~input_o ) # (!\aa[2]~input_o )) # (\b[2]~input_o ))) ) ) # ( !\LessThan1~0_combout  & ( 
// (!\b[3]~input_o  & (\b[2]~input_o  & (!\aa[3]~input_o  & !\aa[2]~input_o ))) # (\b[3]~input_o  & ((!\aa[3]~input_o ) # ((\b[2]~input_o  & !\aa[2]~input_o )))) ) )

	.dataa(!\b[3]~input_o ),
	.datab(!\b[2]~input_o ),
	.datac(!\aa[3]~input_o ),
	.datad(!\aa[2]~input_o ),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h71507150F571F571;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \b[11]~input_o  & ( !\aa[11]~input_o  ) ) # ( !\b[11]~input_o  & ( \aa[11]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aa[11]~input_o ),
	.datae(gnd),
	.dataf(!\b[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = (!\aa[8]~input_o  & \b[8]~input_o )

	.dataa(gnd),
	.datab(!\aa[8]~input_o ),
	.datac(!\b[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \b[10]~input_o  & ( !\aa[10]~input_o  ) ) # ( !\b[10]~input_o  & ( \aa[10]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aa[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \aa[9]~input_o  & ( \b[9]~input_o  & ( (!\LessThan1~7_combout  & (\LessThan1~13_combout  & (\LessThan1~6_combout  & !\LessThan1~8_combout ))) ) ) ) # ( !\aa[9]~input_o  & ( \b[9]~input_o  & ( (!\LessThan1~7_combout  & 
// (\LessThan1~6_combout  & !\LessThan1~8_combout )) ) ) ) # ( !\aa[9]~input_o  & ( !\b[9]~input_o  & ( (!\LessThan1~7_combout  & (\LessThan1~13_combout  & (\LessThan1~6_combout  & !\LessThan1~8_combout ))) ) ) )

	.dataa(!\LessThan1~7_combout ),
	.datab(!\LessThan1~13_combout ),
	.datac(!\LessThan1~6_combout ),
	.datad(!\LessThan1~8_combout ),
	.datae(!\aa[9]~input_o ),
	.dataf(!\b[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h020000000A000200;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = !\b[8]~input_o  $ (!\aa[8]~input_o )

	.dataa(!\b[8]~input_o ),
	.datab(gnd),
	.datac(!\aa[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \aa[9]~input_o  & ( \b[9]~input_o  & ( (!\LessThan1~7_combout  & (!\LessThan1~9_combout  & (\LessThan1~6_combout  & !\LessThan1~8_combout ))) ) ) ) # ( !\aa[9]~input_o  & ( !\b[9]~input_o  & ( (!\LessThan1~7_combout  & 
// (!\LessThan1~9_combout  & (\LessThan1~6_combout  & !\LessThan1~8_combout ))) ) ) )

	.dataa(!\LessThan1~7_combout ),
	.datab(!\LessThan1~9_combout ),
	.datac(!\LessThan1~6_combout ),
	.datad(!\LessThan1~8_combout ),
	.datae(!\aa[9]~input_o ),
	.dataf(!\b[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h0800000000000800;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \aa[7]~input_o  & ( (!\aa[6]~input_o  & (\b[6]~input_o  & \b[7]~input_o )) ) ) # ( !\aa[7]~input_o  & ( ((!\aa[6]~input_o  & \b[6]~input_o )) # (\b[7]~input_o ) ) )

	.dataa(!\aa[6]~input_o ),
	.datab(!\b[6]~input_o ),
	.datac(!\b[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aa[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h2F2F2F2F02020202;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \aa[5]~input_o  & ( \aa[4]~input_o  & ( !\LessThan1~4_combout  ) ) ) # ( !\aa[5]~input_o  & ( \aa[4]~input_o  & ( (!\LessThan1~4_combout  & ((!\LessThan1~2_combout ) # (!\b[5]~input_o ))) ) ) ) # ( \aa[5]~input_o  & ( 
// !\aa[4]~input_o  & ( (!\LessThan1~4_combout  & ((!\b[4]~input_o ) # ((!\LessThan1~2_combout ) # (!\b[5]~input_o )))) ) ) ) # ( !\aa[5]~input_o  & ( !\aa[4]~input_o  & ( (!\LessThan1~4_combout  & ((!\LessThan1~2_combout ) # ((!\b[4]~input_o  & 
// !\b[5]~input_o )))) ) ) )

	.dataa(!\LessThan1~4_combout ),
	.datab(!\b[4]~input_o ),
	.datac(!\LessThan1~2_combout ),
	.datad(!\b[5]~input_o ),
	.datae(!\aa[5]~input_o ),
	.dataf(!\aa[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'hA8A0AAA8AAA0AAAA;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \LessThan1~10_combout  & ( \LessThan1~5_combout  & ( (\LessThan1~12_combout  & (!\LessThan1~14_combout  & ((!\LessThan1~3_combout ) # (!\LessThan1~1_combout )))) ) ) ) # ( !\LessThan1~10_combout  & ( \LessThan1~5_combout  & ( 
// (\LessThan1~12_combout  & !\LessThan1~14_combout ) ) ) ) # ( !\LessThan1~10_combout  & ( !\LessThan1~5_combout  & ( (\LessThan1~12_combout  & !\LessThan1~14_combout ) ) ) )

	.dataa(!\LessThan1~3_combout ),
	.datab(!\LessThan1~12_combout ),
	.datac(!\LessThan1~1_combout ),
	.datad(!\LessThan1~14_combout ),
	.datae(!\LessThan1~10_combout ),
	.dataf(!\LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h3300000033003200;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \resto_out~0 (
// Equation(s):
// \resto_out~0_combout  = ( \aa[0]~input_o  & ( a_reg[17] & ( \state_reg.done~q  ) ) ) # ( !\aa[0]~input_o  & ( a_reg[17] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\aa[15]~input_o ) # (\LessThan1~15_combout ))) # (\b[15]~input_o  & 
// (\LessThan1~15_combout  & \aa[15]~input_o )))) ) ) ) # ( \aa[0]~input_o  & ( !a_reg[17] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\LessThan1~15_combout  & !\aa[15]~input_o )) # (\b[15]~input_o  & ((!\LessThan1~15_combout ) # (!\aa[15]~input_o ))))) 
// ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\aa[15]~input_o ),
	.datae(!\aa[0]~input_o ),
	.dataf(!a_reg[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~0 .extended_lut = "off";
defparam \resto_out~0 .lut_mask = 64'h0000311002233333;
defparam \resto_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N27
cyclonev_lcell_comb \resto_out~1 (
// Equation(s):
// \resto_out~1_combout  = ( \aa[1]~input_o  & ( a_reg[18] & ( \state_reg.done~q  ) ) ) # ( !\aa[1]~input_o  & ( a_reg[18] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & (\aa[15]~input_o  
// & \LessThan1~15_combout )))) ) ) ) # ( \aa[1]~input_o  & ( !a_reg[18] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout ))))) ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\aa[15]~input_o ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[1]~input_o ),
	.dataf(!a_reg[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~1 .extended_lut = "off";
defparam \resto_out~1 .lut_mask = 64'h0000311002233333;
defparam \resto_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \resto_out~2 (
// Equation(s):
// \resto_out~2_combout  = ( \aa[2]~input_o  & ( a_reg[19] & ( \state_reg.done~q  ) ) ) # ( !\aa[2]~input_o  & ( a_reg[19] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\aa[15]~input_o ) # (\LessThan1~15_combout ))) # (\b[15]~input_o  & 
// (\LessThan1~15_combout  & \aa[15]~input_o )))) ) ) ) # ( \aa[2]~input_o  & ( !a_reg[19] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\LessThan1~15_combout  & !\aa[15]~input_o )) # (\b[15]~input_o  & ((!\LessThan1~15_combout ) # (!\aa[15]~input_o ))))) 
// ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\aa[15]~input_o ),
	.datae(!\aa[2]~input_o ),
	.dataf(!a_reg[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~2 .extended_lut = "off";
defparam \resto_out~2 .lut_mask = 64'h0000311002233333;
defparam \resto_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N21
cyclonev_lcell_comb \resto_out~3 (
// Equation(s):
// \resto_out~3_combout  = ( \aa[3]~input_o  & ( a_reg[20] & ( \state_reg.done~q  ) ) ) # ( !\aa[3]~input_o  & ( a_reg[20] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & (\aa[15]~input_o  
// & \LessThan1~15_combout )))) ) ) ) # ( \aa[3]~input_o  & ( !a_reg[20] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout ))))) ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\aa[15]~input_o ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[3]~input_o ),
	.dataf(!a_reg[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~3 .extended_lut = "off";
defparam \resto_out~3 .lut_mask = 64'h0000311002233333;
defparam \resto_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \resto_out~4 (
// Equation(s):
// \resto_out~4_combout  = ( \aa[4]~input_o  & ( a_reg[21] & ( \state_reg.done~q  ) ) ) # ( !\aa[4]~input_o  & ( a_reg[21] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\aa[15]~input_o ) # (\LessThan1~15_combout ))) # (\b[15]~input_o  & 
// (\LessThan1~15_combout  & \aa[15]~input_o )))) ) ) ) # ( \aa[4]~input_o  & ( !a_reg[21] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\LessThan1~15_combout  & !\aa[15]~input_o )) # (\b[15]~input_o  & ((!\LessThan1~15_combout ) # (!\aa[15]~input_o ))))) 
// ) ) )

	.dataa(!\state_reg.done~q ),
	.datab(!\b[15]~input_o ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\aa[15]~input_o ),
	.datae(!\aa[4]~input_o ),
	.dataf(!a_reg[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~4 .extended_lut = "off";
defparam \resto_out~4 .lut_mask = 64'h0000511004455555;
defparam \resto_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N57
cyclonev_lcell_comb \resto_out~5 (
// Equation(s):
// \resto_out~5_combout  = ( \aa[5]~input_o  & ( a_reg[22] & ( \state_reg.done~q  ) ) ) # ( !\aa[5]~input_o  & ( a_reg[22] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & (\aa[15]~input_o  
// & \LessThan1~15_combout )))) ) ) ) # ( \aa[5]~input_o  & ( !a_reg[22] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout ))))) ) ) )

	.dataa(!\state_reg.done~q ),
	.datab(!\b[15]~input_o ),
	.datac(!\aa[15]~input_o ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[5]~input_o ),
	.dataf(!a_reg[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~5 .extended_lut = "off";
defparam \resto_out~5 .lut_mask = 64'h0000511004455555;
defparam \resto_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \resto_out~6 (
// Equation(s):
// \resto_out~6_combout  = ( \aa[6]~input_o  & ( a_reg[23] & ( \state_reg.done~q  ) ) ) # ( !\aa[6]~input_o  & ( a_reg[23] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\aa[15]~input_o ) # (\LessThan1~15_combout ))) # (\b[15]~input_o  & 
// (\LessThan1~15_combout  & \aa[15]~input_o )))) ) ) ) # ( \aa[6]~input_o  & ( !a_reg[23] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\LessThan1~15_combout  & !\aa[15]~input_o )) # (\b[15]~input_o  & ((!\LessThan1~15_combout ) # (!\aa[15]~input_o ))))) 
// ) ) )

	.dataa(!\state_reg.done~q ),
	.datab(!\b[15]~input_o ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\aa[15]~input_o ),
	.datae(!\aa[6]~input_o ),
	.dataf(!a_reg[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~6 .extended_lut = "off";
defparam \resto_out~6 .lut_mask = 64'h0000511004455555;
defparam \resto_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \resto_out~7 (
// Equation(s):
// \resto_out~7_combout  = ( \aa[7]~input_o  & ( a_reg[24] & ( \state_reg.done~q  ) ) ) # ( !\aa[7]~input_o  & ( a_reg[24] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & (\aa[15]~input_o  
// & \LessThan1~15_combout )))) ) ) ) # ( \aa[7]~input_o  & ( !a_reg[24] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout ))))) ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\aa[15]~input_o ),
	.datac(!\state_reg.done~q ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[7]~input_o ),
	.dataf(!a_reg[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~7 .extended_lut = "off";
defparam \resto_out~7 .lut_mask = 64'h00000D04020B0F0F;
defparam \resto_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N24
cyclonev_lcell_comb \resto_out~8 (
// Equation(s):
// \resto_out~8_combout  = ( \aa[8]~input_o  & ( a_reg[25] & ( \state_reg.done~q  ) ) ) # ( !\aa[8]~input_o  & ( a_reg[25] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & (\LessThan1~15_combout  & !\b[15]~input_o )) # (\aa[15]~input_o  & ((!\b[15]~input_o ) 
// # (\LessThan1~15_combout ))))) ) ) ) # ( \aa[8]~input_o  & ( !a_reg[25] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & ((!\LessThan1~15_combout ) # (\b[15]~input_o ))) # (\aa[15]~input_o  & (!\LessThan1~15_combout  & \b[15]~input_o )))) ) ) )

	.dataa(!\aa[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\b[15]~input_o ),
	.datae(!\aa[8]~input_o ),
	.dataf(!a_reg[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~8 .extended_lut = "off";
defparam \resto_out~8 .lut_mask = 64'h0000203213013333;
defparam \resto_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N39
cyclonev_lcell_comb \resto_out~9 (
// Equation(s):
// \resto_out~9_combout  = ( \aa[9]~input_o  & ( a_reg[26] & ( \state_reg.done~q  ) ) ) # ( !\aa[9]~input_o  & ( a_reg[26] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & (\aa[15]~input_o  
// & \LessThan1~15_combout )))) ) ) ) # ( \aa[9]~input_o  & ( !a_reg[26] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout ))))) ) ) )

	.dataa(!\b[15]~input_o ),
	.datab(!\aa[15]~input_o ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\state_reg.done~q ),
	.datae(!\aa[9]~input_o ),
	.dataf(!a_reg[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~9 .extended_lut = "off";
defparam \resto_out~9 .lut_mask = 64'h000000D4002B00FF;
defparam \resto_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \resto_out~10 (
// Equation(s):
// \resto_out~10_combout  = ( \aa[10]~input_o  & ( \aa[15]~input_o  & ( (\state_reg.done~q  & (((!\LessThan1~15_combout  & \b[15]~input_o )) # (a_reg[27]))) ) ) ) # ( !\aa[10]~input_o  & ( \aa[15]~input_o  & ( (a_reg[27] & (\state_reg.done~q  & 
// ((!\b[15]~input_o ) # (\LessThan1~15_combout )))) ) ) ) # ( \aa[10]~input_o  & ( !\aa[15]~input_o  & ( (\state_reg.done~q  & (((!\LessThan1~15_combout ) # (\b[15]~input_o )) # (a_reg[27]))) ) ) ) # ( !\aa[10]~input_o  & ( !\aa[15]~input_o  & ( (a_reg[27] 
// & (\LessThan1~15_combout  & (!\b[15]~input_o  & \state_reg.done~q ))) ) ) )

	.dataa(!a_reg[27]),
	.datab(!\LessThan1~15_combout ),
	.datac(!\b[15]~input_o ),
	.datad(!\state_reg.done~q ),
	.datae(!\aa[10]~input_o ),
	.dataf(!\aa[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~10 .extended_lut = "off";
defparam \resto_out~10 .lut_mask = 64'h001000DF0051005D;
defparam \resto_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \resto_out~11 (
// Equation(s):
// \resto_out~11_combout  = ( \aa[11]~input_o  & ( a_reg[28] & ( \state_reg.done~q  ) ) ) # ( !\aa[11]~input_o  & ( a_reg[28] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & (!\b[15]~input_o  & \LessThan1~15_combout )) # (\aa[15]~input_o  & ((!\b[15]~input_o 
// ) # (\LessThan1~15_combout ))))) ) ) ) # ( \aa[11]~input_o  & ( !a_reg[28] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & ((!\LessThan1~15_combout ) # (\b[15]~input_o ))) # (\aa[15]~input_o  & (\b[15]~input_o  & !\LessThan1~15_combout )))) ) ) )

	.dataa(!\aa[15]~input_o ),
	.datab(!\state_reg.done~q ),
	.datac(!\b[15]~input_o ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[11]~input_o ),
	.dataf(!a_reg[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~11 .extended_lut = "off";
defparam \resto_out~11 .lut_mask = 64'h0000230210313333;
defparam \resto_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \resto_out~12 (
// Equation(s):
// \resto_out~12_combout  = ( \aa[12]~input_o  & ( a_reg[29] & ( \state_reg.done~q  ) ) ) # ( !\aa[12]~input_o  & ( a_reg[29] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & (!\b[15]~input_o  & \LessThan1~15_combout )) # (\aa[15]~input_o  & ((!\b[15]~input_o 
// ) # (\LessThan1~15_combout ))))) ) ) ) # ( \aa[12]~input_o  & ( !a_reg[29] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & ((!\LessThan1~15_combout ) # (\b[15]~input_o ))) # (\aa[15]~input_o  & (\b[15]~input_o  & !\LessThan1~15_combout )))) ) ) )

	.dataa(!\aa[15]~input_o ),
	.datab(!\b[15]~input_o ),
	.datac(!\state_reg.done~q ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[12]~input_o ),
	.dataf(!a_reg[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~12 .extended_lut = "off";
defparam \resto_out~12 .lut_mask = 64'h00000B02040D0F0F;
defparam \resto_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \resto_out~13 (
// Equation(s):
// \resto_out~13_combout  = ( \aa[13]~input_o  & ( a_reg[30] & ( \state_reg.done~q  ) ) ) # ( !\aa[13]~input_o  & ( a_reg[30] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & (!\b[15]~input_o  & \LessThan1~15_combout )) # (\aa[15]~input_o  & ((!\b[15]~input_o 
// ) # (\LessThan1~15_combout ))))) ) ) ) # ( \aa[13]~input_o  & ( !a_reg[30] & ( (\state_reg.done~q  & ((!\aa[15]~input_o  & ((!\LessThan1~15_combout ) # (\b[15]~input_o ))) # (\aa[15]~input_o  & (\b[15]~input_o  & !\LessThan1~15_combout )))) ) ) )

	.dataa(!\aa[15]~input_o ),
	.datab(!\b[15]~input_o ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\state_reg.done~q ),
	.datae(!\aa[13]~input_o ),
	.dataf(!a_reg[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~13 .extended_lut = "off";
defparam \resto_out~13 .lut_mask = 64'h000000B2004D00FF;
defparam \resto_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \resto_out~14 (
// Equation(s):
// \resto_out~14_combout  = ( \aa[14]~input_o  & ( a_reg[31] & ( \state_reg.done~q  ) ) ) # ( !\aa[14]~input_o  & ( a_reg[31] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & ((\LessThan1~15_combout ) # (\aa[15]~input_o ))) # (\b[15]~input_o  & 
// (\aa[15]~input_o  & \LessThan1~15_combout )))) ) ) ) # ( \aa[14]~input_o  & ( !a_reg[31] & ( (\state_reg.done~q  & ((!\b[15]~input_o  & (!\aa[15]~input_o  & !\LessThan1~15_combout )) # (\b[15]~input_o  & ((!\aa[15]~input_o ) # (!\LessThan1~15_combout 
// ))))) ) ) )

	.dataa(!\state_reg.done~q ),
	.datab(!\b[15]~input_o ),
	.datac(!\aa[15]~input_o ),
	.datad(!\LessThan1~15_combout ),
	.datae(!\aa[14]~input_o ),
	.dataf(!a_reg[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~14 .extended_lut = "off";
defparam \resto_out~14 .lut_mask = 64'h0000511004455555;
defparam \resto_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \resto_out~15 (
// Equation(s):
// \resto_out~15_combout  = ( \b[15]~input_o  & ( !\LessThan1~15_combout  & ( (\aa[15]~input_o  & \state_reg.done~q ) ) ) )

	.dataa(gnd),
	.datab(!\aa[15]~input_o ),
	.datac(!\state_reg.done~q ),
	.datad(gnd),
	.datae(!\b[15]~input_o ),
	.dataf(!\LessThan1~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resto_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resto_out~15 .extended_lut = "off";
defparam \resto_out~15 .lut_mask = 64'h0000030300000000;
defparam \resto_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \zero_div~0 (
// Equation(s):
// \zero_div~0_combout  = ( \state_reg.done~q  & ( (\Equal0~1_combout  & (\Equal0~2_combout  & \Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\state_reg.done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\zero_div~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \zero_div~0 .extended_lut = "off";
defparam \zero_div~0 .lut_mask = 64'h0000000000030003;
defparam \zero_div~0 .shared_arith = "off";
// synopsys translate_on

endmodule
