{"Source Block": ["hdl/library/axi_adaq8092/axi_adaq8092_if.v@168:224@HdlStmIf", "  end\n\n  // data interface\n\n  generate\n    if (OUTPUT_MODE == LVDS) begin\n      for (l_inst = 0; l_inst <= 13; l_inst = l_inst + 1) begin : lvds_adc_if  // DDR LVDS INTERFACE \n        ad_data_in #(\n          .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n          .IODELAY_CTRL (0),\n          .IODELAY_GROUP (IO_DELAY_GROUP),\n          .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY),\n          .IDDR_CLK_EDGE(\"OPPOSITE_EDGE\")\n        ) i_adc_data (\n          .rx_clk (adc_clk),\n          .rx_data_in_p (lvds_adc_data_p[l_inst]),\n          .rx_data_in_n (lvds_adc_data_n[l_inst]),\n          .rx_data_p (lvds_adc_data_p_s[l_inst]),\n          .rx_data_n (lvds_adc_data_n_s[l_inst]),\n          .up_clk (up_clk),\n          .up_dld (up_dld[l_inst]),\n          .up_dwdata (up_dwdata[((l_inst*5)+4):(l_inst*5)]),\n          .up_drdata (up_drdata[((l_inst*5)+4):(l_inst*5)]),\n          .delay_clk (delay_clk),\n          .delay_rst (delay_rst),\n          .delay_locked ());\n      end          \n    end else if (OUTPUT_MODE == CMOS) begin\n\n       for (l_inst = 0; l_inst <= 27; l_inst = l_inst + 1) begin : cmos_adc_if  //  CMOS INTERFACE \n        ad_data_in #(\n          .SINGLE_ENDED(1),\n          .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n          .IODELAY_CTRL (0),\n          .IODELAY_GROUP (IO_DELAY_GROUP),\n          .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY),\n          .IDDR_CLK_EDGE(\"OPPOSITE_EDGE\")\n        ) i_adc_data (\n          .rx_clk (adc_clk),\n          .rx_data_in_p (cmos_adc_data[l_inst]),\n          .rx_data_in_n (),\n          .rx_data_p (cmos_adc_data_p_s[l_inst]),\n          .rx_data_n (cmos_adc_data_n_s[l_inst]),\n          .up_clk (up_clk),\n          .up_dld (up_dld[l_inst]),\n          .up_dwdata (up_dwdata[((l_inst*5)+4):(l_inst*5)]),\n          .up_drdata (up_drdata[((l_inst*5)+4):(l_inst*5)]),\n          .delay_clk (delay_clk),\n          .delay_rst (delay_rst),\n          .delay_locked ());\n      end \n    end       \n  endgenerate\n\n  // over-range interface\n\n  if (OUTPUT_MODE == LVDS) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[174, "      for (l_inst = 0; l_inst <= 13; l_inst = l_inst + 1) begin : lvds_adc_if  // DDR LVDS INTERFACE \n"], [194, "      end          \n"], [197, "       for (l_inst = 0; l_inst <= 27; l_inst = l_inst + 1) begin : cmos_adc_if  //  CMOS INTERFACE \n"], [218, "      end \n"], [219, "    end       \n"]], "Add": [[174, "      for (l_inst = 0; l_inst <= 13; l_inst = l_inst + 1) begin : lvds_adc_if  // DDR LVDS INTERFACE\n"], [194, "      end\n"], [197, "       for (l_inst = 0; l_inst <= 27; l_inst = l_inst + 1) begin : cmos_adc_if  //  CMOS INTERFACE\n"], [219, "      end\n"], [219, "    end\n"]]}}