#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Nov 20 12:30:40 2024
# Process ID: 37420
# Current directory: C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15852 C:\Projects\ERN24004\Projects\Archive\Cora-Z7-GPIO-IP-test\Cora-Z7-GPIO-IP-test.xpr
# Log file: C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :11472 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP-test' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Projects/ERN24004/Projects/digilent/vivado-library-master'; using path 'C:/Projects/ERN24004/digilent/vivado-library-master' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Projects/ERN24004/Projects/IP/ip_repo'; using path 'C:/Projects/ERN24004/IP/ip_repo' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.340 ; gain = 560.648
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- spicer.local:user:GPIO_Control:1.0 - GPIO_Control_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from block design file <C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.309 ; gain = 67.172
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'design_1_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_18 -L processing_system7_vip_v1_0_20 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_Control_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_GPIO_Control_0_0/sim/design_1_GPIO_Control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_GPIO_Control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_0'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_18 -L processing_system7_vip_v1_0_20 -L generic_baseblocks_v2_1_2 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_31 -L axi_register_slice_v2_1_32 -L axi_protocol_converter_v2_1_32 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_18 -L processing_system7_vip_v1_0_20 -L generic_baseblocks_v2_1_2 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_31 -L axi_register_slice_v2_1_32 -L axi_protocol_converter_v2_1_32 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <processing_system7_vip_v1_0_19> not found while processing module instance <inst> [C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v:191]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/ERN24004/Projects/Archive/Cora-Z7-GPIO-IP-test/Cora-Z7-GPIO-IP-test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1982.816 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 13:18:14 2024...
