// Programs
0;CONFIG0.RES0.INSTANCE0;APLHA;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;APLHA;
1;VAR;CONFIG0.RES0.INSTANCE0.PWR_PLANT_SWITCH;CONFIG0.RES0.INSTANCE0.PWR_PLANT_SWITCH;BOOL;
2;VAR;CONFIG0.RES0.INSTANCE0.PWR_PLANT;CONFIG0.RES0.INSTANCE0.PWR_PLANT;BOOL;
3;VAR;CONFIG0.RES0.INSTANCE0.PWR_GEN;CONFIG0.RES0.INSTANCE0.PWR_GEN;BOOL;
4;VAR;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_ON;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_ON;BOOL;
5;VAR;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_OFF;CONFIG0.RES0.INSTANCE0.PWR_BUILDINGS_OFF;BOOL;
6;VAR;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_ON;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_ON;BOOL;
7;VAR;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_OFF;CONFIG0.RES0.INSTANCE0.PWR_HOSPITAL_OFF;BOOL;
8;VAR;CONFIG0.RES0.INSTANCE0.ALARM;CONFIG0.RES0.INSTANCE0.ALARM;BOOL;
9;VAR;CONFIG0.RES0.INSTANCE0.ANTENNA;CONFIG0.RES0.INSTANCE0.ANTENNA;BOOL;
10;VAR;CONFIG0.RES0.INSTANCE0.VAPE_START;CONFIG0.RES0.INSTANCE0.VAPE_START;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.VAPE_RESET;CONFIG0.RES0.INSTANCE0.VAPE_RESET;BOOL;
12;FB;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0;TP_WITH_RESET;
13;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.EN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.EN;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ENO;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ENO;BOOL;
15;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.IN;BOOL;
16;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PT;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PT;TIME;
17;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.RESET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.RESET;BOOL;
18;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.Q;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.Q;BOOL;
19;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.ET;TIME;
20;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.STATE;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.STATE;SINT;
21;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.PREV_IN;BOOL;
22;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.CURRENT_TIME;TIME;
23;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.START_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET0.START_TIME;TIME;
24;FB;CONFIG0.RES0.INSTANCE0.TP0;CONFIG0.RES0.INSTANCE0.TP0;TP;
25;VAR;CONFIG0.RES0.INSTANCE0.TP0.EN;CONFIG0.RES0.INSTANCE0.TP0.EN;BOOL;
26;VAR;CONFIG0.RES0.INSTANCE0.TP0.ENO;CONFIG0.RES0.INSTANCE0.TP0.ENO;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.TP0.IN;CONFIG0.RES0.INSTANCE0.TP0.IN;BOOL;
28;VAR;CONFIG0.RES0.INSTANCE0.TP0.PT;CONFIG0.RES0.INSTANCE0.TP0.PT;TIME;
29;VAR;CONFIG0.RES0.INSTANCE0.TP0.Q;CONFIG0.RES0.INSTANCE0.TP0.Q;BOOL;
30;VAR;CONFIG0.RES0.INSTANCE0.TP0.ET;CONFIG0.RES0.INSTANCE0.TP0.ET;TIME;
31;VAR;CONFIG0.RES0.INSTANCE0.TP0.STATE;CONFIG0.RES0.INSTANCE0.TP0.STATE;SINT;
32;VAR;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;BOOL;
33;VAR;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;TIME;
34;VAR;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;TIME;
35;VAR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_GEN;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_GEN;INT;
36;VAR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_PWR;CONFIG0.RES0.INSTANCE0.INPUT_VALUE_PWR;INT;
37;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_GEN;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_GEN;INT;
38;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_PWR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_PWR;INT;
39;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_GEN;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_GEN;BOOL;
40;VAR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_PWR;CONFIG0.RES0.INSTANCE0.THRESHOLD_MIN_OUTPUT_PWR;BOOL;
41;FB;CONFIG0.RES0.INSTANCE0.CTU0;CONFIG0.RES0.INSTANCE0.CTU0;CTU;
42;VAR;CONFIG0.RES0.INSTANCE0.CTU0.EN;CONFIG0.RES0.INSTANCE0.CTU0.EN;BOOL;
43;VAR;CONFIG0.RES0.INSTANCE0.CTU0.ENO;CONFIG0.RES0.INSTANCE0.CTU0.ENO;BOOL;
44;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU;CONFIG0.RES0.INSTANCE0.CTU0.CU;BOOL;
45;VAR;CONFIG0.RES0.INSTANCE0.CTU0.R;CONFIG0.RES0.INSTANCE0.CTU0.R;BOOL;
46;VAR;CONFIG0.RES0.INSTANCE0.CTU0.PV;CONFIG0.RES0.INSTANCE0.CTU0.PV;INT;
47;VAR;CONFIG0.RES0.INSTANCE0.CTU0.Q;CONFIG0.RES0.INSTANCE0.CTU0.Q;BOOL;
48;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CV;CONFIG0.RES0.INSTANCE0.CTU0.CV;INT;
49;FB;CONFIG0.RES0.INSTANCE0.CTU0.CU_T;CONFIG0.RES0.INSTANCE0.CTU0.CU_T;R_TRIG;
50;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.EN;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.EN;BOOL;
51;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.ENO;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.ENO;BOOL;
52;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.CLK;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.CLK;BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.Q;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.Q;BOOL;
54;VAR;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.M;CONFIG0.RES0.INSTANCE0.CTU0.CU_T.M;BOOL;
55;VAR;CONFIG0.RES0.INSTANCE0.TEMP_UP;CONFIG0.RES0.INSTANCE0.TEMP_UP;BOOL;
56;VAR;CONFIG0.RES0.INSTANCE0.TEMP_DOWN;CONFIG0.RES0.INSTANCE0.TEMP_DOWN;BOOL;
57;VAR;CONFIG0.RES0.INSTANCE0.MAX_TEMP;CONFIG0.RES0.INSTANCE0.MAX_TEMP;INT;
58;VAR;CONFIG0.RES0.INSTANCE0.CURRENT_TEMP;CONFIG0.RES0.INSTANCE0.CURRENT_TEMP;INT;
59;VAR;CONFIG0.RES0.INSTANCE0.TEMP_PULSE;CONFIG0.RES0.INSTANCE0.TEMP_PULSE;BOOL;
60;FB;CONFIG0.RES0.INSTANCE0.TP2;CONFIG0.RES0.INSTANCE0.TP2;TP;
61;VAR;CONFIG0.RES0.INSTANCE0.TP2.EN;CONFIG0.RES0.INSTANCE0.TP2.EN;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE0.TP2.ENO;CONFIG0.RES0.INSTANCE0.TP2.ENO;BOOL;
63;VAR;CONFIG0.RES0.INSTANCE0.TP2.IN;CONFIG0.RES0.INSTANCE0.TP2.IN;BOOL;
64;VAR;CONFIG0.RES0.INSTANCE0.TP2.PT;CONFIG0.RES0.INSTANCE0.TP2.PT;TIME;
65;VAR;CONFIG0.RES0.INSTANCE0.TP2.Q;CONFIG0.RES0.INSTANCE0.TP2.Q;BOOL;
66;VAR;CONFIG0.RES0.INSTANCE0.TP2.ET;CONFIG0.RES0.INSTANCE0.TP2.ET;TIME;
67;VAR;CONFIG0.RES0.INSTANCE0.TP2.STATE;CONFIG0.RES0.INSTANCE0.TP2.STATE;SINT;
68;VAR;CONFIG0.RES0.INSTANCE0.TP2.PREV_IN;CONFIG0.RES0.INSTANCE0.TP2.PREV_IN;BOOL;
69;VAR;CONFIG0.RES0.INSTANCE0.TP2.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP2.CURRENT_TIME;TIME;
70;VAR;CONFIG0.RES0.INSTANCE0.TP2.START_TIME;CONFIG0.RES0.INSTANCE0.TP2.START_TIME;TIME;
71;FB;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1;TP_WITH_RESET;
72;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.EN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.EN;BOOL;
73;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ENO;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ENO;BOOL;
74;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.IN;BOOL;
75;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PT;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PT;TIME;
76;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.RESET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.RESET;BOOL;
77;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.Q;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.Q;BOOL;
78;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ET;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.ET;TIME;
79;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.STATE;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.STATE;SINT;
80;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PREV_IN;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.PREV_IN;BOOL;
81;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.CURRENT_TIME;TIME;
82;VAR;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.START_TIME;CONFIG0.RES0.INSTANCE0.TP_WITH_RESET1.START_TIME;TIME;
83;VAR;CONFIG0.RES0.INSTANCE0.TEMP_THRESHOLD;CONFIG0.RES0.INSTANCE0.TEMP_THRESHOLD;INT;
84;VAR;CONFIG0.RES0.INSTANCE0.TEMP_ALARM;CONFIG0.RES0.INSTANCE0.TEMP_ALARM;BOOL;
85;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT12_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT12_OUT;BOOL;
86;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT5_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT5_OUT;BOOL;
87;FB;CONFIG0.RES0.INSTANCE0.R_TRIG1;CONFIG0.RES0.INSTANCE0.R_TRIG1;R_TRIG;
88;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;BOOL;
89;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;BOOL;
90;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;BOOL;
91;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;BOOL;
92;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;BOOL;
93;VAR;CONFIG0.RES0.INSTANCE0._TMP_GT22_OUT;CONFIG0.RES0.INSTANCE0._TMP_GT22_OUT;BOOL;


// Ticktime
20000000
