// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer4_out_dout,
        layer4_out_num_data_valid,
        layer4_out_fifo_cap,
        layer4_out_empty_n,
        layer4_out_read,
        layer5_out_din,
        layer5_out_num_data_valid,
        layer5_out_fifo_cap,
        layer5_out_full_n,
        layer5_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer4_out_dout;
input  [10:0] layer4_out_num_data_valid;
input  [10:0] layer4_out_fifo_cap;
input   layer4_out_empty_n;
output   layer4_out_read;
output  [255:0] layer5_out_din;
input  [8:0] layer5_out_num_data_valid;
input  [8:0] layer5_out_fifo_cap;
input   layer5_out_full_n;
output   layer5_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer4_out_read;
reg layer5_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln55_reg_2720;
reg   [0:0] icmp_ln55_reg_2720_pp0_iter1_reg;
reg   [0:0] and_ln55_3_reg_2742;
reg    ap_predicate_op395_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln109_fu_284_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_2;
reg   [31:0] pY_2;
reg   [31:0] pX_2;
reg   [31:0] sX_2;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0;
reg    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0;
wire   [5:0] void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0;
reg    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0;
wire   [5:0] p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0;
reg    layer4_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer5_out_blk_n;
reg   [0:0] icmp_ln109_reg_2716;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln55_fu_300_p2;
wire   [0:0] icmp_ln55_8_fu_314_p2;
reg   [0:0] icmp_ln55_8_reg_2724;
wire   [0:0] icmp_ln55_9_fu_320_p2;
reg   [0:0] icmp_ln55_9_reg_2729;
wire   [0:0] icmp_ln76_fu_332_p2;
reg   [0:0] icmp_ln76_reg_2734;
wire   [0:0] icmp_ln80_fu_386_p2;
reg   [0:0] icmp_ln80_reg_2738;
wire   [0:0] and_ln55_3_fu_1057_p2;
wire   [7:0] pool_window_V_fu_1063_p3;
reg   [7:0] pool_window_V_reg_2746;
wire   [7:0] pool_window_V_159_fu_1071_p3;
reg   [7:0] pool_window_V_159_reg_2751;
wire   [0:0] icmp_ln1651_fu_1095_p2;
reg   [0:0] icmp_ln1651_reg_2756;
wire   [7:0] select_ln65_127_fu_1113_p3;
reg   [7:0] select_ln65_127_reg_2761;
wire   [7:0] pool_window_V_162_fu_1121_p3;
reg   [7:0] pool_window_V_162_reg_2767;
wire   [7:0] pool_window_V_163_fu_1129_p3;
reg   [7:0] pool_window_V_163_reg_2772;
wire   [0:0] icmp_ln1651_129_fu_1153_p2;
reg   [0:0] icmp_ln1651_129_reg_2777;
wire   [7:0] select_ln65_130_fu_1171_p3;
reg   [7:0] select_ln65_130_reg_2782;
wire   [7:0] pool_window_V_166_fu_1179_p3;
reg   [7:0] pool_window_V_166_reg_2788;
wire   [7:0] pool_window_V_167_fu_1187_p3;
reg   [7:0] pool_window_V_167_reg_2793;
wire   [0:0] icmp_ln1651_132_fu_1211_p2;
reg   [0:0] icmp_ln1651_132_reg_2798;
wire   [7:0] select_ln65_133_fu_1229_p3;
reg   [7:0] select_ln65_133_reg_2803;
wire   [7:0] pool_window_V_170_fu_1237_p3;
reg   [7:0] pool_window_V_170_reg_2809;
wire   [7:0] pool_window_V_171_fu_1245_p3;
reg   [7:0] pool_window_V_171_reg_2814;
wire   [0:0] icmp_ln1651_135_fu_1269_p2;
reg   [0:0] icmp_ln1651_135_reg_2819;
wire   [7:0] select_ln65_136_fu_1287_p3;
reg   [7:0] select_ln65_136_reg_2824;
wire   [7:0] pool_window_V_174_fu_1295_p3;
reg   [7:0] pool_window_V_174_reg_2830;
wire   [7:0] pool_window_V_175_fu_1303_p3;
reg   [7:0] pool_window_V_175_reg_2835;
wire   [0:0] icmp_ln1651_138_fu_1327_p2;
reg   [0:0] icmp_ln1651_138_reg_2840;
wire   [7:0] select_ln65_139_fu_1345_p3;
reg   [7:0] select_ln65_139_reg_2845;
wire   [7:0] pool_window_V_178_fu_1353_p3;
reg   [7:0] pool_window_V_178_reg_2851;
wire   [7:0] pool_window_V_179_fu_1361_p3;
reg   [7:0] pool_window_V_179_reg_2856;
wire   [0:0] icmp_ln1651_141_fu_1385_p2;
reg   [0:0] icmp_ln1651_141_reg_2861;
wire   [7:0] select_ln65_142_fu_1403_p3;
reg   [7:0] select_ln65_142_reg_2866;
wire   [7:0] pool_window_V_182_fu_1411_p3;
reg   [7:0] pool_window_V_182_reg_2872;
wire   [7:0] pool_window_V_183_fu_1419_p3;
reg   [7:0] pool_window_V_183_reg_2877;
wire   [0:0] icmp_ln1651_144_fu_1443_p2;
reg   [0:0] icmp_ln1651_144_reg_2882;
wire   [7:0] select_ln65_145_fu_1461_p3;
reg   [7:0] select_ln65_145_reg_2887;
wire   [7:0] pool_window_V_186_fu_1469_p3;
reg   [7:0] pool_window_V_186_reg_2893;
wire   [7:0] pool_window_V_187_fu_1477_p3;
reg   [7:0] pool_window_V_187_reg_2898;
wire   [0:0] icmp_ln1651_147_fu_1501_p2;
reg   [0:0] icmp_ln1651_147_reg_2903;
wire   [7:0] select_ln65_148_fu_1519_p3;
reg   [7:0] select_ln65_148_reg_2908;
wire   [7:0] pool_window_V_190_fu_1527_p3;
reg   [7:0] pool_window_V_190_reg_2914;
wire   [7:0] pool_window_V_191_fu_1535_p3;
reg   [7:0] pool_window_V_191_reg_2919;
wire   [0:0] icmp_ln1651_150_fu_1559_p2;
reg   [0:0] icmp_ln1651_150_reg_2924;
wire   [7:0] select_ln65_151_fu_1577_p3;
reg   [7:0] select_ln65_151_reg_2929;
wire   [7:0] pool_window_V_194_fu_1585_p3;
reg   [7:0] pool_window_V_194_reg_2935;
wire   [7:0] pool_window_V_195_fu_1593_p3;
reg   [7:0] pool_window_V_195_reg_2940;
wire   [0:0] icmp_ln1651_153_fu_1617_p2;
reg   [0:0] icmp_ln1651_153_reg_2945;
wire   [7:0] select_ln65_154_fu_1635_p3;
reg   [7:0] select_ln65_154_reg_2950;
wire   [7:0] pool_window_V_198_fu_1643_p3;
reg   [7:0] pool_window_V_198_reg_2956;
wire   [7:0] pool_window_V_199_fu_1651_p3;
reg   [7:0] pool_window_V_199_reg_2961;
wire   [0:0] icmp_ln1651_156_fu_1675_p2;
reg   [0:0] icmp_ln1651_156_reg_2966;
wire   [7:0] select_ln65_157_fu_1693_p3;
reg   [7:0] select_ln65_157_reg_2971;
wire   [7:0] pool_window_V_202_fu_1701_p3;
reg   [7:0] pool_window_V_202_reg_2977;
wire   [7:0] pool_window_V_203_fu_1709_p3;
reg   [7:0] pool_window_V_203_reg_2982;
wire   [0:0] icmp_ln1651_159_fu_1733_p2;
reg   [0:0] icmp_ln1651_159_reg_2987;
wire   [7:0] select_ln65_160_fu_1751_p3;
reg   [7:0] select_ln65_160_reg_2992;
wire   [7:0] pool_window_V_206_fu_1759_p3;
reg   [7:0] pool_window_V_206_reg_2998;
wire   [7:0] pool_window_V_207_fu_1767_p3;
reg   [7:0] pool_window_V_207_reg_3003;
wire   [0:0] icmp_ln1651_162_fu_1791_p2;
reg   [0:0] icmp_ln1651_162_reg_3008;
wire   [7:0] select_ln65_163_fu_1809_p3;
reg   [7:0] select_ln65_163_reg_3013;
wire   [7:0] pool_window_V_210_fu_1817_p3;
reg   [7:0] pool_window_V_210_reg_3019;
wire   [7:0] pool_window_V_211_fu_1825_p3;
reg   [7:0] pool_window_V_211_reg_3024;
wire   [0:0] icmp_ln1651_165_fu_1849_p2;
reg   [0:0] icmp_ln1651_165_reg_3029;
wire   [7:0] select_ln65_166_fu_1867_p3;
reg   [7:0] select_ln65_166_reg_3034;
wire   [7:0] pool_window_V_214_fu_1875_p3;
reg   [7:0] pool_window_V_214_reg_3040;
wire   [7:0] pool_window_V_215_fu_1883_p3;
reg   [7:0] pool_window_V_215_reg_3045;
wire   [0:0] icmp_ln1651_168_fu_1907_p2;
reg   [0:0] icmp_ln1651_168_reg_3050;
wire   [7:0] select_ln65_169_fu_1925_p3;
reg   [7:0] select_ln65_169_reg_3055;
wire   [7:0] pool_window_V_218_fu_1933_p3;
reg   [7:0] pool_window_V_218_reg_3061;
wire   [7:0] pool_window_V_219_fu_1941_p3;
reg   [7:0] pool_window_V_219_reg_3066;
wire   [0:0] icmp_ln1651_171_fu_1965_p2;
reg   [0:0] icmp_ln1651_171_reg_3071;
wire   [7:0] select_ln65_172_fu_1983_p3;
reg   [7:0] select_ln65_172_reg_3076;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_269_p4;
wire   [31:0] add_ln86_fu_2009_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_reg_265;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_reg_265;
wire   [31:0] add_ln80_fu_380_p2;
wire   [31:0] add_ln76_fu_326_p2;
wire   [31:0] add_ln91_fu_352_p2;
wire   [5:0] trunc_ln115_fu_409_p1;
wire   [5:0] trunc_ln115_38_fu_433_p4;
wire   [5:0] trunc_ln115_39_fu_443_p4;
wire   [5:0] trunc_ln115_40_fu_453_p4;
wire   [5:0] trunc_ln115_41_fu_463_p4;
wire   [5:0] trunc_ln115_42_fu_473_p4;
wire   [5:0] trunc_ln115_43_fu_483_p4;
wire   [5:0] trunc_ln115_44_fu_493_p4;
wire   [5:0] trunc_ln115_45_fu_503_p4;
wire   [5:0] trunc_ln115_46_fu_513_p4;
wire   [5:0] trunc_ln115_47_fu_523_p4;
wire   [5:0] trunc_ln115_48_fu_533_p4;
wire   [5:0] trunc_ln115_49_fu_543_p4;
wire   [5:0] trunc_ln115_50_fu_553_p4;
wire   [5:0] trunc_ln115_s_fu_413_p4;
wire   [5:0] trunc_ln115_37_fu_423_p4;
reg   [9:0] indvar_flatten_fu_248;
wire   [9:0] add_ln109_fu_290_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln91_fu_344_p3;
wire   [0:0] and_ln55_fu_1053_p2;
wire   [0:0] icmp_ln55_7_fu_1047_p2;
wire   [7:0] pool_window_V_160_fu_1079_p3;
wire   [7:0] pool_window_V_161_fu_1087_p3;
wire   [0:0] icmp_ln1651_127_fu_1101_p2;
wire   [0:0] xor_ln1651_127_fu_1107_p2;
wire   [7:0] pool_window_V_164_fu_1137_p3;
wire   [7:0] pool_window_V_165_fu_1145_p3;
wire   [0:0] icmp_ln1651_130_fu_1159_p2;
wire   [0:0] xor_ln1651_130_fu_1165_p2;
wire   [7:0] pool_window_V_168_fu_1195_p3;
wire   [7:0] pool_window_V_169_fu_1203_p3;
wire   [0:0] icmp_ln1651_133_fu_1217_p2;
wire   [0:0] xor_ln1651_133_fu_1223_p2;
wire   [7:0] pool_window_V_172_fu_1253_p3;
wire   [7:0] pool_window_V_173_fu_1261_p3;
wire   [0:0] icmp_ln1651_136_fu_1275_p2;
wire   [0:0] xor_ln1651_136_fu_1281_p2;
wire   [7:0] pool_window_V_176_fu_1311_p3;
wire   [7:0] pool_window_V_177_fu_1319_p3;
wire   [0:0] icmp_ln1651_139_fu_1333_p2;
wire   [0:0] xor_ln1651_139_fu_1339_p2;
wire   [7:0] pool_window_V_180_fu_1369_p3;
wire   [7:0] pool_window_V_181_fu_1377_p3;
wire   [0:0] icmp_ln1651_142_fu_1391_p2;
wire   [0:0] xor_ln1651_142_fu_1397_p2;
wire   [7:0] pool_window_V_184_fu_1427_p3;
wire   [7:0] pool_window_V_185_fu_1435_p3;
wire   [0:0] icmp_ln1651_145_fu_1449_p2;
wire   [0:0] xor_ln1651_145_fu_1455_p2;
wire   [7:0] pool_window_V_188_fu_1485_p3;
wire   [7:0] pool_window_V_189_fu_1493_p3;
wire   [0:0] icmp_ln1651_148_fu_1507_p2;
wire   [0:0] xor_ln1651_148_fu_1513_p2;
wire   [7:0] pool_window_V_192_fu_1543_p3;
wire   [7:0] pool_window_V_193_fu_1551_p3;
wire   [0:0] icmp_ln1651_151_fu_1565_p2;
wire   [0:0] xor_ln1651_151_fu_1571_p2;
wire   [7:0] pool_window_V_196_fu_1601_p3;
wire   [7:0] pool_window_V_197_fu_1609_p3;
wire   [0:0] icmp_ln1651_154_fu_1623_p2;
wire   [0:0] xor_ln1651_154_fu_1629_p2;
wire   [7:0] pool_window_V_200_fu_1659_p3;
wire   [7:0] pool_window_V_201_fu_1667_p3;
wire   [0:0] icmp_ln1651_157_fu_1681_p2;
wire   [0:0] xor_ln1651_157_fu_1687_p2;
wire   [7:0] pool_window_V_204_fu_1717_p3;
wire   [7:0] pool_window_V_205_fu_1725_p3;
wire   [0:0] icmp_ln1651_160_fu_1739_p2;
wire   [0:0] xor_ln1651_160_fu_1745_p2;
wire   [7:0] pool_window_V_208_fu_1775_p3;
wire   [7:0] pool_window_V_209_fu_1783_p3;
wire   [0:0] icmp_ln1651_163_fu_1797_p2;
wire   [0:0] xor_ln1651_163_fu_1803_p2;
wire   [7:0] pool_window_V_212_fu_1833_p3;
wire   [7:0] pool_window_V_213_fu_1841_p3;
wire   [0:0] icmp_ln1651_166_fu_1855_p2;
wire   [0:0] xor_ln1651_166_fu_1861_p2;
wire   [7:0] pool_window_V_216_fu_1891_p3;
wire   [7:0] pool_window_V_217_fu_1899_p3;
wire   [0:0] icmp_ln1651_169_fu_1913_p2;
wire   [0:0] xor_ln1651_169_fu_1919_p2;
wire   [7:0] pool_window_V_220_fu_1949_p3;
wire   [7:0] pool_window_V_221_fu_1957_p3;
wire   [0:0] icmp_ln1651_172_fu_1971_p2;
wire   [0:0] xor_ln1651_172_fu_1977_p2;
wire   [0:0] icmp_ln86_fu_1995_p2;
wire   [31:0] select_ln86_fu_2001_p3;
wire   [0:0] xor_ln1651_fu_2022_p2;
wire   [7:0] select_ln65_fu_2027_p3;
wire   [0:0] icmp_ln1651_128_fu_2033_p2;
wire   [0:0] xor_ln1651_128_fu_2038_p2;
wire   [7:0] select_ln65_128_fu_2044_p3;
wire   [9:0] res_pack_data_fu_2051_p3;
wire   [0:0] xor_ln1651_129_fu_2063_p2;
wire   [7:0] select_ln65_129_fu_2068_p3;
wire   [0:0] icmp_ln1651_131_fu_2074_p2;
wire   [0:0] xor_ln1651_131_fu_2079_p2;
wire   [7:0] select_ln65_131_fu_2085_p3;
wire   [9:0] res_pack_data_7_fu_2092_p3;
wire   [0:0] xor_ln1651_132_fu_2104_p2;
wire   [7:0] select_ln65_132_fu_2109_p3;
wire   [0:0] icmp_ln1651_134_fu_2115_p2;
wire   [0:0] xor_ln1651_134_fu_2120_p2;
wire   [7:0] select_ln65_134_fu_2126_p3;
wire   [9:0] res_pack_data_8_fu_2133_p3;
wire   [0:0] xor_ln1651_135_fu_2145_p2;
wire   [7:0] select_ln65_135_fu_2150_p3;
wire   [0:0] icmp_ln1651_137_fu_2156_p2;
wire   [0:0] xor_ln1651_137_fu_2161_p2;
wire   [7:0] select_ln65_137_fu_2167_p3;
wire   [9:0] res_pack_data_9_fu_2174_p3;
wire   [0:0] xor_ln1651_138_fu_2186_p2;
wire   [7:0] select_ln65_138_fu_2191_p3;
wire   [0:0] icmp_ln1651_140_fu_2197_p2;
wire   [0:0] xor_ln1651_140_fu_2202_p2;
wire   [7:0] select_ln65_140_fu_2208_p3;
wire   [9:0] shl_ln_fu_2215_p3;
wire   [0:0] xor_ln1651_141_fu_2227_p2;
wire   [7:0] select_ln65_141_fu_2232_p3;
wire   [0:0] icmp_ln1651_143_fu_2238_p2;
wire   [0:0] xor_ln1651_143_fu_2243_p2;
wire   [7:0] select_ln65_143_fu_2249_p3;
wire   [9:0] shl_ln841_s_fu_2256_p3;
wire   [0:0] xor_ln1651_144_fu_2268_p2;
wire   [7:0] select_ln65_144_fu_2273_p3;
wire   [0:0] icmp_ln1651_146_fu_2279_p2;
wire   [0:0] xor_ln1651_146_fu_2284_p2;
wire   [7:0] select_ln65_146_fu_2290_p3;
wire   [9:0] shl_ln841_27_fu_2297_p3;
wire   [0:0] xor_ln1651_147_fu_2309_p2;
wire   [7:0] select_ln65_147_fu_2314_p3;
wire   [0:0] icmp_ln1651_149_fu_2320_p2;
wire   [0:0] xor_ln1651_149_fu_2325_p2;
wire   [7:0] select_ln65_149_fu_2331_p3;
wire   [9:0] shl_ln841_28_fu_2338_p3;
wire   [0:0] xor_ln1651_150_fu_2350_p2;
wire   [7:0] select_ln65_150_fu_2355_p3;
wire   [0:0] icmp_ln1651_152_fu_2361_p2;
wire   [0:0] xor_ln1651_152_fu_2366_p2;
wire   [7:0] select_ln65_152_fu_2372_p3;
wire   [9:0] shl_ln841_29_fu_2379_p3;
wire   [0:0] xor_ln1651_153_fu_2391_p2;
wire   [7:0] select_ln65_153_fu_2396_p3;
wire   [0:0] icmp_ln1651_155_fu_2402_p2;
wire   [0:0] xor_ln1651_155_fu_2407_p2;
wire   [7:0] select_ln65_155_fu_2413_p3;
wire   [9:0] shl_ln841_30_fu_2420_p3;
wire   [0:0] xor_ln1651_156_fu_2432_p2;
wire   [7:0] select_ln65_156_fu_2437_p3;
wire   [0:0] icmp_ln1651_158_fu_2443_p2;
wire   [0:0] xor_ln1651_158_fu_2448_p2;
wire   [7:0] select_ln65_158_fu_2454_p3;
wire   [9:0] shl_ln841_31_fu_2461_p3;
wire   [0:0] xor_ln1651_159_fu_2473_p2;
wire   [7:0] select_ln65_159_fu_2478_p3;
wire   [0:0] icmp_ln1651_161_fu_2484_p2;
wire   [0:0] xor_ln1651_161_fu_2489_p2;
wire   [7:0] select_ln65_161_fu_2495_p3;
wire   [9:0] shl_ln841_32_fu_2502_p3;
wire   [0:0] xor_ln1651_162_fu_2514_p2;
wire   [7:0] select_ln65_162_fu_2519_p3;
wire   [0:0] icmp_ln1651_164_fu_2525_p2;
wire   [0:0] xor_ln1651_164_fu_2530_p2;
wire   [7:0] select_ln65_164_fu_2536_p3;
wire   [9:0] shl_ln841_33_fu_2543_p3;
wire   [0:0] xor_ln1651_165_fu_2555_p2;
wire   [7:0] select_ln65_165_fu_2560_p3;
wire   [0:0] icmp_ln1651_167_fu_2566_p2;
wire   [0:0] xor_ln1651_167_fu_2571_p2;
wire   [7:0] select_ln65_167_fu_2577_p3;
wire   [9:0] shl_ln841_34_fu_2584_p3;
wire   [0:0] xor_ln1651_168_fu_2596_p2;
wire   [7:0] select_ln65_168_fu_2601_p3;
wire   [0:0] icmp_ln1651_170_fu_2607_p2;
wire   [0:0] xor_ln1651_170_fu_2612_p2;
wire   [7:0] select_ln65_170_fu_2618_p3;
wire   [9:0] shl_ln841_35_fu_2625_p3;
wire   [0:0] xor_ln1651_171_fu_2637_p2;
wire   [7:0] select_ln65_171_fu_2642_p3;
wire   [0:0] icmp_ln1651_173_fu_2648_p2;
wire   [0:0] xor_ln1651_173_fu_2653_p2;
wire   [7:0] select_ln65_173_fu_2659_p3;
wire   [15:0] zext_ln837_38_fu_2633_p1;
wire   [15:0] zext_ln837_37_fu_2592_p1;
wire   [15:0] zext_ln837_36_fu_2551_p1;
wire   [15:0] zext_ln837_35_fu_2510_p1;
wire   [15:0] zext_ln837_34_fu_2469_p1;
wire   [15:0] zext_ln837_33_fu_2428_p1;
wire   [15:0] zext_ln837_32_fu_2387_p1;
wire   [15:0] zext_ln837_31_fu_2346_p1;
wire   [15:0] zext_ln837_30_fu_2305_p1;
wire   [15:0] zext_ln837_29_fu_2264_p1;
wire   [15:0] zext_ln837_fu_2223_p1;
wire   [15:0] zext_ln48_9_fu_2182_p1;
wire   [15:0] zext_ln48_8_fu_2141_p1;
wire   [15:0] zext_ln48_7_fu_2100_p1;
wire   [15:0] zext_ln48_fu_2059_p1;
wire   [249:0] or_ln72_s_fu_2666_p18;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_456;
reg    ap_condition_454;
reg    ap_condition_593;
reg    ap_condition_480;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_2 = 32'd0;
#0 pY_2 = 32'd0;
#0 pX_2 = 32'd0;
#0 sX_2 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 = 6'd0;
end

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0),
    .d0(trunc_ln115_fu_409_p1),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0),
    .we0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0),
    .d0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0),
    .q0(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0)
);

alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_cl_hbi #(
    .DataWidth( 6 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd29),
    .ce0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0),
    .we0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0),
    .d0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0),
    .q0(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0)
);

alveo_hls4ml_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((1'b1 == ap_condition_456)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_265 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_265 <= ap_phi_reg_pp0_iter0_storemerge_reg_265;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((icmp_ln109_fu_284_p2 == 1'd0)) begin
            indvar_flatten_fu_248 <= add_ln109_fu_290_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_248 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln76_fu_332_p2 == 1'd1)) begin
            pX_2 <= 32'd0;
        end else if ((icmp_ln76_fu_332_p2 == 1'd0)) begin
            pX_2 <= add_ln76_fu_326_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_480)) begin
        if ((icmp_ln80_fu_386_p2 == 1'd1)) begin
            pY_2 <= 32'd0;
        end else if ((icmp_ln80_fu_386_p2 == 1'd0)) begin
            pY_2 <= add_ln80_fu_380_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln76_fu_332_p2 == 1'd1)) begin
            sX_2 <= 32'd0;
        end else if ((icmp_ln76_fu_332_p2 == 1'd0)) begin
            sX_2 <= add_ln91_fu_352_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_reg_2720 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln55_3_reg_2742 <= and_ln55_3_fu_1057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln109_reg_2716 <= icmp_ln109_fu_284_p2;
        icmp_ln55_reg_2720_pp0_iter1_reg <= icmp_ln55_reg_2720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln55_3_fu_1057_p2) & (icmp_ln55_reg_2720 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_129_reg_2777 <= icmp_ln1651_129_fu_1153_p2;
        icmp_ln1651_132_reg_2798 <= icmp_ln1651_132_fu_1211_p2;
        icmp_ln1651_135_reg_2819 <= icmp_ln1651_135_fu_1269_p2;
        icmp_ln1651_138_reg_2840 <= icmp_ln1651_138_fu_1327_p2;
        icmp_ln1651_141_reg_2861 <= icmp_ln1651_141_fu_1385_p2;
        icmp_ln1651_144_reg_2882 <= icmp_ln1651_144_fu_1443_p2;
        icmp_ln1651_147_reg_2903 <= icmp_ln1651_147_fu_1501_p2;
        icmp_ln1651_150_reg_2924 <= icmp_ln1651_150_fu_1559_p2;
        icmp_ln1651_153_reg_2945 <= icmp_ln1651_153_fu_1617_p2;
        icmp_ln1651_156_reg_2966 <= icmp_ln1651_156_fu_1675_p2;
        icmp_ln1651_159_reg_2987 <= icmp_ln1651_159_fu_1733_p2;
        icmp_ln1651_162_reg_3008 <= icmp_ln1651_162_fu_1791_p2;
        icmp_ln1651_165_reg_3029 <= icmp_ln1651_165_fu_1849_p2;
        icmp_ln1651_168_reg_3050 <= icmp_ln1651_168_fu_1907_p2;
        icmp_ln1651_171_reg_3071 <= icmp_ln1651_171_fu_1965_p2;
        icmp_ln1651_reg_2756 <= icmp_ln1651_fu_1095_p2;
        pool_window_V_159_reg_2751[7 : 2] <= pool_window_V_159_fu_1071_p3[7 : 2];
        pool_window_V_162_reg_2767[7 : 2] <= pool_window_V_162_fu_1121_p3[7 : 2];
        pool_window_V_163_reg_2772[7 : 2] <= pool_window_V_163_fu_1129_p3[7 : 2];
        pool_window_V_166_reg_2788[7 : 2] <= pool_window_V_166_fu_1179_p3[7 : 2];
        pool_window_V_167_reg_2793[7 : 2] <= pool_window_V_167_fu_1187_p3[7 : 2];
        pool_window_V_170_reg_2809[7 : 2] <= pool_window_V_170_fu_1237_p3[7 : 2];
        pool_window_V_171_reg_2814[7 : 2] <= pool_window_V_171_fu_1245_p3[7 : 2];
        pool_window_V_174_reg_2830[7 : 2] <= pool_window_V_174_fu_1295_p3[7 : 2];
        pool_window_V_175_reg_2835[7 : 2] <= pool_window_V_175_fu_1303_p3[7 : 2];
        pool_window_V_178_reg_2851[7 : 2] <= pool_window_V_178_fu_1353_p3[7 : 2];
        pool_window_V_179_reg_2856[7 : 2] <= pool_window_V_179_fu_1361_p3[7 : 2];
        pool_window_V_182_reg_2872[7 : 2] <= pool_window_V_182_fu_1411_p3[7 : 2];
        pool_window_V_183_reg_2877[7 : 2] <= pool_window_V_183_fu_1419_p3[7 : 2];
        pool_window_V_186_reg_2893[7 : 2] <= pool_window_V_186_fu_1469_p3[7 : 2];
        pool_window_V_187_reg_2898[7 : 2] <= pool_window_V_187_fu_1477_p3[7 : 2];
        pool_window_V_190_reg_2914[7 : 2] <= pool_window_V_190_fu_1527_p3[7 : 2];
        pool_window_V_191_reg_2919[7 : 2] <= pool_window_V_191_fu_1535_p3[7 : 2];
        pool_window_V_194_reg_2935[7 : 2] <= pool_window_V_194_fu_1585_p3[7 : 2];
        pool_window_V_195_reg_2940[7 : 2] <= pool_window_V_195_fu_1593_p3[7 : 2];
        pool_window_V_198_reg_2956[7 : 2] <= pool_window_V_198_fu_1643_p3[7 : 2];
        pool_window_V_199_reg_2961[7 : 2] <= pool_window_V_199_fu_1651_p3[7 : 2];
        pool_window_V_202_reg_2977[7 : 2] <= pool_window_V_202_fu_1701_p3[7 : 2];
        pool_window_V_203_reg_2982[7 : 2] <= pool_window_V_203_fu_1709_p3[7 : 2];
        pool_window_V_206_reg_2998[7 : 2] <= pool_window_V_206_fu_1759_p3[7 : 2];
        pool_window_V_207_reg_3003[7 : 2] <= pool_window_V_207_fu_1767_p3[7 : 2];
        pool_window_V_210_reg_3019[7 : 2] <= pool_window_V_210_fu_1817_p3[7 : 2];
        pool_window_V_211_reg_3024[7 : 2] <= pool_window_V_211_fu_1825_p3[7 : 2];
        pool_window_V_214_reg_3040[7 : 2] <= pool_window_V_214_fu_1875_p3[7 : 2];
        pool_window_V_215_reg_3045[7 : 2] <= pool_window_V_215_fu_1883_p3[7 : 2];
        pool_window_V_218_reg_3061[7 : 2] <= pool_window_V_218_fu_1933_p3[7 : 2];
        pool_window_V_219_reg_3066[7 : 2] <= pool_window_V_219_fu_1941_p3[7 : 2];
        pool_window_V_reg_2746[7 : 2] <= pool_window_V_fu_1063_p3[7 : 2];
        select_ln65_127_reg_2761[7 : 2] <= select_ln65_127_fu_1113_p3[7 : 2];
        select_ln65_130_reg_2782[7 : 2] <= select_ln65_130_fu_1171_p3[7 : 2];
        select_ln65_133_reg_2803[7 : 2] <= select_ln65_133_fu_1229_p3[7 : 2];
        select_ln65_136_reg_2824[7 : 2] <= select_ln65_136_fu_1287_p3[7 : 2];
        select_ln65_139_reg_2845[7 : 2] <= select_ln65_139_fu_1345_p3[7 : 2];
        select_ln65_142_reg_2866[7 : 2] <= select_ln65_142_fu_1403_p3[7 : 2];
        select_ln65_145_reg_2887[7 : 2] <= select_ln65_145_fu_1461_p3[7 : 2];
        select_ln65_148_reg_2908[7 : 2] <= select_ln65_148_fu_1519_p3[7 : 2];
        select_ln65_151_reg_2929[7 : 2] <= select_ln65_151_fu_1577_p3[7 : 2];
        select_ln65_154_reg_2950[7 : 2] <= select_ln65_154_fu_1635_p3[7 : 2];
        select_ln65_157_reg_2971[7 : 2] <= select_ln65_157_fu_1693_p3[7 : 2];
        select_ln65_160_reg_2992[7 : 2] <= select_ln65_160_fu_1751_p3[7 : 2];
        select_ln65_163_reg_3013[7 : 2] <= select_ln65_163_fu_1809_p3[7 : 2];
        select_ln65_166_reg_3034[7 : 2] <= select_ln65_166_fu_1867_p3[7 : 2];
        select_ln65_169_reg_3055[7 : 2] <= select_ln65_169_fu_1925_p3[7 : 2];
        select_ln65_172_reg_3076[7 : 2] <= select_ln65_172_fu_1983_p3[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_284_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln55_fu_300_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_8_reg_2724 <= icmp_ln55_8_fu_314_p2;
        icmp_ln55_9_reg_2729 <= icmp_ln55_9_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_284_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln55_reg_2720 <= icmp_ln55_fu_300_p2;
        icmp_ln76_reg_2734 <= icmp_ln76_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_284_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln80_reg_2738 <= icmp_ln80_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80 <= {{layer4_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81 <= {{layer4_out_dout[89:84]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82 <= {{layer4_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83 <= {{layer4_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84 <= {{layer4_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85 <= {{layer4_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86 <= {{layer4_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87 <= {{layer4_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88 <= {{layer4_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89 <= {{layer4_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90 <= {{layer4_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91 <= {{layer4_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92 <= {{layer4_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93 <= {{layer4_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94 <= {{layer4_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95 <= trunc_ln115_fu_409_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln76_reg_2734 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_2 <= ap_phi_mux_storemerge_phi_fu_269_p4;
    end
end

always @ (*) begin
    if (((icmp_ln109_fu_284_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln80_reg_2738 == 1'd0) & (icmp_ln76_reg_2734 == 1'd1) & (icmp_ln109_reg_2716 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_269_p4 = add_ln86_fu_2009_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_269_p4 = ap_phi_reg_pp0_iter1_storemerge_reg_265;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_248;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_blk_n = layer4_out_empty_n;
    end else begin
        layer4_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer4_out_read = 1'b1;
    end else begin
        layer4_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op395_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_blk_n = layer5_out_full_n;
    end else begin
        layer5_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op395_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer5_out_write = 1'b1;
    end else begin
        layer5_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 = 1'd1;
    end else begin
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'd1;
    end else begin
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_fu_290_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln76_fu_326_p2 = (pX_2 + 32'd1);

assign add_ln80_fu_380_p2 = (pY_2 + 32'd1);

assign add_ln86_fu_2009_p2 = (sY_2 + select_ln86_fu_2001_p3);

assign add_ln91_fu_352_p2 = (sX_2 + select_ln91_fu_344_p3);

assign and_ln55_3_fu_1057_p2 = (icmp_ln55_7_fu_1047_p2 & and_ln55_fu_1053_p2);

assign and_ln55_fu_1053_p2 = (icmp_ln55_9_reg_2729 & icmp_ln55_8_reg_2724);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op395_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer4_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer4_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op395_write_state3 == 1'b1) & (layer5_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_454 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_456 = ((icmp_ln109_fu_284_p2 == 1'd0) & (icmp_ln80_fu_386_p2 == 1'd1) & (icmp_ln76_fu_332_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((icmp_ln109_fu_284_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_fu_332_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_593 = ((icmp_ln109_fu_284_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_265 = 'bx;

always @ (*) begin
    ap_predicate_op395_write_state3 = ((1'd1 == and_ln55_3_reg_2742) & (icmp_ln55_reg_2720_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln109_fu_284_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln1651_127_fu_1101_p2 = ((pool_window_V_160_fu_1079_p3 < pool_window_V_161_fu_1087_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_128_fu_2033_p2 = ((select_ln65_fu_2027_p3 < select_ln65_127_reg_2761) ? 1'b1 : 1'b0);

assign icmp_ln1651_129_fu_1153_p2 = ((pool_window_V_162_fu_1121_p3 < pool_window_V_163_fu_1129_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_130_fu_1159_p2 = ((pool_window_V_164_fu_1137_p3 < pool_window_V_165_fu_1145_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_131_fu_2074_p2 = ((select_ln65_129_fu_2068_p3 < select_ln65_130_reg_2782) ? 1'b1 : 1'b0);

assign icmp_ln1651_132_fu_1211_p2 = ((pool_window_V_166_fu_1179_p3 < pool_window_V_167_fu_1187_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_133_fu_1217_p2 = ((pool_window_V_168_fu_1195_p3 < pool_window_V_169_fu_1203_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_134_fu_2115_p2 = ((select_ln65_132_fu_2109_p3 < select_ln65_133_reg_2803) ? 1'b1 : 1'b0);

assign icmp_ln1651_135_fu_1269_p2 = ((pool_window_V_170_fu_1237_p3 < pool_window_V_171_fu_1245_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_136_fu_1275_p2 = ((pool_window_V_172_fu_1253_p3 < pool_window_V_173_fu_1261_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_137_fu_2156_p2 = ((select_ln65_135_fu_2150_p3 < select_ln65_136_reg_2824) ? 1'b1 : 1'b0);

assign icmp_ln1651_138_fu_1327_p2 = ((pool_window_V_174_fu_1295_p3 < pool_window_V_175_fu_1303_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_139_fu_1333_p2 = ((pool_window_V_176_fu_1311_p3 < pool_window_V_177_fu_1319_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_140_fu_2197_p2 = ((select_ln65_138_fu_2191_p3 < select_ln65_139_reg_2845) ? 1'b1 : 1'b0);

assign icmp_ln1651_141_fu_1385_p2 = ((pool_window_V_178_fu_1353_p3 < pool_window_V_179_fu_1361_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_142_fu_1391_p2 = ((pool_window_V_180_fu_1369_p3 < pool_window_V_181_fu_1377_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_143_fu_2238_p2 = ((select_ln65_141_fu_2232_p3 < select_ln65_142_reg_2866) ? 1'b1 : 1'b0);

assign icmp_ln1651_144_fu_1443_p2 = ((pool_window_V_182_fu_1411_p3 < pool_window_V_183_fu_1419_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_145_fu_1449_p2 = ((pool_window_V_184_fu_1427_p3 < pool_window_V_185_fu_1435_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_146_fu_2279_p2 = ((select_ln65_144_fu_2273_p3 < select_ln65_145_reg_2887) ? 1'b1 : 1'b0);

assign icmp_ln1651_147_fu_1501_p2 = ((pool_window_V_186_fu_1469_p3 < pool_window_V_187_fu_1477_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_148_fu_1507_p2 = ((pool_window_V_188_fu_1485_p3 < pool_window_V_189_fu_1493_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_149_fu_2320_p2 = ((select_ln65_147_fu_2314_p3 < select_ln65_148_reg_2908) ? 1'b1 : 1'b0);

assign icmp_ln1651_150_fu_1559_p2 = ((pool_window_V_190_fu_1527_p3 < pool_window_V_191_fu_1535_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_151_fu_1565_p2 = ((pool_window_V_192_fu_1543_p3 < pool_window_V_193_fu_1551_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_152_fu_2361_p2 = ((select_ln65_150_fu_2355_p3 < select_ln65_151_reg_2929) ? 1'b1 : 1'b0);

assign icmp_ln1651_153_fu_1617_p2 = ((pool_window_V_194_fu_1585_p3 < pool_window_V_195_fu_1593_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_154_fu_1623_p2 = ((pool_window_V_196_fu_1601_p3 < pool_window_V_197_fu_1609_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_155_fu_2402_p2 = ((select_ln65_153_fu_2396_p3 < select_ln65_154_reg_2950) ? 1'b1 : 1'b0);

assign icmp_ln1651_156_fu_1675_p2 = ((pool_window_V_198_fu_1643_p3 < pool_window_V_199_fu_1651_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_157_fu_1681_p2 = ((pool_window_V_200_fu_1659_p3 < pool_window_V_201_fu_1667_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_158_fu_2443_p2 = ((select_ln65_156_fu_2437_p3 < select_ln65_157_reg_2971) ? 1'b1 : 1'b0);

assign icmp_ln1651_159_fu_1733_p2 = ((pool_window_V_202_fu_1701_p3 < pool_window_V_203_fu_1709_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_160_fu_1739_p2 = ((pool_window_V_204_fu_1717_p3 < pool_window_V_205_fu_1725_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_161_fu_2484_p2 = ((select_ln65_159_fu_2478_p3 < select_ln65_160_reg_2992) ? 1'b1 : 1'b0);

assign icmp_ln1651_162_fu_1791_p2 = ((pool_window_V_206_fu_1759_p3 < pool_window_V_207_fu_1767_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_163_fu_1797_p2 = ((pool_window_V_208_fu_1775_p3 < pool_window_V_209_fu_1783_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_164_fu_2525_p2 = ((select_ln65_162_fu_2519_p3 < select_ln65_163_reg_3013) ? 1'b1 : 1'b0);

assign icmp_ln1651_165_fu_1849_p2 = ((pool_window_V_210_fu_1817_p3 < pool_window_V_211_fu_1825_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_166_fu_1855_p2 = ((pool_window_V_212_fu_1833_p3 < pool_window_V_213_fu_1841_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_167_fu_2566_p2 = ((select_ln65_165_fu_2560_p3 < select_ln65_166_reg_3034) ? 1'b1 : 1'b0);

assign icmp_ln1651_168_fu_1907_p2 = ((pool_window_V_214_fu_1875_p3 < pool_window_V_215_fu_1883_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_169_fu_1913_p2 = ((pool_window_V_216_fu_1891_p3 < pool_window_V_217_fu_1899_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_170_fu_2607_p2 = ((select_ln65_168_fu_2601_p3 < select_ln65_169_reg_3055) ? 1'b1 : 1'b0);

assign icmp_ln1651_171_fu_1965_p2 = ((pool_window_V_218_fu_1933_p3 < pool_window_V_219_fu_1941_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_172_fu_1971_p2 = ((pool_window_V_220_fu_1949_p3 < pool_window_V_221_fu_1957_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_173_fu_2648_p2 = ((select_ln65_171_fu_2642_p3 < select_ln65_172_reg_3076) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1095_p2 = ((pool_window_V_fu_1063_p3 < pool_window_V_159_fu_1071_p3) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_1047_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln55_8_fu_314_p2 = (($signed(pY_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_9_fu_320_p2 = (($signed(pX_2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_300_p2 = ((sX_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_332_p2 = ((add_ln76_fu_326_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_386_p2 = ((add_ln80_fu_380_p2 == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_1995_p2 = ((sY_2 == 32'd1) ? 1'b1 : 1'b0);

assign layer5_out_din = or_ln72_s_fu_2666_p18;

assign or_ln72_s_fu_2666_p18 = {{{{{{{{{{{{{{{{{select_ln65_173_fu_2659_p3}, {2'd0}}, {zext_ln837_38_fu_2633_p1}}, {zext_ln837_37_fu_2592_p1}}, {zext_ln837_36_fu_2551_p1}}, {zext_ln837_35_fu_2510_p1}}, {zext_ln837_34_fu_2469_p1}}, {zext_ln837_33_fu_2428_p1}}, {zext_ln837_32_fu_2387_p1}}, {zext_ln837_31_fu_2346_p1}}, {zext_ln837_30_fu_2305_p1}}, {zext_ln837_29_fu_2264_p1}}, {zext_ln837_fu_2223_p1}}, {zext_ln48_9_fu_2182_p1}}, {zext_ln48_8_fu_2141_p1}}, {zext_ln48_7_fu_2100_p1}}, {zext_ln48_fu_2059_p1}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_d0 = {{layer4_out_dout[95:90]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_d0 = {{layer4_out_dout[89:84]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_d0 = {{layer4_out_dout[83:78]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_d0 = {{layer4_out_dout[77:72]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 = {{layer4_out_dout[71:66]}};

assign p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 = {{layer4_out_dout[65:60]}};

assign pool_window_V_159_fu_1071_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_19_q0}, {2'd0}};

assign pool_window_V_160_fu_1079_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_95}, {2'd0}};

assign pool_window_V_161_fu_1087_p3 = {{trunc_ln115_fu_409_p1}, {2'd0}};

assign pool_window_V_162_fu_1121_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_112}, {2'd0}};

assign pool_window_V_163_fu_1129_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_q0}, {2'd0}};

assign pool_window_V_164_fu_1137_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_94}, {2'd0}};

assign pool_window_V_165_fu_1145_p3 = {{trunc_ln115_38_fu_433_p4}, {2'd0}};

assign pool_window_V_166_fu_1179_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_113}, {2'd0}};

assign pool_window_V_167_fu_1187_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_q0}, {2'd0}};

assign pool_window_V_168_fu_1195_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_93}, {2'd0}};

assign pool_window_V_169_fu_1203_p3 = {{trunc_ln115_39_fu_443_p4}, {2'd0}};

assign pool_window_V_170_fu_1237_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_114}, {2'd0}};

assign pool_window_V_171_fu_1245_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_q0}, {2'd0}};

assign pool_window_V_172_fu_1253_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_92}, {2'd0}};

assign pool_window_V_173_fu_1261_p3 = {{trunc_ln115_40_fu_453_p4}, {2'd0}};

assign pool_window_V_174_fu_1295_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_115}, {2'd0}};

assign pool_window_V_175_fu_1303_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_q0}, {2'd0}};

assign pool_window_V_176_fu_1311_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_91}, {2'd0}};

assign pool_window_V_177_fu_1319_p3 = {{trunc_ln115_41_fu_463_p4}, {2'd0}};

assign pool_window_V_178_fu_1353_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_116}, {2'd0}};

assign pool_window_V_179_fu_1361_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_q0}, {2'd0}};

assign pool_window_V_180_fu_1369_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_90}, {2'd0}};

assign pool_window_V_181_fu_1377_p3 = {{trunc_ln115_42_fu_473_p4}, {2'd0}};

assign pool_window_V_182_fu_1411_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_117}, {2'd0}};

assign pool_window_V_183_fu_1419_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_q0}, {2'd0}};

assign pool_window_V_184_fu_1427_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_89}, {2'd0}};

assign pool_window_V_185_fu_1435_p3 = {{trunc_ln115_43_fu_483_p4}, {2'd0}};

assign pool_window_V_186_fu_1469_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_118}, {2'd0}};

assign pool_window_V_187_fu_1477_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_q0}, {2'd0}};

assign pool_window_V_188_fu_1485_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_88}, {2'd0}};

assign pool_window_V_189_fu_1493_p3 = {{trunc_ln115_44_fu_493_p4}, {2'd0}};

assign pool_window_V_190_fu_1527_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_119}, {2'd0}};

assign pool_window_V_191_fu_1535_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_q0}, {2'd0}};

assign pool_window_V_192_fu_1543_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_87}, {2'd0}};

assign pool_window_V_193_fu_1551_p3 = {{trunc_ln115_45_fu_503_p4}, {2'd0}};

assign pool_window_V_194_fu_1585_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_120}, {2'd0}};

assign pool_window_V_195_fu_1593_p3 = {{void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_q0}, {2'd0}};

assign pool_window_V_196_fu_1601_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_86}, {2'd0}};

assign pool_window_V_197_fu_1609_p3 = {{trunc_ln115_46_fu_513_p4}, {2'd0}};

assign pool_window_V_198_fu_1643_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_121}, {2'd0}};

assign pool_window_V_199_fu_1651_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_25_q0}, {2'd0}};

assign pool_window_V_200_fu_1659_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_85}, {2'd0}};

assign pool_window_V_201_fu_1667_p3 = {{trunc_ln115_47_fu_523_p4}, {2'd0}};

assign pool_window_V_202_fu_1701_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_122}, {2'd0}};

assign pool_window_V_203_fu_1709_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_24_q0}, {2'd0}};

assign pool_window_V_204_fu_1717_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_84}, {2'd0}};

assign pool_window_V_205_fu_1725_p3 = {{trunc_ln115_48_fu_533_p4}, {2'd0}};

assign pool_window_V_206_fu_1759_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99}, {2'd0}};

assign pool_window_V_207_fu_1767_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_23_q0}, {2'd0}};

assign pool_window_V_208_fu_1775_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_83}, {2'd0}};

assign pool_window_V_209_fu_1783_p3 = {{trunc_ln115_49_fu_543_p4}, {2'd0}};

assign pool_window_V_210_fu_1817_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98}, {2'd0}};

assign pool_window_V_211_fu_1825_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_22_q0}, {2'd0}};

assign pool_window_V_212_fu_1833_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_82}, {2'd0}};

assign pool_window_V_213_fu_1841_p3 = {{trunc_ln115_50_fu_553_p4}, {2'd0}};

assign pool_window_V_214_fu_1875_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97}, {2'd0}};

assign pool_window_V_215_fu_1883_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_21_q0}, {2'd0}};

assign pool_window_V_216_fu_1891_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_81}, {2'd0}};

assign pool_window_V_217_fu_1899_p3 = {{trunc_ln115_s_fu_413_p4}, {2'd0}};

assign pool_window_V_218_fu_1933_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96}, {2'd0}};

assign pool_window_V_219_fu_1941_p3 = {{p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0EL_20_q0}, {2'd0}};

assign pool_window_V_220_fu_1949_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_80}, {2'd0}};

assign pool_window_V_221_fu_1957_p3 = {{trunc_ln115_37_fu_423_p4}, {2'd0}};

assign pool_window_V_fu_1063_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111}, {2'd0}};

assign res_pack_data_7_fu_2092_p3 = {{select_ln65_131_fu_2085_p3}, {2'd0}};

assign res_pack_data_8_fu_2133_p3 = {{select_ln65_134_fu_2126_p3}, {2'd0}};

assign res_pack_data_9_fu_2174_p3 = {{select_ln65_137_fu_2167_p3}, {2'd0}};

assign res_pack_data_fu_2051_p3 = {{select_ln65_128_fu_2044_p3}, {2'd0}};

assign select_ln65_127_fu_1113_p3 = ((xor_ln1651_127_fu_1107_p2[0:0] == 1'b1) ? pool_window_V_160_fu_1079_p3 : pool_window_V_161_fu_1087_p3);

assign select_ln65_128_fu_2044_p3 = ((xor_ln1651_128_fu_2038_p2[0:0] == 1'b1) ? select_ln65_fu_2027_p3 : select_ln65_127_reg_2761);

assign select_ln65_129_fu_2068_p3 = ((xor_ln1651_129_fu_2063_p2[0:0] == 1'b1) ? pool_window_V_162_reg_2767 : pool_window_V_163_reg_2772);

assign select_ln65_130_fu_1171_p3 = ((xor_ln1651_130_fu_1165_p2[0:0] == 1'b1) ? pool_window_V_164_fu_1137_p3 : pool_window_V_165_fu_1145_p3);

assign select_ln65_131_fu_2085_p3 = ((xor_ln1651_131_fu_2079_p2[0:0] == 1'b1) ? select_ln65_129_fu_2068_p3 : select_ln65_130_reg_2782);

assign select_ln65_132_fu_2109_p3 = ((xor_ln1651_132_fu_2104_p2[0:0] == 1'b1) ? pool_window_V_166_reg_2788 : pool_window_V_167_reg_2793);

assign select_ln65_133_fu_1229_p3 = ((xor_ln1651_133_fu_1223_p2[0:0] == 1'b1) ? pool_window_V_168_fu_1195_p3 : pool_window_V_169_fu_1203_p3);

assign select_ln65_134_fu_2126_p3 = ((xor_ln1651_134_fu_2120_p2[0:0] == 1'b1) ? select_ln65_132_fu_2109_p3 : select_ln65_133_reg_2803);

assign select_ln65_135_fu_2150_p3 = ((xor_ln1651_135_fu_2145_p2[0:0] == 1'b1) ? pool_window_V_170_reg_2809 : pool_window_V_171_reg_2814);

assign select_ln65_136_fu_1287_p3 = ((xor_ln1651_136_fu_1281_p2[0:0] == 1'b1) ? pool_window_V_172_fu_1253_p3 : pool_window_V_173_fu_1261_p3);

assign select_ln65_137_fu_2167_p3 = ((xor_ln1651_137_fu_2161_p2[0:0] == 1'b1) ? select_ln65_135_fu_2150_p3 : select_ln65_136_reg_2824);

assign select_ln65_138_fu_2191_p3 = ((xor_ln1651_138_fu_2186_p2[0:0] == 1'b1) ? pool_window_V_174_reg_2830 : pool_window_V_175_reg_2835);

assign select_ln65_139_fu_1345_p3 = ((xor_ln1651_139_fu_1339_p2[0:0] == 1'b1) ? pool_window_V_176_fu_1311_p3 : pool_window_V_177_fu_1319_p3);

assign select_ln65_140_fu_2208_p3 = ((xor_ln1651_140_fu_2202_p2[0:0] == 1'b1) ? select_ln65_138_fu_2191_p3 : select_ln65_139_reg_2845);

assign select_ln65_141_fu_2232_p3 = ((xor_ln1651_141_fu_2227_p2[0:0] == 1'b1) ? pool_window_V_178_reg_2851 : pool_window_V_179_reg_2856);

assign select_ln65_142_fu_1403_p3 = ((xor_ln1651_142_fu_1397_p2[0:0] == 1'b1) ? pool_window_V_180_fu_1369_p3 : pool_window_V_181_fu_1377_p3);

assign select_ln65_143_fu_2249_p3 = ((xor_ln1651_143_fu_2243_p2[0:0] == 1'b1) ? select_ln65_141_fu_2232_p3 : select_ln65_142_reg_2866);

assign select_ln65_144_fu_2273_p3 = ((xor_ln1651_144_fu_2268_p2[0:0] == 1'b1) ? pool_window_V_182_reg_2872 : pool_window_V_183_reg_2877);

assign select_ln65_145_fu_1461_p3 = ((xor_ln1651_145_fu_1455_p2[0:0] == 1'b1) ? pool_window_V_184_fu_1427_p3 : pool_window_V_185_fu_1435_p3);

assign select_ln65_146_fu_2290_p3 = ((xor_ln1651_146_fu_2284_p2[0:0] == 1'b1) ? select_ln65_144_fu_2273_p3 : select_ln65_145_reg_2887);

assign select_ln65_147_fu_2314_p3 = ((xor_ln1651_147_fu_2309_p2[0:0] == 1'b1) ? pool_window_V_186_reg_2893 : pool_window_V_187_reg_2898);

assign select_ln65_148_fu_1519_p3 = ((xor_ln1651_148_fu_1513_p2[0:0] == 1'b1) ? pool_window_V_188_fu_1485_p3 : pool_window_V_189_fu_1493_p3);

assign select_ln65_149_fu_2331_p3 = ((xor_ln1651_149_fu_2325_p2[0:0] == 1'b1) ? select_ln65_147_fu_2314_p3 : select_ln65_148_reg_2908);

assign select_ln65_150_fu_2355_p3 = ((xor_ln1651_150_fu_2350_p2[0:0] == 1'b1) ? pool_window_V_190_reg_2914 : pool_window_V_191_reg_2919);

assign select_ln65_151_fu_1577_p3 = ((xor_ln1651_151_fu_1571_p2[0:0] == 1'b1) ? pool_window_V_192_fu_1543_p3 : pool_window_V_193_fu_1551_p3);

assign select_ln65_152_fu_2372_p3 = ((xor_ln1651_152_fu_2366_p2[0:0] == 1'b1) ? select_ln65_150_fu_2355_p3 : select_ln65_151_reg_2929);

assign select_ln65_153_fu_2396_p3 = ((xor_ln1651_153_fu_2391_p2[0:0] == 1'b1) ? pool_window_V_194_reg_2935 : pool_window_V_195_reg_2940);

assign select_ln65_154_fu_1635_p3 = ((xor_ln1651_154_fu_1629_p2[0:0] == 1'b1) ? pool_window_V_196_fu_1601_p3 : pool_window_V_197_fu_1609_p3);

assign select_ln65_155_fu_2413_p3 = ((xor_ln1651_155_fu_2407_p2[0:0] == 1'b1) ? select_ln65_153_fu_2396_p3 : select_ln65_154_reg_2950);

assign select_ln65_156_fu_2437_p3 = ((xor_ln1651_156_fu_2432_p2[0:0] == 1'b1) ? pool_window_V_198_reg_2956 : pool_window_V_199_reg_2961);

assign select_ln65_157_fu_1693_p3 = ((xor_ln1651_157_fu_1687_p2[0:0] == 1'b1) ? pool_window_V_200_fu_1659_p3 : pool_window_V_201_fu_1667_p3);

assign select_ln65_158_fu_2454_p3 = ((xor_ln1651_158_fu_2448_p2[0:0] == 1'b1) ? select_ln65_156_fu_2437_p3 : select_ln65_157_reg_2971);

assign select_ln65_159_fu_2478_p3 = ((xor_ln1651_159_fu_2473_p2[0:0] == 1'b1) ? pool_window_V_202_reg_2977 : pool_window_V_203_reg_2982);

assign select_ln65_160_fu_1751_p3 = ((xor_ln1651_160_fu_1745_p2[0:0] == 1'b1) ? pool_window_V_204_fu_1717_p3 : pool_window_V_205_fu_1725_p3);

assign select_ln65_161_fu_2495_p3 = ((xor_ln1651_161_fu_2489_p2[0:0] == 1'b1) ? select_ln65_159_fu_2478_p3 : select_ln65_160_reg_2992);

assign select_ln65_162_fu_2519_p3 = ((xor_ln1651_162_fu_2514_p2[0:0] == 1'b1) ? pool_window_V_206_reg_2998 : pool_window_V_207_reg_3003);

assign select_ln65_163_fu_1809_p3 = ((xor_ln1651_163_fu_1803_p2[0:0] == 1'b1) ? pool_window_V_208_fu_1775_p3 : pool_window_V_209_fu_1783_p3);

assign select_ln65_164_fu_2536_p3 = ((xor_ln1651_164_fu_2530_p2[0:0] == 1'b1) ? select_ln65_162_fu_2519_p3 : select_ln65_163_reg_3013);

assign select_ln65_165_fu_2560_p3 = ((xor_ln1651_165_fu_2555_p2[0:0] == 1'b1) ? pool_window_V_210_reg_3019 : pool_window_V_211_reg_3024);

assign select_ln65_166_fu_1867_p3 = ((xor_ln1651_166_fu_1861_p2[0:0] == 1'b1) ? pool_window_V_212_fu_1833_p3 : pool_window_V_213_fu_1841_p3);

assign select_ln65_167_fu_2577_p3 = ((xor_ln1651_167_fu_2571_p2[0:0] == 1'b1) ? select_ln65_165_fu_2560_p3 : select_ln65_166_reg_3034);

assign select_ln65_168_fu_2601_p3 = ((xor_ln1651_168_fu_2596_p2[0:0] == 1'b1) ? pool_window_V_214_reg_3040 : pool_window_V_215_reg_3045);

assign select_ln65_169_fu_1925_p3 = ((xor_ln1651_169_fu_1919_p2[0:0] == 1'b1) ? pool_window_V_216_fu_1891_p3 : pool_window_V_217_fu_1899_p3);

assign select_ln65_170_fu_2618_p3 = ((xor_ln1651_170_fu_2612_p2[0:0] == 1'b1) ? select_ln65_168_fu_2601_p3 : select_ln65_169_reg_3055);

assign select_ln65_171_fu_2642_p3 = ((xor_ln1651_171_fu_2637_p2[0:0] == 1'b1) ? pool_window_V_218_reg_3061 : pool_window_V_219_reg_3066);

assign select_ln65_172_fu_1983_p3 = ((xor_ln1651_172_fu_1977_p2[0:0] == 1'b1) ? pool_window_V_220_fu_1949_p3 : pool_window_V_221_fu_1957_p3);

assign select_ln65_173_fu_2659_p3 = ((xor_ln1651_173_fu_2653_p2[0:0] == 1'b1) ? select_ln65_171_fu_2642_p3 : select_ln65_172_reg_3076);

assign select_ln65_fu_2027_p3 = ((xor_ln1651_fu_2022_p2[0:0] == 1'b1) ? pool_window_V_reg_2746 : pool_window_V_159_reg_2751);

assign select_ln86_fu_2001_p3 = ((icmp_ln86_fu_1995_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln91_fu_344_p3 = ((icmp_ln55_fu_300_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign shl_ln841_27_fu_2297_p3 = {{select_ln65_146_fu_2290_p3}, {2'd0}};

assign shl_ln841_28_fu_2338_p3 = {{select_ln65_149_fu_2331_p3}, {2'd0}};

assign shl_ln841_29_fu_2379_p3 = {{select_ln65_152_fu_2372_p3}, {2'd0}};

assign shl_ln841_30_fu_2420_p3 = {{select_ln65_155_fu_2413_p3}, {2'd0}};

assign shl_ln841_31_fu_2461_p3 = {{select_ln65_158_fu_2454_p3}, {2'd0}};

assign shl_ln841_32_fu_2502_p3 = {{select_ln65_161_fu_2495_p3}, {2'd0}};

assign shl_ln841_33_fu_2543_p3 = {{select_ln65_164_fu_2536_p3}, {2'd0}};

assign shl_ln841_34_fu_2584_p3 = {{select_ln65_167_fu_2577_p3}, {2'd0}};

assign shl_ln841_35_fu_2625_p3 = {{select_ln65_170_fu_2618_p3}, {2'd0}};

assign shl_ln841_s_fu_2256_p3 = {{select_ln65_143_fu_2249_p3}, {2'd0}};

assign shl_ln_fu_2215_p3 = {{select_ln65_140_fu_2208_p3}, {2'd0}};

assign start_out = real_start;

assign trunc_ln115_37_fu_423_p4 = {{layer4_out_dout[95:90]}};

assign trunc_ln115_38_fu_433_p4 = {{layer4_out_dout[11:6]}};

assign trunc_ln115_39_fu_443_p4 = {{layer4_out_dout[17:12]}};

assign trunc_ln115_40_fu_453_p4 = {{layer4_out_dout[23:18]}};

assign trunc_ln115_41_fu_463_p4 = {{layer4_out_dout[29:24]}};

assign trunc_ln115_42_fu_473_p4 = {{layer4_out_dout[35:30]}};

assign trunc_ln115_43_fu_483_p4 = {{layer4_out_dout[41:36]}};

assign trunc_ln115_44_fu_493_p4 = {{layer4_out_dout[47:42]}};

assign trunc_ln115_45_fu_503_p4 = {{layer4_out_dout[53:48]}};

assign trunc_ln115_46_fu_513_p4 = {{layer4_out_dout[59:54]}};

assign trunc_ln115_47_fu_523_p4 = {{layer4_out_dout[65:60]}};

assign trunc_ln115_48_fu_533_p4 = {{layer4_out_dout[71:66]}};

assign trunc_ln115_49_fu_543_p4 = {{layer4_out_dout[77:72]}};

assign trunc_ln115_50_fu_553_p4 = {{layer4_out_dout[83:78]}};

assign trunc_ln115_fu_409_p1 = layer4_out_dout[5:0];

assign trunc_ln115_s_fu_413_p4 = {{layer4_out_dout[89:84]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_10_d0 = {{layer4_out_dout[59:54]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_11_d0 = {{layer4_out_dout[53:48]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_12_d0 = {{layer4_out_dout[47:42]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_13_d0 = {{layer4_out_dout[41:36]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_14_d0 = {{layer4_out_dout[35:30]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_15_d0 = {{layer4_out_dout[29:24]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_16_d0 = {{layer4_out_dout[23:18]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_17_d0 = {{layer4_out_dout[17:12]}};

assign void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_18_d0 = {{layer4_out_dout[11:6]}};

assign xor_ln1651_127_fu_1107_p2 = (icmp_ln1651_127_fu_1101_p2 ^ 1'd1);

assign xor_ln1651_128_fu_2038_p2 = (icmp_ln1651_128_fu_2033_p2 ^ 1'd1);

assign xor_ln1651_129_fu_2063_p2 = (icmp_ln1651_129_reg_2777 ^ 1'd1);

assign xor_ln1651_130_fu_1165_p2 = (icmp_ln1651_130_fu_1159_p2 ^ 1'd1);

assign xor_ln1651_131_fu_2079_p2 = (icmp_ln1651_131_fu_2074_p2 ^ 1'd1);

assign xor_ln1651_132_fu_2104_p2 = (icmp_ln1651_132_reg_2798 ^ 1'd1);

assign xor_ln1651_133_fu_1223_p2 = (icmp_ln1651_133_fu_1217_p2 ^ 1'd1);

assign xor_ln1651_134_fu_2120_p2 = (icmp_ln1651_134_fu_2115_p2 ^ 1'd1);

assign xor_ln1651_135_fu_2145_p2 = (icmp_ln1651_135_reg_2819 ^ 1'd1);

assign xor_ln1651_136_fu_1281_p2 = (icmp_ln1651_136_fu_1275_p2 ^ 1'd1);

assign xor_ln1651_137_fu_2161_p2 = (icmp_ln1651_137_fu_2156_p2 ^ 1'd1);

assign xor_ln1651_138_fu_2186_p2 = (icmp_ln1651_138_reg_2840 ^ 1'd1);

assign xor_ln1651_139_fu_1339_p2 = (icmp_ln1651_139_fu_1333_p2 ^ 1'd1);

assign xor_ln1651_140_fu_2202_p2 = (icmp_ln1651_140_fu_2197_p2 ^ 1'd1);

assign xor_ln1651_141_fu_2227_p2 = (icmp_ln1651_141_reg_2861 ^ 1'd1);

assign xor_ln1651_142_fu_1397_p2 = (icmp_ln1651_142_fu_1391_p2 ^ 1'd1);

assign xor_ln1651_143_fu_2243_p2 = (icmp_ln1651_143_fu_2238_p2 ^ 1'd1);

assign xor_ln1651_144_fu_2268_p2 = (icmp_ln1651_144_reg_2882 ^ 1'd1);

assign xor_ln1651_145_fu_1455_p2 = (icmp_ln1651_145_fu_1449_p2 ^ 1'd1);

assign xor_ln1651_146_fu_2284_p2 = (icmp_ln1651_146_fu_2279_p2 ^ 1'd1);

assign xor_ln1651_147_fu_2309_p2 = (icmp_ln1651_147_reg_2903 ^ 1'd1);

assign xor_ln1651_148_fu_1513_p2 = (icmp_ln1651_148_fu_1507_p2 ^ 1'd1);

assign xor_ln1651_149_fu_2325_p2 = (icmp_ln1651_149_fu_2320_p2 ^ 1'd1);

assign xor_ln1651_150_fu_2350_p2 = (icmp_ln1651_150_reg_2924 ^ 1'd1);

assign xor_ln1651_151_fu_1571_p2 = (icmp_ln1651_151_fu_1565_p2 ^ 1'd1);

assign xor_ln1651_152_fu_2366_p2 = (icmp_ln1651_152_fu_2361_p2 ^ 1'd1);

assign xor_ln1651_153_fu_2391_p2 = (icmp_ln1651_153_reg_2945 ^ 1'd1);

assign xor_ln1651_154_fu_1629_p2 = (icmp_ln1651_154_fu_1623_p2 ^ 1'd1);

assign xor_ln1651_155_fu_2407_p2 = (icmp_ln1651_155_fu_2402_p2 ^ 1'd1);

assign xor_ln1651_156_fu_2432_p2 = (icmp_ln1651_156_reg_2966 ^ 1'd1);

assign xor_ln1651_157_fu_1687_p2 = (icmp_ln1651_157_fu_1681_p2 ^ 1'd1);

assign xor_ln1651_158_fu_2448_p2 = (icmp_ln1651_158_fu_2443_p2 ^ 1'd1);

assign xor_ln1651_159_fu_2473_p2 = (icmp_ln1651_159_reg_2987 ^ 1'd1);

assign xor_ln1651_160_fu_1745_p2 = (icmp_ln1651_160_fu_1739_p2 ^ 1'd1);

assign xor_ln1651_161_fu_2489_p2 = (icmp_ln1651_161_fu_2484_p2 ^ 1'd1);

assign xor_ln1651_162_fu_2514_p2 = (icmp_ln1651_162_reg_3008 ^ 1'd1);

assign xor_ln1651_163_fu_1803_p2 = (icmp_ln1651_163_fu_1797_p2 ^ 1'd1);

assign xor_ln1651_164_fu_2530_p2 = (icmp_ln1651_164_fu_2525_p2 ^ 1'd1);

assign xor_ln1651_165_fu_2555_p2 = (icmp_ln1651_165_reg_3029 ^ 1'd1);

assign xor_ln1651_166_fu_1861_p2 = (icmp_ln1651_166_fu_1855_p2 ^ 1'd1);

assign xor_ln1651_167_fu_2571_p2 = (icmp_ln1651_167_fu_2566_p2 ^ 1'd1);

assign xor_ln1651_168_fu_2596_p2 = (icmp_ln1651_168_reg_3050 ^ 1'd1);

assign xor_ln1651_169_fu_1919_p2 = (icmp_ln1651_169_fu_1913_p2 ^ 1'd1);

assign xor_ln1651_170_fu_2612_p2 = (icmp_ln1651_170_fu_2607_p2 ^ 1'd1);

assign xor_ln1651_171_fu_2637_p2 = (icmp_ln1651_171_reg_3071 ^ 1'd1);

assign xor_ln1651_172_fu_1977_p2 = (icmp_ln1651_172_fu_1971_p2 ^ 1'd1);

assign xor_ln1651_173_fu_2653_p2 = (icmp_ln1651_173_fu_2648_p2 ^ 1'd1);

assign xor_ln1651_fu_2022_p2 = (icmp_ln1651_reg_2756 ^ 1'd1);

assign zext_ln48_7_fu_2100_p1 = res_pack_data_7_fu_2092_p3;

assign zext_ln48_8_fu_2141_p1 = res_pack_data_8_fu_2133_p3;

assign zext_ln48_9_fu_2182_p1 = res_pack_data_9_fu_2174_p3;

assign zext_ln48_fu_2059_p1 = res_pack_data_fu_2051_p3;

assign zext_ln837_29_fu_2264_p1 = shl_ln841_s_fu_2256_p3;

assign zext_ln837_30_fu_2305_p1 = shl_ln841_27_fu_2297_p3;

assign zext_ln837_31_fu_2346_p1 = shl_ln841_28_fu_2338_p3;

assign zext_ln837_32_fu_2387_p1 = shl_ln841_29_fu_2379_p3;

assign zext_ln837_33_fu_2428_p1 = shl_ln841_30_fu_2420_p3;

assign zext_ln837_34_fu_2469_p1 = shl_ln841_31_fu_2461_p3;

assign zext_ln837_35_fu_2510_p1 = shl_ln841_32_fu_2502_p3;

assign zext_ln837_36_fu_2551_p1 = shl_ln841_33_fu_2543_p3;

assign zext_ln837_37_fu_2592_p1 = shl_ln841_34_fu_2584_p3;

assign zext_ln837_38_fu_2633_p1 = shl_ln841_35_fu_2625_p3;

assign zext_ln837_fu_2223_p1 = shl_ln_fu_2215_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_2746[1:0] <= 2'b00;
    pool_window_V_159_reg_2751[1:0] <= 2'b00;
    select_ln65_127_reg_2761[1:0] <= 2'b00;
    pool_window_V_162_reg_2767[1:0] <= 2'b00;
    pool_window_V_163_reg_2772[1:0] <= 2'b00;
    select_ln65_130_reg_2782[1:0] <= 2'b00;
    pool_window_V_166_reg_2788[1:0] <= 2'b00;
    pool_window_V_167_reg_2793[1:0] <= 2'b00;
    select_ln65_133_reg_2803[1:0] <= 2'b00;
    pool_window_V_170_reg_2809[1:0] <= 2'b00;
    pool_window_V_171_reg_2814[1:0] <= 2'b00;
    select_ln65_136_reg_2824[1:0] <= 2'b00;
    pool_window_V_174_reg_2830[1:0] <= 2'b00;
    pool_window_V_175_reg_2835[1:0] <= 2'b00;
    select_ln65_139_reg_2845[1:0] <= 2'b00;
    pool_window_V_178_reg_2851[1:0] <= 2'b00;
    pool_window_V_179_reg_2856[1:0] <= 2'b00;
    select_ln65_142_reg_2866[1:0] <= 2'b00;
    pool_window_V_182_reg_2872[1:0] <= 2'b00;
    pool_window_V_183_reg_2877[1:0] <= 2'b00;
    select_ln65_145_reg_2887[1:0] <= 2'b00;
    pool_window_V_186_reg_2893[1:0] <= 2'b00;
    pool_window_V_187_reg_2898[1:0] <= 2'b00;
    select_ln65_148_reg_2908[1:0] <= 2'b00;
    pool_window_V_190_reg_2914[1:0] <= 2'b00;
    pool_window_V_191_reg_2919[1:0] <= 2'b00;
    select_ln65_151_reg_2929[1:0] <= 2'b00;
    pool_window_V_194_reg_2935[1:0] <= 2'b00;
    pool_window_V_195_reg_2940[1:0] <= 2'b00;
    select_ln65_154_reg_2950[1:0] <= 2'b00;
    pool_window_V_198_reg_2956[1:0] <= 2'b00;
    pool_window_V_199_reg_2961[1:0] <= 2'b00;
    select_ln65_157_reg_2971[1:0] <= 2'b00;
    pool_window_V_202_reg_2977[1:0] <= 2'b00;
    pool_window_V_203_reg_2982[1:0] <= 2'b00;
    select_ln65_160_reg_2992[1:0] <= 2'b00;
    pool_window_V_206_reg_2998[1:0] <= 2'b00;
    pool_window_V_207_reg_3003[1:0] <= 2'b00;
    select_ln65_163_reg_3013[1:0] <= 2'b00;
    pool_window_V_210_reg_3019[1:0] <= 2'b00;
    pool_window_V_211_reg_3024[1:0] <= 2'b00;
    select_ln65_166_reg_3034[1:0] <= 2'b00;
    pool_window_V_214_reg_3040[1:0] <= 2'b00;
    pool_window_V_215_reg_3045[1:0] <= 2'b00;
    select_ln65_169_reg_3055[1:0] <= 2'b00;
    pool_window_V_218_reg_3061[1:0] <= 2'b00;
    pool_window_V_219_reg_3066[1:0] <= 2'b00;
    select_ln65_172_reg_3076[1:0] <= 2'b00;
end

endmodule //alveo_hls4ml_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
