{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 20.8,
        "exec_time(ms)": 893.2,
        "elaboration_time(ms)": 860.3,
        "optimization_time(ms)": 2.7,
        "techmap_time(ms)": 7.9,
        "synthesis_time(ms)": 871,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 191,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 191,
        "Total Node": 2656
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 19.7,
        "exec_time(ms)": 879,
        "elaboration_time(ms)": 858.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12.5,
        "synthesis_time(ms)": 871.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 20,
        "exec_time(ms)": 864.9,
        "elaboration_time(ms)": 837.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 11.8,
        "synthesis_time(ms)": 849.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 865.9,
        "elaboration_time(ms)": 846.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 12,
        "synthesis_time(ms)": 858.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 257.2,
        "elaboration_time(ms)": 244.7,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 247,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 60,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 60,
        "Total Node": 893
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 254.3,
        "elaboration_time(ms)": 248.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 251.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 262.3,
        "elaboration_time(ms)": 246.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.8,
        "synthesis_time(ms)": 249.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 261.9,
        "elaboration_time(ms)": 256.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.5,
        "synthesis_time(ms)": 259.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 1404.4,
        "elaboration_time(ms)": 1334.4,
        "optimization_time(ms)": 8.2,
        "techmap_time(ms)": 21.4,
        "synthesis_time(ms)": 1364.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 362,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 362,
        "Total Node": 6553
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 1374.3,
        "elaboration_time(ms)": 1320.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 35.2,
        "synthesis_time(ms)": 1355.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 1373.2,
        "elaboration_time(ms)": 1308.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 36.1,
        "synthesis_time(ms)": 1344.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 1390.4,
        "elaboration_time(ms)": 1336.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 35,
        "synthesis_time(ms)": 1371.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 26.8,
        "exec_time(ms)": 959.6,
        "elaboration_time(ms)": 911.1,
        "optimization_time(ms)": 4.6,
        "techmap_time(ms)": 14.8,
        "synthesis_time(ms)": 930.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 298,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 298,
        "Total Node": 4201
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 910.7,
        "elaboration_time(ms)": 878.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 898.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 911.8,
        "elaboration_time(ms)": 871.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.6,
        "synthesis_time(ms)": 890.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 884.5,
        "elaboration_time(ms)": 855.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.2,
        "synthesis_time(ms)": 873.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 5295.9,
        "elaboration_time(ms)": 5216.1,
        "optimization_time(ms)": 7.4,
        "techmap_time(ms)": 22,
        "synthesis_time(ms)": 5245.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 335,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 335,
        "Total Node": 6321
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 5335.7,
        "elaboration_time(ms)": 5264.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 46.4,
        "synthesis_time(ms)": 5311.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 5318.4,
        "elaboration_time(ms)": 5238.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 47.4,
        "synthesis_time(ms)": 5286.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 5256.8,
        "elaboration_time(ms)": 5185.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 43.7,
        "synthesis_time(ms)": 5229.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 412.1,
        "elaboration_time(ms)": 392.2,
        "optimization_time(ms)": 1.2,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 396.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 74,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 74,
        "Total Node": 1297
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 388,
        "elaboration_time(ms)": 378.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.9,
        "synthesis_time(ms)": 383.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 407.7,
        "elaboration_time(ms)": 388.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 393.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 400.8,
        "elaboration_time(ms)": 392.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.9,
        "synthesis_time(ms)": 397.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 87.3,
        "exec_time(ms)": 4197.9,
        "elaboration_time(ms)": 4007.9,
        "optimization_time(ms)": 22.2,
        "techmap_time(ms)": 63.9,
        "synthesis_time(ms)": 4094.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 886,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 886,
        "Total Node": 17733
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 82.5,
        "exec_time(ms)": 4109.8,
        "elaboration_time(ms)": 3943.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 108.9,
        "synthesis_time(ms)": 4052.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 82.6,
        "exec_time(ms)": 4150.5,
        "elaboration_time(ms)": 3974.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 109.5,
        "synthesis_time(ms)": 4084.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 82.2,
        "exec_time(ms)": 4149.2,
        "elaboration_time(ms)": 3986.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 107.8,
        "synthesis_time(ms)": 4094.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 51.9,
        "exec_time(ms)": 2031.8,
        "elaboration_time(ms)": 1912.2,
        "optimization_time(ms)": 13.5,
        "techmap_time(ms)": 40.8,
        "synthesis_time(ms)": 1966.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 544,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 544,
        "Total Node": 9769
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 2018,
        "elaboration_time(ms)": 1922.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 64.6,
        "synthesis_time(ms)": 1987,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 2030.6,
        "elaboration_time(ms)": 1934.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 58.7,
        "synthesis_time(ms)": 1993.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 48.7,
        "exec_time(ms)": 1997.1,
        "elaboration_time(ms)": 1907.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 60.6,
        "synthesis_time(ms)": 1968.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 403,
        "elaboration_time(ms)": 380.8,
        "optimization_time(ms)": 1.7,
        "techmap_time(ms)": 4,
        "synthesis_time(ms)": 386.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 114,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 114,
        "Total Node": 1591
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 387.4,
        "elaboration_time(ms)": 375.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.2,
        "synthesis_time(ms)": 382.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 378.5,
        "elaboration_time(ms)": 358,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.5,
        "synthesis_time(ms)": 364.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 388,
        "elaboration_time(ms)": 376.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.9,
        "synthesis_time(ms)": 383.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 163.4,
        "exec_time(ms)": 7695.6,
        "elaboration_time(ms)": 7434,
        "optimization_time(ms)": 48.9,
        "techmap_time(ms)": 123.1,
        "synthesis_time(ms)": 7605.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1401,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 1401,
        "Total Node": 33020
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 154.8,
        "exec_time(ms)": 8707.8,
        "elaboration_time(ms)": 8501.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 141,
        "synthesis_time(ms)": 8642.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 155.2,
        "exec_time(ms)": 7684.6,
        "elaboration_time(ms)": 7458.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 147.3,
        "synthesis_time(ms)": 7606.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 154.1,
        "exec_time(ms)": 8697.3,
        "elaboration_time(ms)": 8493.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 139.2,
        "synthesis_time(ms)": 8632.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 108,
        "exec_time(ms)": 3770.4,
        "elaboration_time(ms)": 3569.2,
        "optimization_time(ms)": 24.8,
        "techmap_time(ms)": 108,
        "synthesis_time(ms)": 3702,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1233,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 1233,
        "Total Node": 22442
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 101.7,
        "exec_time(ms)": 3716.5,
        "elaboration_time(ms)": 3548.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 108.7,
        "synthesis_time(ms)": 3657.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 5007.7,
        "elaboration_time(ms)": 4849.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 92.3,
        "synthesis_time(ms)": 4942.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 101.3,
        "exec_time(ms)": 4905.8,
        "elaboration_time(ms)": 4760.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 93.3,
        "synthesis_time(ms)": 4853.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
