// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xphase.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XPhase_CfgInitialize(XPhase *InstancePtr, XPhase_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Cntrl_BaseAddress = ConfigPtr->Cntrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XPhase_Start(XPhase *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL) & 0x80;
    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XPhase_IsDone(XPhase *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XPhase_IsIdle(XPhase *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XPhase_IsReady(XPhase *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XPhase_EnableAutoRestart(XPhase *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL, 0x80);
}

void XPhase_DisableAutoRestart(XPhase *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_AP_CTRL, 0);
}

void XPhase_Set_rincdec_V(XPhase *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_RINCDEC_V_DATA, Data);
}

u32 XPhase_Get_rincdec_V(XPhase *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_RINCDEC_V_DATA);
    return Data;
}

void XPhase_InterruptGlobalEnable(XPhase *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_GIE, 1);
}

void XPhase_InterruptGlobalDisable(XPhase *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_GIE, 0);
}

void XPhase_InterruptEnable(XPhase *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_IER);
    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_IER, Register | Mask);
}

void XPhase_InterruptDisable(XPhase *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_IER);
    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_IER, Register & (~Mask));
}

void XPhase_InterruptClear(XPhase *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XPhase_WriteReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_ISR, Mask);
}

u32 XPhase_InterruptGetEnabled(XPhase *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_IER);
}

u32 XPhase_InterruptGetStatus(XPhase *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XPhase_ReadReg(InstancePtr->Cntrl_BaseAddress, XPHASE_CNTRL_ADDR_ISR);
}

