<p /><p /><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725190366 {padding: 0px;}
div.rbtoc1759725190366 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759725190366 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725190366'>
<ul class='toc-indentation'>
<li><a href='#Trace&amp;Debug-Master-InitiatedTrace'>Master-Initiated Trace</a>
<ul class='toc-indentation'>
<li><a href='#Trace&amp;Debug-StimulusDescriptions'>Stimulus Descriptions</a></li>
<li><a href='#Trace&amp;Debug-Functionalcheckandcoverage'>Functional check and coverage</a></li>
<li><a href='#Trace&amp;Debug-DirectedTestcase'>Directed Testcase</a></li>
</ul>
</li>
<li><a href='#Trace&amp;Debug-NcoreInitiatedTrace'>Ncore Initiated Trace</a>
<ul class='toc-indentation'>
<li><a href='#Trace&amp;Debug-Functionalcheckandcoverage.1'>Functional check and coverage</a></li>
<li><a href='#Trace&amp;Debug-DirectedTestcase.1'>Directed Testcase</a></li>
</ul>
</li>
</ul>
</div><h1 id="Trace&amp;Debug-Master-InitiatedTrace">Master-Initiated Trace</h1><p>This is possible only for ACE-Lite-E (ACE5-Lite) configuration.</p><h2 id="Trace&amp;Debug-StimulusDescriptions">Stimulus Descriptions </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="03b00dcd-4253-4c18-9fe2-d23ef5a9c0a0" class="confluenceTable"><colgroup><col style="width: 324.0px;"/><col style="width: 142.0px;"/><col style="width: 207.0px;"/><col style="width: 106.0px;"/><col style="width: 111.0px;"/><col style="width: 142.0px;"/><col style="width: 142.0px;"/><col style="width: 142.0px;"/><col style="width: 142.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td rowspan="2" class="confluenceTd"><p>Master initiated trace <br/>TCTRLR[Trace signal] =1</p></td><td rowspan="2" class="confluenceTd"><p>Check if XAIUTCTRLR0_native_trace_en_out is asserted and ARTRACE, WTRACE, AWTRACE are toggling.</p></td><td class="confluenceTd"><p>&lt;% if(!computedAxiInt.params.eTrace) {%&gt; // if eTrace is 0 or null<br/>tctrlr[&lt;%=i%&gt;].native_trace_en = 1'b0; // no native trace for this bus type<br/>&lt;%}%&gt;</p><p> function new(string name = &quot;trace_trigger_set&quot;);<br/>TCTRLR_reg.native_trace_en = 1; // master-initiated trace is the default<br/>  endfunction : new</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.MasterInitiatedTrace</p><p /></td><td class="confluenceTd"><p>trace_trigger_utils.svh<br/>ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Randomized rtrace, awtrace and wtrace value.<br/> constraint c_awtrace_0{<br/>       awtrace dist {0 := (100-axi_trace_weight), 1 := axi_trace_weight};</p><p> constraint c_artrace_0{<br/>       artrace dist {0 := (100-axi_trace_weight), 1 := axi_trace_weight};</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.AXtrace</p></td><td class="confluenceTd"><p>axi_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Trace&amp;Debug-Functionalcheckandcoverage">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="ea50708a-bd21-4e20-8c5e-a6befb877ac9" class="confluenceTable"><colgroup><col style="width: 391.0px;"/><col style="width: 163.0px;"/><col style="width: 145.0px;"/><col style="width: 165.0px;"/><col style="width: 184.0px;"/><col style="width: 184.0px;"/><col style="width: 184.0px;"/><col style="width: 184.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that RTRACE=1 when ARTRACE is set to 1</p><p>Check that BTRACE=1 if  either AWTRACE=1.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.RTRACE<br/>#Check.IOAIU.BTRACE</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /><p> </p></td></tr><tr><td class="confluenceTd"><p>Check SMI Cmdreq.TM bit should set for -</p><p>Reads if ARTRACE=1</p><p>Writes if AWTRACE=1</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.CmdReq.TM</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover iff (TCTRLR[0] =1  &amp;&amp; TCTRLR[31:1]=0)</p><p>Reads: CMDreq.TM (bins 0, 1) x ARTRACE (0,1)</p><p>Writes: SMI CMDreq.TM (bins 0,1) x AWTRACE (0,1) x WTRACE (0,1)</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Cover.IOAIU.ARTRACE .Cmdreq</p><p>#Cover.IOAIU.AWTRACE .Cmdreq</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>pending</p></td><td class="confluenceTd"><p>Pass</p><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Trace&amp;Debug-DirectedTestcase">Directed Testcase</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="a8b7cc1b-3aa9-4cf8-a059-025ed9cab3af" class="confluenceTable"><colgroup><col style="width: 349.0px;"/><col style="width: 206.0px;"/><col style="width: 243.0px;"/><col style="width: 221.0px;"/><col style="width: 87.0px;"/><col style="width: 124.0px;"/><col style="width: 185.0px;"/><col style="width: 185.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>all random testcases,run with ioaiu_csr_trace_debug _seq<br/>It writes TCTRLR to 'h1.</p></td><td class="confluenceTd"><p>Check that RTRACE is enabled when ARTRACE is set to 1. Also, confirm that BTRACE is activated when either AWTRACE or BTRACE and Cmdreq.TM  is set to 1.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.MasterInitOnly</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> Apply on and ACE-Lite E / ACE5-Lite </p></td></tr></tbody></table></div><h1 id="Trace&amp;Debug-NcoreInitiatedTrace">Ncore Initiated Trace</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2a1056a2-6899-4b4b-9a43-91c58fe1507b" class="confluenceTable"><colgroup><col style="width: 197.0px;"/><col style="width: 246.0px;"/><col style="width: 264.0px;"/><col style="width: 67.0px;"/><col style="width: 164.0px;"/><col style="width: 173.0px;"/><col style="width: 135.0px;"/><col style="width: 108.0px;"/><col style="width: 104.0px;"/><col style="width: 142.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Native_Trace_Match</p></td><td rowspan="6" class="confluenceTd"><p>An incoming transaction on the native interface is compared with</p><p>the trace CSR settings, if there is a match the transaction is marked to be traced.</p><p>If there are multiple sets of registers (nTraceRegisters&gt;1), then each set of triggers will be OR’d with each</p><p>other.</p></td><td class="confluenceTd"><p>native_trace_match_en</p><p>Randomized rtrace, awtrace and wtrace value.<br/> constraint c_awtrace_0{<br/>       awtrace dist {0 := (100-axi_trace_weight), 1 := axi_trace_weight};</p><p> constraint c_artrace_0{<br/>       artrace dist {0 := (100-axi_trace_weight), 1 := axi_trace_weight};</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Native.Trace.Matchen</p><p /></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Native_Address_Match</p></td><td class="confluenceTd"><p><br/>Program belowe register <br/>TBALR{n}_base_address_lo_out : Lower order bits 43:12 of the base address of the region<br/>TBALR{n}_base_address_hi_out : Higher order bits 51:44 of the base address of the region<br/>TCTRLR{n}_size_out : Address range size, this field indicates a binary number from 0 to 31 from which the region's Size is calculated as (Size of IG) * 2 ^(Size +12) bytes</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Address.Matchen</p></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Native_Op_Code_Match</p></td><td class="confluenceTd"><p> <br/>Program belowe register<br/>TCTRLR{n}_op_code_out </p><p>0 : Disable op code match trigger.<br/>1 : Enable op code match trigger.<br/>TOPCR{n}_op_code1_out[6:0] : Op code number 1 (mapping defined based on<br/>Native interface)<br/>TOPCR{n}_op_code2_out[6:0] : Op code number 2 (mapping defined based on<br/>Native interface)<br/>TOPCR{n}_op_code3_out[6:0] : Op code number 3 (mapping defined based on<br/>Native interface)<br/>TOPCR{n}_op_code4_out[6:0] : Op code number 4 (mapping defined based on<br/>Native interface)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Op_code.Matchen</p></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Native_Memory_Attribute_Match</p></td><td class="confluenceTd"><p /><p>Program belowe register<br/>TCTRLR{n}_memory_attribute_out:<br/>Trace if there is a match on the memory attribute specified<br/>0 : Disable memory attribute match trigger.<br/>1 : Enable memory attribute match trigger.</p><p>TCTRLR{n}_memattr_out:<br/>[31:28] AxCache field<br/>[27:26] for AR and AW respectively, if both are set match is done on both AR and AW<br/>[25:24] reserved</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Memory.Attribute.Matchen</p></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Native_user_bits_match</p></td><td class="confluenceTd"><p /><p>Program belowe register<br/>TCTRLR{n}_user_bits_out:<br/>Trace if there is a match on the user bits specified<br/>0 : Disable user bits match trigger.<br/>1 : Enable user bits match trigger.<br/>TUBR{n}_user_bits_out<br/>Configured number of user bits rest of the field is<br/>reserved<br/>TUBMR{n}_user_bits_mask_out<br/>User bits mask register, set 1 for bits that need to<br/>be used for comparison.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Userbits.Matchen</p></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Target_Type_Match</p></td><td class="confluenceTd"><p>Program belowe register<br/>TCTRLR{n}_target_type_out<br/>Trace if there is a match on the target type<br/>0 : Disable target type match trigger.<br/>1 : Enable target type match trigger.</p><p>TCTRLR{n}_hut_out<br/>Specifies target type DMI or DII<br/>0 : DMI target selected.<br/>1 : DII target selected.</p><p>TCTRLR{n}_hui_out<br/>Specifies the HUI (NunitID for DII and MIG<br/>number of DMI)<br/></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.Target.Type.Match</p></td><td class="confluenceTd"><p>Ioaiu_csr_seq_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Trace&amp;Debug-Functionalcheckandcoverage.1">Functional check and coverage </h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6edb7fda-2f73-480c-9109-918eed2f2551" class="confluenceTable"><colgroup><col style="width: 360.0px;"/><col style="width: 194.0px;"/><col style="width: 220.0px;"/><col style="width: 162.0px;"/><col style="width: 112.0px;"/><col style="width: 184.0px;"/><col style="width: 184.0px;"/><col style="width: 184.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check TM bit should be one for below condiation<br/>// each one must be disabled or a match<br/> ncore_init_traceme = (<br/>           ( !TCTRLR_reg.addr_match_en        || addr_matched)<br/>        &amp;&amp; ( !TCTRLR_reg.memattr_match_en     || memattr_matched)<br/>        &amp;&amp; ( !TCTRLR_reg.opcode_match_en      || opcode_matched)<br/>        &amp;&amp; ( !TCTRLR_reg.target_type_match_en || target_type_matched)<br/>        &amp;&amp; ( !TCTRLR_reg.user_match_en        || user_matched)<br/>      );<br/> master_init_traceme = native_trig_traceme;</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20240123-114000.png" width="388" src="https://arterisip.atlassian.net/wiki/download/attachments/305463305/image-20240123-114000.png?api=v2"></span><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Check.IOAIU.Cmdreq.TM</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh<br/>trace_trigger_utils.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover below  individual matches:<br/>1)  addr_matched iff (addr_match_en)<br/>2) memattr_matched iff (memattr_match_en )<br/>3)  opcode_matched  iff (opcode_match_en)<br/>4)  target_type_matched iff (target_type_match_en)<br/>5) user_matched iff (user_match_en)<br/><br/>Cover all random match:<br/>native_trace_matched  X addr_matched X  memattr_matched X opcode_matched X  target_type_matched  X user_matched</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Cover.IOAIU.Native.Match<br/>#Cover.IOAIU.Addr.Match<br/>#Cover.IOAIU.Memattr.Match<br/>#Cover.IOAIU.Opcode.Match<br/>#Cover.IOAIU.TargetType.Match<br/>#Cover.IOAIU.User.Match<br/>#Cover.IOAIU.All.Match</p></td><td class="confluenceTd"><p>trace_trigger_utils.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Trace&amp;Debug-DirectedTestcase.1">Directed Testcase</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="8f6db850-2660-44ef-8eb3-176332ecceac" class="confluenceTable"><colgroup><col style="width: 312.0px;"/><col style="width: 208.0px;"/><col style="width: 278.0px;"/><col style="width: 221.0px;"/><col style="width: 96.0px;"/><col style="width: 115.0px;"/><col style="width: 185.0px;"/><col style="width: 185.0px;"/></colgroup><tbody><tr><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>testcase Name </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p> <strong>Scenario </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Priority</strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Implemented </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Status </strong></p></th><th data-highlight-colour="#f0f0f0" class="confluenceTh"><p><strong>Remarks </strong></p></th></tr><tr><td class="confluenceTd"><p>ttrig_addr_match_only_rand</p></td><td rowspan="9" class="confluenceTd"><p>An incoming transaction on the native interface is compared with</p><p>the trace CSR settings, if there is a match the transaction is marked to be traced.</p></td><td rowspan="9" class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/75268129/Trace+debug" rel="nofollow">Trace_debug - Engineering - Confluence (atlassian.net)</a></p></td><td class="confluenceTd"><p>#Test.IOAIU.Addr.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_all_match</p></td><td class="confluenceTd"><p>#Test.IOAIU.All.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_all_ncore_init_match</p></td><td class="confluenceTd"><p>#Test.IOAIU.Allncore.initiate.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_memattr_match_only_rand</p></td><td class="confluenceTd"><p>#Test.IOAIU.Mmattr.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_native_match_only</p></td><td class="confluenceTd"><p>#Test.IOAIU.Native.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_opcode_match_only_rand</p></td><td class="confluenceTd"><p>#Test.IOAIU.Opcode.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_target_type_dii_match_only_rand</p></td><td class="confluenceTd"><p>#Test.IOAIU.DII.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_target_type_dmi_match_only_rand</p></td><td class="confluenceTd"><p>#Test.IOAIU.DMI.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ttrig_user_match_only_rand</p></td><td class="confluenceTd"><p>#Test.IOAIU.User.match</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p />