#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  2 17:36:38 2021
# Process ID: 109868
# Current directory: C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34336 C:\Users\e190a104\Documents\00_VSim_InClass_Tutorial\n_bit_up_down_counter_Solution\vivado_project\vivado_project.xpr
# Log file: C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado.log
# Journal file: C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project'
INFO: [Project 1-313] Project file moved from 'C:/Users/e190a104/Desktop/HW01_VSim_Tutorial_Solution/n_bit_up_down_counter_Solution/vivado_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'vivado_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 865.820 ; gain = 219.445
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'n_bit_up_down_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj n_bit_up_down_counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/design_sources/n_bit_up_down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'n_bit_up_down_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'n_bit_up_down_counter_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 873.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.n_bit_up_down_counter [\n_bit_up_down_counter(n_bits=5)...]
Compiling architecture behavioral of entity xil_defaultlib.n_bit_up_down_counter_tb
Built simulation snapshot n_bit_up_down_counter_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/n_bit_up_down_counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/n_bit_up_down_counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb  2 17:38:58 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  2 17:38:58 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 873.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "n_bit_up_down_counter_tb_behav -key {Behavioral:sim_1:Functional:n_bit_up_down_counter_tb} -tclbatch {n_bit_up_down_counter_tb.tcl} -view {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg
source n_bit_up_down_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 916.688 ; gain = 30.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'n_bit_up_down_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 916.688 ; gain = 43.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 935.531 ; gain = 8.234
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'n_bit_up_down_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj n_bit_up_down_counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 935.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "n_bit_up_down_counter_tb_behav -key {Behavioral:sim_1:Functional:n_bit_up_down_counter_tb} -tclbatch {n_bit_up_down_counter_tb.tcl} -view {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg
source n_bit_up_down_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'n_bit_up_down_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 972.066 ; gain = 36.535
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'n_bit_up_down_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj n_bit_up_down_counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "n_bit_up_down_counter_tb_behav -key {Behavioral:sim_1:Functional:n_bit_up_down_counter_tb} -tclbatch {n_bit_up_down_counter_tb.tcl} -view {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg
source n_bit_up_down_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'n_bit_up_down_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.129 ; gain = 0.000
save_wave_config {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg}
save_wave_config {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'n_bit_up_down_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj n_bit_up_down_counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "n_bit_up_down_counter_tb_behav -key {Behavioral:sim_1:Functional:n_bit_up_down_counter_tb} -tclbatch {n_bit_up_down_counter_tb.tcl} -view {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg
source n_bit_up_down_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'n_bit_up_down_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1009.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'n_bit_up_down_counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj n_bit_up_down_counter_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0e9c0c0e58d4a91986eb8ca26d29413 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot n_bit_up_down_counter_tb_behav xil_defaultlib.n_bit_up_down_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "n_bit_up_down_counter_tb_behav -key {Behavioral:sim_1:Functional:n_bit_up_down_counter_tb} -tclbatch {n_bit_up_down_counter_tb.tcl} -view {C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/e190a104/Documents/00_VSim_InClass_Tutorial/n_bit_up_down_counter_Solution/simulation_sources/n_bit_up_down_counter_wave.wcfg
source n_bit_up_down_counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'n_bit_up_down_counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1009.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  2 17:46:18 2021...
