
BBG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bbdc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f4c  0800bd8c  0800bd8c  0001bd8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dcd8  0800dcd8  000200bc  2**0
                  CONTENTS
  4 .ARM          00000008  0800dcd8  0800dcd8  0001dcd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dce0  0800dce0  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dce0  0800dce0  0001dce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dce4  0800dce4  0001dce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  0800dce8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000930  200000bc  0800dda4  000200bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009ec  0800dda4  000209ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b0c4  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006a8e  00000000  00000000  0005b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002660  00000000  00000000  00061c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002388  00000000  00000000  000642a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000ca75  00000000  00000000  00066628  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000262c2  00000000  00000000  0007309d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f61ce  00000000  00000000  0009935f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018f52d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a004  00000000  00000000  0018f5a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bd74 	.word	0x0800bd74

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	0800bd74 	.word	0x0800bd74

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b972 	b.w	80004ec <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	4604      	mov	r4, r0
 8000228:	4688      	mov	r8, r1
 800022a:	2b00      	cmp	r3, #0
 800022c:	d14b      	bne.n	80002c6 <__udivmoddi4+0xa6>
 800022e:	428a      	cmp	r2, r1
 8000230:	4615      	mov	r5, r2
 8000232:	d967      	bls.n	8000304 <__udivmoddi4+0xe4>
 8000234:	fab2 f282 	clz	r2, r2
 8000238:	b14a      	cbz	r2, 800024e <__udivmoddi4+0x2e>
 800023a:	f1c2 0720 	rsb	r7, r2, #32
 800023e:	fa01 f302 	lsl.w	r3, r1, r2
 8000242:	fa20 f707 	lsr.w	r7, r0, r7
 8000246:	4095      	lsls	r5, r2
 8000248:	ea47 0803 	orr.w	r8, r7, r3
 800024c:	4094      	lsls	r4, r2
 800024e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000252:	0c23      	lsrs	r3, r4, #16
 8000254:	fbb8 f7fe 	udiv	r7, r8, lr
 8000258:	fa1f fc85 	uxth.w	ip, r5
 800025c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000260:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000264:	fb07 f10c 	mul.w	r1, r7, ip
 8000268:	4299      	cmp	r1, r3
 800026a:	d909      	bls.n	8000280 <__udivmoddi4+0x60>
 800026c:	18eb      	adds	r3, r5, r3
 800026e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000272:	f080 811b 	bcs.w	80004ac <__udivmoddi4+0x28c>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 8118 	bls.w	80004ac <__udivmoddi4+0x28c>
 800027c:	3f02      	subs	r7, #2
 800027e:	442b      	add	r3, r5
 8000280:	1a5b      	subs	r3, r3, r1
 8000282:	b2a4      	uxth	r4, r4
 8000284:	fbb3 f0fe 	udiv	r0, r3, lr
 8000288:	fb0e 3310 	mls	r3, lr, r0, r3
 800028c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000290:	fb00 fc0c 	mul.w	ip, r0, ip
 8000294:	45a4      	cmp	ip, r4
 8000296:	d909      	bls.n	80002ac <__udivmoddi4+0x8c>
 8000298:	192c      	adds	r4, r5, r4
 800029a:	f100 33ff 	add.w	r3, r0, #4294967295
 800029e:	f080 8107 	bcs.w	80004b0 <__udivmoddi4+0x290>
 80002a2:	45a4      	cmp	ip, r4
 80002a4:	f240 8104 	bls.w	80004b0 <__udivmoddi4+0x290>
 80002a8:	3802      	subs	r0, #2
 80002aa:	442c      	add	r4, r5
 80002ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002b0:	eba4 040c 	sub.w	r4, r4, ip
 80002b4:	2700      	movs	r7, #0
 80002b6:	b11e      	cbz	r6, 80002c0 <__udivmoddi4+0xa0>
 80002b8:	40d4      	lsrs	r4, r2
 80002ba:	2300      	movs	r3, #0
 80002bc:	e9c6 4300 	strd	r4, r3, [r6]
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0xbe>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80eb 	beq.w	80004a6 <__udivmoddi4+0x286>
 80002d0:	2700      	movs	r7, #0
 80002d2:	e9c6 0100 	strd	r0, r1, [r6]
 80002d6:	4638      	mov	r0, r7
 80002d8:	4639      	mov	r1, r7
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	fab3 f783 	clz	r7, r3
 80002e2:	2f00      	cmp	r7, #0
 80002e4:	d147      	bne.n	8000376 <__udivmoddi4+0x156>
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d302      	bcc.n	80002f0 <__udivmoddi4+0xd0>
 80002ea:	4282      	cmp	r2, r0
 80002ec:	f200 80fa 	bhi.w	80004e4 <__udivmoddi4+0x2c4>
 80002f0:	1a84      	subs	r4, r0, r2
 80002f2:	eb61 0303 	sbc.w	r3, r1, r3
 80002f6:	2001      	movs	r0, #1
 80002f8:	4698      	mov	r8, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d0e0      	beq.n	80002c0 <__udivmoddi4+0xa0>
 80002fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000302:	e7dd      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000304:	b902      	cbnz	r2, 8000308 <__udivmoddi4+0xe8>
 8000306:	deff      	udf	#255	; 0xff
 8000308:	fab2 f282 	clz	r2, r2
 800030c:	2a00      	cmp	r2, #0
 800030e:	f040 808f 	bne.w	8000430 <__udivmoddi4+0x210>
 8000312:	1b49      	subs	r1, r1, r5
 8000314:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000318:	fa1f f885 	uxth.w	r8, r5
 800031c:	2701      	movs	r7, #1
 800031e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fb0e 111c 	mls	r1, lr, ip, r1
 8000328:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032c:	fb08 f10c 	mul.w	r1, r8, ip
 8000330:	4299      	cmp	r1, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x124>
 8000334:	18eb      	adds	r3, r5, r3
 8000336:	f10c 30ff 	add.w	r0, ip, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4299      	cmp	r1, r3
 800033e:	f200 80cd 	bhi.w	80004dc <__udivmoddi4+0x2bc>
 8000342:	4684      	mov	ip, r0
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb1 f0fe 	udiv	r0, r1, lr
 800034c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000350:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000354:	fb08 f800 	mul.w	r8, r8, r0
 8000358:	45a0      	cmp	r8, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x14c>
 800035c:	192c      	adds	r4, r5, r4
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x14a>
 8000364:	45a0      	cmp	r8, r4
 8000366:	f200 80b6 	bhi.w	80004d6 <__udivmoddi4+0x2b6>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 0408 	sub.w	r4, r4, r8
 8000370:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000374:	e79f      	b.n	80002b6 <__udivmoddi4+0x96>
 8000376:	f1c7 0c20 	rsb	ip, r7, #32
 800037a:	40bb      	lsls	r3, r7
 800037c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000380:	ea4e 0e03 	orr.w	lr, lr, r3
 8000384:	fa01 f407 	lsl.w	r4, r1, r7
 8000388:	fa20 f50c 	lsr.w	r5, r0, ip
 800038c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000390:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000394:	4325      	orrs	r5, r4
 8000396:	fbb3 f9f8 	udiv	r9, r3, r8
 800039a:	0c2c      	lsrs	r4, r5, #16
 800039c:	fb08 3319 	mls	r3, r8, r9, r3
 80003a0:	fa1f fa8e 	uxth.w	sl, lr
 80003a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a8:	fb09 f40a 	mul.w	r4, r9, sl
 80003ac:	429c      	cmp	r4, r3
 80003ae:	fa02 f207 	lsl.w	r2, r2, r7
 80003b2:	fa00 f107 	lsl.w	r1, r0, r7
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1e 0303 	adds.w	r3, lr, r3
 80003bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c0:	f080 8087 	bcs.w	80004d2 <__udivmoddi4+0x2b2>
 80003c4:	429c      	cmp	r4, r3
 80003c6:	f240 8084 	bls.w	80004d2 <__udivmoddi4+0x2b2>
 80003ca:	f1a9 0902 	sub.w	r9, r9, #2
 80003ce:	4473      	add	r3, lr
 80003d0:	1b1b      	subs	r3, r3, r4
 80003d2:	b2ad      	uxth	r5, r5
 80003d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d8:	fb08 3310 	mls	r3, r8, r0, r3
 80003dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1e 0404 	adds.w	r4, lr, r4
 80003ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f0:	d26b      	bcs.n	80004ca <__udivmoddi4+0x2aa>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d969      	bls.n	80004ca <__udivmoddi4+0x2aa>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4474      	add	r4, lr
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c2      	mov	sl, r8
 800040a:	464b      	mov	r3, r9
 800040c:	d354      	bcc.n	80004b8 <__udivmoddi4+0x298>
 800040e:	d051      	beq.n	80004b4 <__udivmoddi4+0x294>
 8000410:	2e00      	cmp	r6, #0
 8000412:	d069      	beq.n	80004e8 <__udivmoddi4+0x2c8>
 8000414:	ebb1 050a 	subs.w	r5, r1, sl
 8000418:	eb64 0403 	sbc.w	r4, r4, r3
 800041c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000420:	40fd      	lsrs	r5, r7
 8000422:	40fc      	lsrs	r4, r7
 8000424:	ea4c 0505 	orr.w	r5, ip, r5
 8000428:	e9c6 5400 	strd	r5, r4, [r6]
 800042c:	2700      	movs	r7, #0
 800042e:	e747      	b.n	80002c0 <__udivmoddi4+0xa0>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f703 	lsr.w	r7, r0, r3
 8000438:	4095      	lsls	r5, r2
 800043a:	fa01 f002 	lsl.w	r0, r1, r2
 800043e:	fa21 f303 	lsr.w	r3, r1, r3
 8000442:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000446:	4338      	orrs	r0, r7
 8000448:	0c01      	lsrs	r1, r0, #16
 800044a:	fbb3 f7fe 	udiv	r7, r3, lr
 800044e:	fa1f f885 	uxth.w	r8, r5
 8000452:	fb0e 3317 	mls	r3, lr, r7, r3
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb07 f308 	mul.w	r3, r7, r8
 800045e:	428b      	cmp	r3, r1
 8000460:	fa04 f402 	lsl.w	r4, r4, r2
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x256>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f107 3cff 	add.w	ip, r7, #4294967295
 800046c:	d22f      	bcs.n	80004ce <__udivmoddi4+0x2ae>
 800046e:	428b      	cmp	r3, r1
 8000470:	d92d      	bls.n	80004ce <__udivmoddi4+0x2ae>
 8000472:	3f02      	subs	r7, #2
 8000474:	4429      	add	r1, r5
 8000476:	1acb      	subs	r3, r1, r3
 8000478:	b281      	uxth	r1, r0
 800047a:	fbb3 f0fe 	udiv	r0, r3, lr
 800047e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb00 f308 	mul.w	r3, r0, r8
 800048a:	428b      	cmp	r3, r1
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x27e>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f100 3cff 	add.w	ip, r0, #4294967295
 8000494:	d217      	bcs.n	80004c6 <__udivmoddi4+0x2a6>
 8000496:	428b      	cmp	r3, r1
 8000498:	d915      	bls.n	80004c6 <__udivmoddi4+0x2a6>
 800049a:	3802      	subs	r0, #2
 800049c:	4429      	add	r1, r5
 800049e:	1ac9      	subs	r1, r1, r3
 80004a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a4:	e73b      	b.n	800031e <__udivmoddi4+0xfe>
 80004a6:	4637      	mov	r7, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e709      	b.n	80002c0 <__udivmoddi4+0xa0>
 80004ac:	4607      	mov	r7, r0
 80004ae:	e6e7      	b.n	8000280 <__udivmoddi4+0x60>
 80004b0:	4618      	mov	r0, r3
 80004b2:	e6fb      	b.n	80002ac <__udivmoddi4+0x8c>
 80004b4:	4541      	cmp	r1, r8
 80004b6:	d2ab      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004bc:	eb69 020e 	sbc.w	r2, r9, lr
 80004c0:	3801      	subs	r0, #1
 80004c2:	4613      	mov	r3, r2
 80004c4:	e7a4      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c6:	4660      	mov	r0, ip
 80004c8:	e7e9      	b.n	800049e <__udivmoddi4+0x27e>
 80004ca:	4618      	mov	r0, r3
 80004cc:	e795      	b.n	80003fa <__udivmoddi4+0x1da>
 80004ce:	4667      	mov	r7, ip
 80004d0:	e7d1      	b.n	8000476 <__udivmoddi4+0x256>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e77c      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d6:	3802      	subs	r0, #2
 80004d8:	442c      	add	r4, r5
 80004da:	e747      	b.n	800036c <__udivmoddi4+0x14c>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	442b      	add	r3, r5
 80004e2:	e72f      	b.n	8000344 <__udivmoddi4+0x124>
 80004e4:	4638      	mov	r0, r7
 80004e6:	e708      	b.n	80002fa <__udivmoddi4+0xda>
 80004e8:	4637      	mov	r7, r6
 80004ea:	e6e9      	b.n	80002c0 <__udivmoddi4+0xa0>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 80004f4:	4b06      	ldr	r3, [pc, #24]	; (8000510 <MX_CRC_Init+0x20>)
 80004f6:	4a07      	ldr	r2, [pc, #28]	; (8000514 <MX_CRC_Init+0x24>)
 80004f8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80004fa:	4805      	ldr	r0, [pc, #20]	; (8000510 <MX_CRC_Init+0x20>)
 80004fc:	f003 fba0 	bl	8003c40 <HAL_CRC_Init>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000506:	f001 f803 	bl	8001510 <Error_Handler>
  }

}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	20000394 	.word	0x20000394
 8000514:	40023000 	.word	0x40023000

08000518 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <HAL_CRC_MspInit+0x3c>)
 8000526:	4293      	cmp	r3, r2
 8000528:	d10d      	bne.n	8000546 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800052a:	2300      	movs	r3, #0
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <HAL_CRC_MspInit+0x40>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a09      	ldr	r2, [pc, #36]	; (8000558 <HAL_CRC_MspInit+0x40>)
 8000534:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <HAL_CRC_MspInit+0x40>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40023000 	.word	0x40023000
 8000558:	40023800 	.word	0x40023800

0800055c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8000560:	4b15      	ldr	r3, [pc, #84]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000562:	4a16      	ldr	r2, [pc, #88]	; (80005bc <MX_DMA2D_Init+0x60>)
 8000564:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000566:	4b14      	ldr	r3, [pc, #80]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000568:	2200      	movs	r2, #0
 800056a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000572:	4b11      	ldr	r3, [pc, #68]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000574:	2200      	movs	r2, #0
 8000576:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000578:	4b0f      	ldr	r3, [pc, #60]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 800057a:	2200      	movs	r2, #0
 800057c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000580:	2200      	movs	r2, #0
 8000582:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000584:	4b0c      	ldr	r3, [pc, #48]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000586:	2200      	movs	r2, #0
 8000588:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800058a:	4b0b      	ldr	r3, [pc, #44]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 800058c:	2200      	movs	r2, #0
 800058e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000590:	4809      	ldr	r0, [pc, #36]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 8000592:	f003 fd2d 	bl	8003ff0 <HAL_DMA2D_Init>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800059c:	f000 ffb8 	bl	8001510 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80005a0:	2101      	movs	r1, #1
 80005a2:	4805      	ldr	r0, [pc, #20]	; (80005b8 <MX_DMA2D_Init+0x5c>)
 80005a4:	f003 ff92 	bl	80044cc <HAL_DMA2D_ConfigLayer>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80005ae:	f000 ffaf 	bl	8001510 <Error_Handler>
  }

}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	2000039c 	.word	0x2000039c
 80005bc:	4002b000 	.word	0x4002b000

080005c0 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a0e      	ldr	r2, [pc, #56]	; (8000608 <HAL_DMA2D_MspInit+0x48>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d115      	bne.n	80005fe <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <HAL_DMA2D_MspInit+0x4c>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	4a0c      	ldr	r2, [pc, #48]	; (800060c <HAL_DMA2D_MspInit+0x4c>)
 80005dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80005e0:	6313      	str	r3, [r2, #48]	; 0x30
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <HAL_DMA2D_MspInit+0x4c>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2105      	movs	r1, #5
 80005f2:	205a      	movs	r0, #90	; 0x5a
 80005f4:	f003 fafa 	bl	8003bec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80005f8:	205a      	movs	r0, #90	; 0x5a
 80005fa:	f003 fb13 	bl	8003c24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80005fe:	bf00      	nop
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	4002b000 	.word	0x4002b000
 800060c:	40023800 	.word	0x40023800

08000610 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000616:	1d3b      	adds	r3, r7, #4
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]
 8000624:	615a      	str	r2, [r3, #20]
 8000626:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000628:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <MX_FMC_Init+0x98>)
 800062a:	4a20      	ldr	r2, [pc, #128]	; (80006ac <MX_FMC_Init+0x9c>)
 800062c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800062e:	4b1e      	ldr	r3, [pc, #120]	; (80006a8 <MX_FMC_Init+0x98>)
 8000630:	2201      	movs	r2, #1
 8000632:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000634:	4b1c      	ldr	r3, [pc, #112]	; (80006a8 <MX_FMC_Init+0x98>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800063a:	4b1b      	ldr	r3, [pc, #108]	; (80006a8 <MX_FMC_Init+0x98>)
 800063c:	2204      	movs	r2, #4
 800063e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000640:	4b19      	ldr	r3, [pc, #100]	; (80006a8 <MX_FMC_Init+0x98>)
 8000642:	2210      	movs	r2, #16
 8000644:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000646:	4b18      	ldr	r3, [pc, #96]	; (80006a8 <MX_FMC_Init+0x98>)
 8000648:	2240      	movs	r2, #64	; 0x40
 800064a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800064c:	4b16      	ldr	r3, [pc, #88]	; (80006a8 <MX_FMC_Init+0x98>)
 800064e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000652:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000654:	4b14      	ldr	r3, [pc, #80]	; (80006a8 <MX_FMC_Init+0x98>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800065a:	4b13      	ldr	r3, [pc, #76]	; (80006a8 <MX_FMC_Init+0x98>)
 800065c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000660:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000662:	4b11      	ldr	r3, [pc, #68]	; (80006a8 <MX_FMC_Init+0x98>)
 8000664:	2200      	movs	r2, #0
 8000666:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000668:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <MX_FMC_Init+0x98>)
 800066a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800066e:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000670:	2302      	movs	r3, #2
 8000672:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000674:	2307      	movs	r3, #7
 8000676:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000678:	2304      	movs	r3, #4
 800067a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800067c:	2307      	movs	r3, #7
 800067e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000680:	2303      	movs	r3, #3
 8000682:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000684:	2302      	movs	r3, #2
 8000686:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000688:	2302      	movs	r3, #2
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	4619      	mov	r1, r3
 8000690:	4805      	ldr	r0, [pc, #20]	; (80006a8 <MX_FMC_Init+0x98>)
 8000692:	f007 ffcf 	bl	8008634 <HAL_SDRAM_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800069c:	f000 ff38 	bl	8001510 <Error_Handler>
  }

}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200003dc 	.word	0x200003dc
 80006ac:	a0000140 	.word	0xa0000140

080006b0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80006c4:	4b3b      	ldr	r3, [pc, #236]	; (80007b4 <HAL_FMC_MspInit+0x104>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d16f      	bne.n	80007ac <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80006cc:	4b39      	ldr	r3, [pc, #228]	; (80007b4 <HAL_FMC_MspInit+0x104>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	4b38      	ldr	r3, [pc, #224]	; (80007b8 <HAL_FMC_MspInit+0x108>)
 80006d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006da:	4a37      	ldr	r2, [pc, #220]	; (80007b8 <HAL_FMC_MspInit+0x108>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6393      	str	r3, [r2, #56]	; 0x38
 80006e2:	4b35      	ldr	r3, [pc, #212]	; (80007b8 <HAL_FMC_MspInit+0x108>)
 80006e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80006ee:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80006f2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f4:	2302      	movs	r3, #2
 80006f6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006fc:	2303      	movs	r3, #3
 80006fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000700:	230c      	movs	r3, #12
 8000702:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	4619      	mov	r1, r3
 8000708:	482c      	ldr	r0, [pc, #176]	; (80007bc <HAL_FMC_MspInit+0x10c>)
 800070a:	f004 f80d 	bl	8004728 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800070e:	2301      	movs	r3, #1
 8000710:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000712:	2302      	movs	r3, #2
 8000714:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800071a:	2303      	movs	r3, #3
 800071c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800071e:	230c      	movs	r3, #12
 8000720:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	4619      	mov	r1, r3
 8000726:	4826      	ldr	r0, [pc, #152]	; (80007c0 <HAL_FMC_MspInit+0x110>)
 8000728:	f003 fffe 	bl	8004728 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800072c:	f248 1333 	movw	r3, #33075	; 0x8133
 8000730:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	2302      	movs	r3, #2
 8000734:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800073a:	2303      	movs	r3, #3
 800073c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800073e:	230c      	movs	r3, #12
 8000740:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	4619      	mov	r1, r3
 8000746:	481f      	ldr	r0, [pc, #124]	; (80007c4 <HAL_FMC_MspInit+0x114>)
 8000748:	f003 ffee 	bl	8004728 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800074c:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000750:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000752:	2302      	movs	r3, #2
 8000754:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800075a:	2303      	movs	r3, #3
 800075c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800075e:	230c      	movs	r3, #12
 8000760:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	4619      	mov	r1, r3
 8000766:	4818      	ldr	r0, [pc, #96]	; (80007c8 <HAL_FMC_MspInit+0x118>)
 8000768:	f003 ffde 	bl	8004728 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800076c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000770:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000772:	2302      	movs	r3, #2
 8000774:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800077a:	2303      	movs	r3, #3
 800077c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800077e:	230c      	movs	r3, #12
 8000780:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000782:	1d3b      	adds	r3, r7, #4
 8000784:	4619      	mov	r1, r3
 8000786:	4811      	ldr	r0, [pc, #68]	; (80007cc <HAL_FMC_MspInit+0x11c>)
 8000788:	f003 ffce 	bl	8004728 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800078c:	2360      	movs	r3, #96	; 0x60
 800078e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000798:	2303      	movs	r3, #3
 800079a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800079c:	230c      	movs	r3, #12
 800079e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	4619      	mov	r1, r3
 80007a4:	480a      	ldr	r0, [pc, #40]	; (80007d0 <HAL_FMC_MspInit+0x120>)
 80007a6:	f003 ffbf 	bl	8004728 <HAL_GPIO_Init>
 80007aa:	e000      	b.n	80007ae <HAL_FMC_MspInit+0xfe>
    return;
 80007ac:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80007ae:	3718      	adds	r7, #24
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	200000d8 	.word	0x200000d8
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40021400 	.word	0x40021400
 80007c0:	40020800 	.word	0x40020800
 80007c4:	40021800 	.word	0x40021800
 80007c8:	40021000 	.word	0x40021000
 80007cc:	40020c00 	.word	0x40020c00
 80007d0:	40020400 	.word	0x40020400

080007d4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80007dc:	f7ff ff68 	bl	80006b0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
	...

08000800 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08e      	sub	sp, #56	; 0x38
 8000804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	609a      	str	r2, [r3, #8]
 8000812:	60da      	str	r2, [r3, #12]
 8000814:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
 800081a:	4b7a      	ldr	r3, [pc, #488]	; (8000a04 <MX_GPIO_Init+0x204>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a79      	ldr	r2, [pc, #484]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b77      	ldr	r3, [pc, #476]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0304 	and.w	r3, r3, #4
 800082e:	623b      	str	r3, [r7, #32]
 8000830:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
 8000836:	4b73      	ldr	r3, [pc, #460]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a72      	ldr	r2, [pc, #456]	; (8000a04 <MX_GPIO_Init+0x204>)
 800083c:	f043 0320 	orr.w	r3, r3, #32
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b70      	ldr	r3, [pc, #448]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0320 	and.w	r3, r3, #32
 800084a:	61fb      	str	r3, [r7, #28]
 800084c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
 8000852:	4b6c      	ldr	r3, [pc, #432]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a6b      	ldr	r2, [pc, #428]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000866:	61bb      	str	r3, [r7, #24]
 8000868:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	617b      	str	r3, [r7, #20]
 800086e:	4b65      	ldr	r3, [pc, #404]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a64      	ldr	r2, [pc, #400]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b62      	ldr	r3, [pc, #392]	; (8000a04 <MX_GPIO_Init+0x204>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b5e      	ldr	r3, [pc, #376]	; (8000a04 <MX_GPIO_Init+0x204>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a5d      	ldr	r2, [pc, #372]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000890:	f043 0302 	orr.w	r3, r3, #2
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b5b      	ldr	r3, [pc, #364]	; (8000a04 <MX_GPIO_Init+0x204>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0302 	and.w	r3, r3, #2
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b57      	ldr	r3, [pc, #348]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a56      	ldr	r2, [pc, #344]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b54      	ldr	r3, [pc, #336]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	4b50      	ldr	r3, [pc, #320]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a4f      	ldr	r2, [pc, #316]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008c8:	f043 0310 	orr.w	r3, r3, #16
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b4d      	ldr	r3, [pc, #308]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0310 	and.w	r3, r3, #16
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	4b49      	ldr	r3, [pc, #292]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a48      	ldr	r2, [pc, #288]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008e4:	f043 0308 	orr.w	r3, r3, #8
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b46      	ldr	r3, [pc, #280]	; (8000a04 <MX_GPIO_Init+0x204>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0308 	and.w	r3, r3, #8
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2116      	movs	r1, #22
 80008fa:	4843      	ldr	r0, [pc, #268]	; (8000a08 <MX_GPIO_Init+0x208>)
 80008fc:	f004 f9c8 	bl	8004c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	2180      	movs	r1, #128	; 0x80
 8000904:	4841      	ldr	r0, [pc, #260]	; (8000a0c <MX_GPIO_Init+0x20c>)
 8000906:	f004 f9c3 	bl	8004c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000910:	483f      	ldr	r0, [pc, #252]	; (8000a10 <MX_GPIO_Init+0x210>)
 8000912:	f004 f9bd 	bl	8004c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800091c:	483d      	ldr	r0, [pc, #244]	; (8000a14 <MX_GPIO_Init+0x214>)
 800091e:	f004 f9b7 	bl	8004c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000922:	2316      	movs	r3, #22
 8000924:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000936:	4619      	mov	r1, r3
 8000938:	4833      	ldr	r0, [pc, #204]	; (8000a08 <MX_GPIO_Init+0x208>)
 800093a:	f003 fef5 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800093e:	f248 0307 	movw	r3, #32775	; 0x8007
 8000942:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000944:	4b34      	ldr	r3, [pc, #208]	; (8000a18 <MX_GPIO_Init+0x218>)
 8000946:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	4619      	mov	r1, r3
 8000952:	482e      	ldr	r0, [pc, #184]	; (8000a0c <MX_GPIO_Init+0x20c>)
 8000954:	f003 fee8 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000958:	2380      	movs	r3, #128	; 0x80
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	2301      	movs	r3, #1
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800096c:	4619      	mov	r1, r3
 800096e:	4827      	ldr	r0, [pc, #156]	; (8000a0c <MX_GPIO_Init+0x20c>)
 8000970:	f003 feda 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000974:	2320      	movs	r3, #32
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000978:	4b27      	ldr	r3, [pc, #156]	; (8000a18 <MX_GPIO_Init+0x218>)
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000984:	4619      	mov	r1, r3
 8000986:	4820      	ldr	r0, [pc, #128]	; (8000a08 <MX_GPIO_Init+0x208>)
 8000988:	f003 fece 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800098c:	2304      	movs	r3, #4
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099c:	4619      	mov	r1, r3
 800099e:	481f      	ldr	r0, [pc, #124]	; (8000a1c <MX_GPIO_Init+0x21c>)
 80009a0:	f003 fec2 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 80009a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b6:	4619      	mov	r1, r3
 80009b8:	4815      	ldr	r0, [pc, #84]	; (8000a10 <MX_GPIO_Init+0x210>)
 80009ba:	f003 feb5 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 80009be:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80009c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d4:	4619      	mov	r1, r3
 80009d6:	480e      	ldr	r0, [pc, #56]	; (8000a10 <MX_GPIO_Init+0x210>)
 80009d8:	f003 fea6 	bl	8004728 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80009dc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80009e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ea:	2300      	movs	r3, #0
 80009ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f2:	4619      	mov	r1, r3
 80009f4:	4807      	ldr	r0, [pc, #28]	; (8000a14 <MX_GPIO_Init+0x214>)
 80009f6:	f003 fe97 	bl	8004728 <HAL_GPIO_Init>

}
 80009fa:	bf00      	nop
 80009fc:	3738      	adds	r7, #56	; 0x38
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020800 	.word	0x40020800
 8000a0c:	40020000 	.word	0x40020000
 8000a10:	40020c00 	.word	0x40020c00
 8000a14:	40021800 	.word	0x40021800
 8000a18:	10120000 	.word	0x10120000
 8000a1c:	40020400 	.word	0x40020400

08000a20 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8000a24:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a26:	4a1c      	ldr	r2, [pc, #112]	; (8000a98 <MX_I2C3_Init+0x78>)
 8000a28:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000a2a:	4b1a      	ldr	r3, [pc, #104]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <MX_I2C3_Init+0x7c>)
 8000a2e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a30:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000a36:	4b17      	ldr	r3, [pc, #92]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a3c:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a42:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a50:	4b10      	ldr	r3, [pc, #64]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a56:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a5c:	480d      	ldr	r0, [pc, #52]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a5e:	f005 fb1b 	bl	8006098 <HAL_I2C_Init>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000a68:	f000 fd52 	bl	8001510 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	4809      	ldr	r0, [pc, #36]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a70:	f006 fb03 	bl	800707a <HAL_I2CEx_ConfigAnalogFilter>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000a7a:	f000 fd49 	bl	8001510 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4804      	ldr	r0, [pc, #16]	; (8000a94 <MX_I2C3_Init+0x74>)
 8000a82:	f006 fb36 	bl	80070f2 <HAL_I2CEx_ConfigDigitalFilter>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000a8c:	f000 fd40 	bl	8001510 <Error_Handler>
  }

}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	20000410 	.word	0x20000410
 8000a98:	40005c00 	.word	0x40005c00
 8000a9c:	000186a0 	.word	0x000186a0

08000aa0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	; 0x28
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a29      	ldr	r2, [pc, #164]	; (8000b64 <HAL_I2C_MspInit+0xc4>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d14b      	bne.n	8000b5a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	4b28      	ldr	r3, [pc, #160]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	4a27      	ldr	r2, [pc, #156]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000acc:	f043 0304 	orr.w	r3, r3, #4
 8000ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad2:	4b25      	ldr	r3, [pc, #148]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	f003 0304 	and.w	r3, r3, #4
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	4b21      	ldr	r3, [pc, #132]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	4a20      	ldr	r2, [pc, #128]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6313      	str	r3, [r2, #48]	; 0x30
 8000aee:	4b1e      	ldr	r3, [pc, #120]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000afa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b00:	2312      	movs	r3, #18
 8000b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b04:	2301      	movs	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b0c:	2304      	movs	r3, #4
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	4619      	mov	r1, r3
 8000b16:	4815      	ldr	r0, [pc, #84]	; (8000b6c <HAL_I2C_MspInit+0xcc>)
 8000b18:	f003 fe06 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000b1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b22:	2312      	movs	r3, #18
 8000b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b26:	2301      	movs	r3, #1
 8000b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b2e:	2304      	movs	r3, #4
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000b32:	f107 0314 	add.w	r3, r7, #20
 8000b36:	4619      	mov	r1, r3
 8000b38:	480d      	ldr	r0, [pc, #52]	; (8000b70 <HAL_I2C_MspInit+0xd0>)
 8000b3a:	f003 fdf5 	bl	8004728 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b46:	4a08      	ldr	r2, [pc, #32]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000b48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <HAL_I2C_MspInit+0xc8>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	3728      	adds	r7, #40	; 0x28
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40005c00 	.word	0x40005c00
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020800 	.word	0x40020800
 8000b70:	40020000 	.word	0x40020000

08000b74 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0b      	ldr	r2, [pc, #44]	; (8000bb0 <HAL_I2C_MspDeInit+0x3c>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d10f      	bne.n	8000ba6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8000b86:	4b0b      	ldr	r3, [pc, #44]	; (8000bb4 <HAL_I2C_MspDeInit+0x40>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	; (8000bb4 <HAL_I2C_MspDeInit+0x40>)
 8000b8c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000b90:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 8000b92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b96:	4808      	ldr	r0, [pc, #32]	; (8000bb8 <HAL_I2C_MspDeInit+0x44>)
 8000b98:	f003 ff70 	bl	8004a7c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8000b9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba0:	4806      	ldr	r0, [pc, #24]	; (8000bbc <HAL_I2C_MspDeInit+0x48>)
 8000ba2:	f003 ff6b 	bl	8004a7c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	3708      	adds	r7, #8
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40005c00 	.word	0x40005c00
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020800 	.word	0x40020800
 8000bbc:	40020000 	.word	0x40020000

08000bc0 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b09a      	sub	sp, #104	; 0x68
 8000bc4:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000bc6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000bca:	2234      	movs	r2, #52	; 0x34
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00b f8c7 	bl	800bd62 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8000bd4:	463b      	mov	r3, r7
 8000bd6:	2234      	movs	r2, #52	; 0x34
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f00b f8c1 	bl	800bd62 <memset>

  hltdc.Instance = LTDC;
 8000be0:	4b4f      	ldr	r3, [pc, #316]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000be2:	4a50      	ldr	r2, [pc, #320]	; (8000d24 <MX_LTDC_Init+0x164>)
 8000be4:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000be6:	4b4e      	ldr	r3, [pc, #312]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000bec:	4b4c      	ldr	r3, [pc, #304]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000bf2:	4b4b      	ldr	r3, [pc, #300]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000bf8:	4b49      	ldr	r3, [pc, #292]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8000bfe:	4b48      	ldr	r3, [pc, #288]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c00:	2209      	movs	r2, #9
 8000c02:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000c04:	4b46      	ldr	r3, [pc, #280]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8000c0a:	4b45      	ldr	r3, [pc, #276]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c0c:	221d      	movs	r2, #29
 8000c0e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8000c10:	4b43      	ldr	r3, [pc, #268]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c12:	2203      	movs	r2, #3
 8000c14:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8000c16:	4b42      	ldr	r3, [pc, #264]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c18:	f240 120d 	movw	r2, #269	; 0x10d
 8000c1c:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000c1e:	4b40      	ldr	r3, [pc, #256]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c20:	f240 1243 	movw	r2, #323	; 0x143
 8000c24:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8000c26:	4b3e      	ldr	r3, [pc, #248]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c28:	f240 1217 	movw	r2, #279	; 0x117
 8000c2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000c2e:	4b3c      	ldr	r3, [pc, #240]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c30:	f240 1247 	movw	r2, #327	; 0x147
 8000c34:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c36:	4b3a      	ldr	r3, [pc, #232]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c3e:	4b38      	ldr	r3, [pc, #224]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c46:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c4e:	4834      	ldr	r0, [pc, #208]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000c50:	f006 fa8e 	bl	8007170 <HAL_LTDC_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8000c5a:	f000 fc59 	bl	8001510 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 240;
 8000c62:	23f0      	movs	r3, #240	; 0xf0
 8000c64:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 320;
 8000c6a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000c6e:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000c70:	2302      	movs	r3, #2
 8000c72:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 255;
 8000c74:	23ff      	movs	r3, #255	; 0xff
 8000c76:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000c7c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c80:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000c82:	2307      	movs	r3, #7
 8000c84:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000c86:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8000c8a:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 240;
 8000c8c:	23f0      	movs	r3, #240	; 0xf0
 8000c8e:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 320;
 8000c90:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000c94:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000ca8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000cac:	2200      	movs	r2, #0
 8000cae:	4619      	mov	r1, r3
 8000cb0:	481b      	ldr	r0, [pc, #108]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000cb2:	f006 fbef 	bl	8007494 <HAL_LTDC_ConfigLayer>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_LTDC_Init+0x100>
  {
    Error_Handler();
 8000cbc:	f000 fc28 	bl	8001510 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.Alpha = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000cd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cdc:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000cde:	2305      	movs	r3, #5
 8000ce0:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8000d00:	463b      	mov	r3, r7
 8000d02:	2201      	movs	r2, #1
 8000d04:	4619      	mov	r1, r3
 8000d06:	4806      	ldr	r0, [pc, #24]	; (8000d20 <MX_LTDC_Init+0x160>)
 8000d08:	f006 fbc4 	bl	8007494 <HAL_LTDC_ConfigLayer>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_LTDC_Init+0x156>
  {
    Error_Handler();
 8000d12:	f000 fbfd 	bl	8001510 <Error_Handler>
  }

}
 8000d16:	bf00      	nop
 8000d18:	3768      	adds	r7, #104	; 0x68
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000464 	.word	0x20000464
 8000d24:	40016800 	.word	0x40016800

08000d28 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08e      	sub	sp, #56	; 0x38
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a7b      	ldr	r2, [pc, #492]	; (8000f34 <HAL_LTDC_MspInit+0x20c>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	f040 80f0 	bne.w	8000f2c <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	623b      	str	r3, [r7, #32]
 8000d50:	4b79      	ldr	r3, [pc, #484]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d54:	4a78      	ldr	r2, [pc, #480]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d56:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d5a:	6453      	str	r3, [r2, #68]	; 0x44
 8000d5c:	4b76      	ldr	r3, [pc, #472]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000d64:	623b      	str	r3, [r7, #32]
 8000d66:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d68:	2300      	movs	r3, #0
 8000d6a:	61fb      	str	r3, [r7, #28]
 8000d6c:	4b72      	ldr	r3, [pc, #456]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d70:	4a71      	ldr	r2, [pc, #452]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d72:	f043 0320 	orr.w	r3, r3, #32
 8000d76:	6313      	str	r3, [r2, #48]	; 0x30
 8000d78:	4b6f      	ldr	r3, [pc, #444]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7c:	f003 0320 	and.w	r3, r3, #32
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	61bb      	str	r3, [r7, #24]
 8000d88:	4b6b      	ldr	r3, [pc, #428]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8c:	4a6a      	ldr	r2, [pc, #424]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d8e:	f043 0301 	orr.w	r3, r3, #1
 8000d92:	6313      	str	r3, [r2, #48]	; 0x30
 8000d94:	4b68      	ldr	r3, [pc, #416]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d98:	f003 0301 	and.w	r3, r3, #1
 8000d9c:	61bb      	str	r3, [r7, #24]
 8000d9e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
 8000da4:	4b64      	ldr	r3, [pc, #400]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da8:	4a63      	ldr	r2, [pc, #396]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000daa:	f043 0302 	orr.w	r3, r3, #2
 8000dae:	6313      	str	r3, [r2, #48]	; 0x30
 8000db0:	4b61      	ldr	r3, [pc, #388]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db4:	f003 0302 	and.w	r3, r3, #2
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	4b5d      	ldr	r3, [pc, #372]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc4:	4a5c      	ldr	r2, [pc, #368]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dca:	6313      	str	r3, [r2, #48]	; 0x30
 8000dcc:	4b5a      	ldr	r3, [pc, #360]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	4b56      	ldr	r3, [pc, #344]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de0:	4a55      	ldr	r2, [pc, #340]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000de2:	f043 0304 	orr.w	r3, r3, #4
 8000de6:	6313      	str	r3, [r2, #48]	; 0x30
 8000de8:	4b53      	ldr	r3, [pc, #332]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	4b4f      	ldr	r3, [pc, #316]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfc:	4a4e      	ldr	r2, [pc, #312]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000dfe:	f043 0308 	orr.w	r3, r3, #8
 8000e02:	6313      	str	r3, [r2, #48]	; 0x30
 8000e04:	4b4c      	ldr	r3, [pc, #304]	; (8000f38 <HAL_LTDC_MspInit+0x210>)
 8000e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e08:	f003 0308 	and.w	r3, r3, #8
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8000e10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e22:	230e      	movs	r3, #14
 8000e24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000e26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4843      	ldr	r0, [pc, #268]	; (8000f3c <HAL_LTDC_MspInit+0x214>)
 8000e2e:	f003 fc7b 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000e32:	f641 0358 	movw	r3, #6232	; 0x1858
 8000e36:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	2300      	movs	r3, #0
 8000e42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e44:	230e      	movs	r3, #14
 8000e46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	483c      	ldr	r0, [pc, #240]	; (8000f40 <HAL_LTDC_MspInit+0x218>)
 8000e50:	f003 fc6a 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8000e54:	2303      	movs	r3, #3
 8000e56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000e64:	2309      	movs	r3, #9
 8000e66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4835      	ldr	r0, [pc, #212]	; (8000f44 <HAL_LTDC_MspInit+0x21c>)
 8000e70:	f003 fc5a 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000e74:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e86:	230e      	movs	r3, #14
 8000e88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	482c      	ldr	r0, [pc, #176]	; (8000f44 <HAL_LTDC_MspInit+0x21c>)
 8000e92:	f003 fc49 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000e96:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ea8:	230e      	movs	r3, #14
 8000eaa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4825      	ldr	r0, [pc, #148]	; (8000f48 <HAL_LTDC_MspInit+0x220>)
 8000eb4:	f003 fc38 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000eb8:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000eca:	230e      	movs	r3, #14
 8000ecc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	481d      	ldr	r0, [pc, #116]	; (8000f4c <HAL_LTDC_MspInit+0x224>)
 8000ed6:	f003 fc27 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000eda:	2348      	movs	r3, #72	; 0x48
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000eea:	230e      	movs	r3, #14
 8000eec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4816      	ldr	r0, [pc, #88]	; (8000f50 <HAL_LTDC_MspInit+0x228>)
 8000ef6:	f003 fc17 	bl	8004728 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000efa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000f0c:	2309      	movs	r3, #9
 8000f0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f14:	4619      	mov	r1, r3
 8000f16:	480c      	ldr	r0, [pc, #48]	; (8000f48 <HAL_LTDC_MspInit+0x220>)
 8000f18:	f003 fc06 	bl	8004728 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2105      	movs	r1, #5
 8000f20:	2058      	movs	r0, #88	; 0x58
 8000f22:	f002 fe63 	bl	8003bec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8000f26:	2058      	movs	r0, #88	; 0x58
 8000f28:	f002 fe7c 	bl	8003c24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	3738      	adds	r7, #56	; 0x38
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40016800 	.word	0x40016800
 8000f38:	40023800 	.word	0x40023800
 8000f3c:	40021400 	.word	0x40021400
 8000f40:	40020000 	.word	0x40020000
 8000f44:	40020400 	.word	0x40020400
 8000f48:	40021800 	.word	0x40021800
 8000f4c:	40020800 	.word	0x40020800
 8000f50:	40020c00 	.word	0x40020c00

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5a:	f002 fd2b 	bl	80039b4 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5e:	f000 fa41 	bl	80013e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f62:	f7ff fc4d 	bl	8000800 <MX_GPIO_Init>
  MX_CRC_Init();
 8000f66:	f7ff fac3 	bl	80004f0 <MX_CRC_Init>
  MX_DMA2D_Init();
 8000f6a:	f7ff faf7 	bl	800055c <MX_DMA2D_Init>
  MX_FMC_Init();
 8000f6e:	f7ff fb4f 	bl	8000610 <MX_FMC_Init>
  MX_I2C3_Init();
 8000f72:	f7ff fd55 	bl	8000a20 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000f76:	f7ff fe23 	bl	8000bc0 <MX_LTDC_Init>
  MX_SPI5_Init();
 8000f7a:	f000 fad1 	bl	8001520 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000f7e:	f000 fc49 	bl	8001814 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000f82:	f000 fd01 	bl	8001988 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000f86:	f001 fd37 	bl	80029f8 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER_LAYER1);
 8000f8a:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f001 fdb4 	bl	8002afc <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(1);
 8000f94:	2001      	movs	r0, #1
 8000f96:	f001 fe15 	bl	8002bc4 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_BLUE);
 8000f9a:	4873      	ldr	r0, [pc, #460]	; (8001168 <main+0x214>)
 8000f9c:	f001 fec0 	bl	8002d20 <BSP_LCD_Clear>
    //HAL_Delay(1000);
    BSP_LCD_SetColorKeying(1, LCD_COLOR_WHITE);
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	2001      	movs	r0, #1
 8000fa6:	f001 fe5b 	bl	8002c60 <BSP_LCD_SetColorKeying>
    BSP_LCD_SetLayerVisible(1, DISABLE);
 8000faa:	2100      	movs	r1, #0
 8000fac:	2001      	movs	r0, #1
 8000fae:	f001 fe19 	bl	8002be4 <BSP_LCD_SetLayerVisible>

    BSP_LCD_LayerDefaultInit(0, LCD_FRAME_BUFFER_LAYER0);
 8000fb2:	496e      	ldr	r1, [pc, #440]	; (800116c <main+0x218>)
 8000fb4:	2000      	movs	r0, #0
 8000fb6:	f001 fda1 	bl	8002afc <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(0);
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f001 fe02 	bl	8002bc4 <BSP_LCD_SelectLayer>
    BSP_LCD_DisplayOn();
 8000fc0:	f002 f8fe 	bl	80031c0 <BSP_LCD_DisplayOn>

    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc8:	f001 feaa 	bl	8002d20 <BSP_LCD_Clear>

    BSP_LCD_SetFont(&Font12);
 8000fcc:	4868      	ldr	r0, [pc, #416]	; (8001170 <main+0x21c>)
 8000fce:	f001 fe8d 	bl	8002cec <BSP_LCD_SetFont>

    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000fd2:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000fd6:	f001 fe57 	bl	8002c88 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000fda:	f04f 30ff 	mov.w	r0, #4294967295
 8000fde:	f001 fe6b 	bl	8002cb8 <BSP_LCD_SetBackColor>

//    Touchscreen_Calibration();
    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000fe2:	f001 fd73 	bl	8002acc <BSP_LCD_GetXSize>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	b29c      	uxth	r4, r3
 8000fea:	f001 fd7b 	bl	8002ae4 <BSP_LCD_GetYSize>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f002 fbf1 	bl	80037dc <BSP_TS_Init>
    BSP_LCD_Clear(LCD_COLOR_RED);
 8000ffa:	485e      	ldr	r0, [pc, #376]	; (8001174 <main+0x220>)
 8000ffc:	f001 fe90 	bl	8002d20 <BSP_LCD_Clear>
    BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8001000:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001004:	f001 fe58 	bl	8002cb8 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001008:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800100c:	f001 fe3c 	bl	8002c88 <BSP_LCD_SetTextColor>

  polozenie_x = (BSP_LCD_GetXSize() / 2 ) - (szerekosc_platformy / 2 );
 8001010:	f001 fd5c 	bl	8002acc <BSP_LCD_GetXSize>
 8001014:	4603      	mov	r3, r0
 8001016:	085a      	lsrs	r2, r3, #1
 8001018:	4b57      	ldr	r3, [pc, #348]	; (8001178 <main+0x224>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	0fd9      	lsrs	r1, r3, #31
 800101e:	440b      	add	r3, r1
 8001020:	105b      	asrs	r3, r3, #1
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	461a      	mov	r2, r3
 8001026:	4b55      	ldr	r3, [pc, #340]	; (800117c <main+0x228>)
 8001028:	601a      	str	r2, [r3, #0]
  polozenie_y = BSP_LCD_GetYSize() - 30;
 800102a:	f001 fd5b 	bl	8002ae4 <BSP_LCD_GetYSize>
 800102e:	4603      	mov	r3, r0
 8001030:	3b1e      	subs	r3, #30
 8001032:	461a      	mov	r2, r3
 8001034:	4b52      	ldr	r3, [pc, #328]	; (8001180 <main+0x22c>)
 8001036:	601a      	str	r2, [r3, #0]



   //rysowanie klockow
  for (int i = 0; i < liczba_klockow; i++) {
 8001038:	2300      	movs	r3, #0
 800103a:	61fb      	str	r3, [r7, #28]
 800103c:	e020      	b.n	8001080 <main+0x12c>
  		// rysowanie klockow na przemian kolorami
  		if (i % 2 == 0){
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b00      	cmp	r3, #0
 8001046:	d104      	bne.n	8001052 <main+0xfe>
  			BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001048:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 800104c:	f001 fe1c 	bl	8002c88 <BSP_LCD_SetTextColor>
 8001050:	e002      	b.n	8001058 <main+0x104>
  		}
  		else{
  			BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8001052:	4845      	ldr	r0, [pc, #276]	; (8001168 <main+0x214>)
 8001054:	f001 fe18 	bl	8002c88 <BSP_LCD_SetTextColor>
  		}

  		BSP_LCD_FillRect(i * (szerokosc_klocka), 30, szerokosc_klocka, wysokosc_klocka);
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	b29a      	uxth	r2, r3
 800105c:	4b49      	ldr	r3, [pc, #292]	; (8001184 <main+0x230>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	b29b      	uxth	r3, r3
 8001062:	fb12 f303 	smulbb	r3, r2, r3
 8001066:	b298      	uxth	r0, r3
 8001068:	4b46      	ldr	r3, [pc, #280]	; (8001184 <main+0x230>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b46      	ldr	r3, [pc, #280]	; (8001188 <main+0x234>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	b29b      	uxth	r3, r3
 8001074:	211e      	movs	r1, #30
 8001076:	f001 ffa9 	bl	8002fcc <BSP_LCD_FillRect>
  for (int i = 0; i < liczba_klockow; i++) {
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3301      	adds	r3, #1
 800107e:	61fb      	str	r3, [r7, #28]
 8001080:	4b42      	ldr	r3, [pc, #264]	; (800118c <main+0x238>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	69fa      	ldr	r2, [r7, #28]
 8001086:	429a      	cmp	r2, r3
 8001088:	dbd9      	blt.n	800103e <main+0xea>

   }

  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800108a:	f04f 30ff 	mov.w	r0, #4294967295
 800108e:	f001 fdfb 	bl	8002c88 <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(polozenie_x, polozenie_y, szerekosc_platformy, wysokosc_platformy);
 8001092:	4b3a      	ldr	r3, [pc, #232]	; (800117c <main+0x228>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	b298      	uxth	r0, r3
 8001098:	4b39      	ldr	r3, [pc, #228]	; (8001180 <main+0x22c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	b299      	uxth	r1, r3
 800109e:	4b36      	ldr	r3, [pc, #216]	; (8001178 <main+0x224>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	4b3a      	ldr	r3, [pc, #232]	; (8001190 <main+0x23c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	f001 ff8f 	bl	8002fcc <BSP_LCD_FillRect>

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80010ae:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80010b2:	f001 fde9 	bl	8002c88 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(polozenie_kulki_x, polozenie_kulki_x, promien_kulki);
 80010b6:	4b37      	ldr	r3, [pc, #220]	; (8001194 <main+0x240>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	b298      	uxth	r0, r3
 80010bc:	4b35      	ldr	r3, [pc, #212]	; (8001194 <main+0x240>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	b299      	uxth	r1, r3
 80010c2:	4b35      	ldr	r3, [pc, #212]	; (8001198 <main+0x244>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	f001 fe8f 	bl	8002dec <BSP_LCD_DrawCircle>
  BSP_LCD_FillCircle(polozenie_kulki_x, polozenie_y, promien_kulki);
 80010ce:	4b31      	ldr	r3, [pc, #196]	; (8001194 <main+0x240>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	b298      	uxth	r0, r3
 80010d4:	4b2a      	ldr	r3, [pc, #168]	; (8001180 <main+0x22c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	b299      	uxth	r1, r3
 80010da:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <main+0x244>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	461a      	mov	r2, r3
 80010e2:	f001 ffcd 	bl	8003080 <BSP_LCD_FillCircle>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (polozenie_kulki_x +  promien_kulki > BSP_LCD_GetXSize()){
 80010e6:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <main+0x240>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <main+0x244>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4413      	add	r3, r2
 80010f0:	461c      	mov	r4, r3
 80010f2:	f001 fceb 	bl	8002acc <BSP_LCD_GetXSize>
 80010f6:	4603      	mov	r3, r0
 80010f8:	429c      	cmp	r4, r3
 80010fa:	d90e      	bls.n	800111a <main+0x1c6>
			polozenie_kulki_x = BSP_LCD_GetXSize() - promien_kulki ;
 80010fc:	f001 fce6 	bl	8002acc <BSP_LCD_GetXSize>
 8001100:	4602      	mov	r2, r0
 8001102:	4b25      	ldr	r3, [pc, #148]	; (8001198 <main+0x244>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	461a      	mov	r2, r3
 800110a:	4b22      	ldr	r3, [pc, #136]	; (8001194 <main+0x240>)
 800110c:	601a      	str	r2, [r3, #0]
			predkosc_kulki_x *= -1;
 800110e:	4b23      	ldr	r3, [pc, #140]	; (800119c <main+0x248>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	425b      	negs	r3, r3
 8001114:	4a21      	ldr	r2, [pc, #132]	; (800119c <main+0x248>)
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	e00c      	b.n	8001134 <main+0x1e0>
		}
		else if (polozenie_kulki_x < 0){
 800111a:	4b1e      	ldr	r3, [pc, #120]	; (8001194 <main+0x240>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	da08      	bge.n	8001134 <main+0x1e0>
		  polozenie_kulki_x =  promien_kulki;
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <main+0x244>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a1b      	ldr	r2, [pc, #108]	; (8001194 <main+0x240>)
 8001128:	6013      	str	r3, [r2, #0]
		  predkosc_kulki_x *= -1;
 800112a:	4b1c      	ldr	r3, [pc, #112]	; (800119c <main+0x248>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	425b      	negs	r3, r3
 8001130:	4a1a      	ldr	r2, [pc, #104]	; (800119c <main+0x248>)
 8001132:	6013      	str	r3, [r2, #0]
		}

		if (polozenie_kulki_y +  promien_kulki > BSP_LCD_GetYSize()){
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <main+0x24c>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <main+0x244>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4413      	add	r3, r2
 800113e:	461c      	mov	r4, r3
 8001140:	f001 fcd0 	bl	8002ae4 <BSP_LCD_GetYSize>
 8001144:	4603      	mov	r3, r0
 8001146:	429c      	cmp	r4, r3
 8001148:	d92e      	bls.n	80011a8 <main+0x254>
			polozenie_kulki_y = BSP_LCD_GetYSize() - promien_kulki;
 800114a:	f001 fccb 	bl	8002ae4 <BSP_LCD_GetYSize>
 800114e:	4602      	mov	r2, r0
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <main+0x244>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	461a      	mov	r2, r3
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <main+0x24c>)
 800115a:	601a      	str	r2, [r3, #0]
			predkosc_kulki_y *= -1;
 800115c:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <main+0x250>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	425b      	negs	r3, r3
 8001162:	4a10      	ldr	r2, [pc, #64]	; (80011a4 <main+0x250>)
 8001164:	6013      	str	r3, [r2, #0]
 8001166:	e030      	b.n	80011ca <main+0x276>
 8001168:	ff0000ff 	.word	0xff0000ff
 800116c:	d0130000 	.word	0xd0130000
 8001170:	200000a4 	.word	0x200000a4
 8001174:	ffff0000 	.word	0xffff0000
 8001178:	20000000 	.word	0x20000000
 800117c:	200000dc 	.word	0x200000dc
 8001180:	200000e0 	.word	0x200000e0
 8001184:	20000004 	.word	0x20000004
 8001188:	20000008 	.word	0x20000008
 800118c:	2000000c 	.word	0x2000000c
 8001190:	20000010 	.word	0x20000010
 8001194:	20000014 	.word	0x20000014
 8001198:	20000018 	.word	0x20000018
 800119c:	2000001c 	.word	0x2000001c
 80011a0:	20000020 	.word	0x20000020
 80011a4:	20000024 	.word	0x20000024
		}
		else if(polozenie_kulki_y < 2 * promien_kulki){
 80011a8:	4b82      	ldr	r3, [pc, #520]	; (80013b4 <main+0x460>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	005a      	lsls	r2, r3, #1
 80011ae:	4b82      	ldr	r3, [pc, #520]	; (80013b8 <main+0x464>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	dd09      	ble.n	80011ca <main+0x276>
			 polozenie_kulki_y = 2 * promien_kulki;
 80011b6:	4b7f      	ldr	r3, [pc, #508]	; (80013b4 <main+0x460>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4a7e      	ldr	r2, [pc, #504]	; (80013b8 <main+0x464>)
 80011be:	6013      	str	r3, [r2, #0]
			 predkosc_kulki_y *= -1;
 80011c0:	4b7e      	ldr	r3, [pc, #504]	; (80013bc <main+0x468>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	425b      	negs	r3, r3
 80011c6:	4a7d      	ldr	r2, [pc, #500]	; (80013bc <main+0x468>)
 80011c8:	6013      	str	r3, [r2, #0]
		}

		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80011ca:	487d      	ldr	r0, [pc, #500]	; (80013c0 <main+0x46c>)
 80011cc:	f001 fd5c 	bl	8002c88 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(polozenie_kulki_x, polozenie_kulki_y , promien_kulki);
 80011d0:	4b7c      	ldr	r3, [pc, #496]	; (80013c4 <main+0x470>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	b298      	uxth	r0, r3
 80011d6:	4b78      	ldr	r3, [pc, #480]	; (80013b8 <main+0x464>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b299      	uxth	r1, r3
 80011dc:	4b75      	ldr	r3, [pc, #468]	; (80013b4 <main+0x460>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	461a      	mov	r2, r3
 80011e4:	f001 fe02 	bl	8002dec <BSP_LCD_DrawCircle>
		BSP_LCD_FillCircle(polozenie_kulki_x, polozenie_kulki_y , promien_kulki);
 80011e8:	4b76      	ldr	r3, [pc, #472]	; (80013c4 <main+0x470>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	b298      	uxth	r0, r3
 80011ee:	4b72      	ldr	r3, [pc, #456]	; (80013b8 <main+0x464>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	b299      	uxth	r1, r3
 80011f4:	4b6f      	ldr	r3, [pc, #444]	; (80013b4 <main+0x460>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	461a      	mov	r2, r3
 80011fc:	f001 ff40 	bl	8003080 <BSP_LCD_FillCircle>

		polozenie_kulki_x += predkosc_kulki_x;
 8001200:	4b70      	ldr	r3, [pc, #448]	; (80013c4 <main+0x470>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b70      	ldr	r3, [pc, #448]	; (80013c8 <main+0x474>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4413      	add	r3, r2
 800120a:	4a6e      	ldr	r2, [pc, #440]	; (80013c4 <main+0x470>)
 800120c:	6013      	str	r3, [r2, #0]
		polozenie_kulki_y += predkosc_kulki_y;
 800120e:	4b6a      	ldr	r3, [pc, #424]	; (80013b8 <main+0x464>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4b6a      	ldr	r3, [pc, #424]	; (80013bc <main+0x468>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4413      	add	r3, r2
 8001218:	4a67      	ldr	r2, [pc, #412]	; (80013b8 <main+0x464>)
 800121a:	6013      	str	r3, [r2, #0]

		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800121c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001220:	f001 fd32 	bl	8002c88 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(polozenie_kulki_x + predkosc_kulki_x, polozenie_kulki_y + predkosc_kulki_y, promien_kulki);
 8001224:	4b67      	ldr	r3, [pc, #412]	; (80013c4 <main+0x470>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	b29a      	uxth	r2, r3
 800122a:	4b67      	ldr	r3, [pc, #412]	; (80013c8 <main+0x474>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	b29b      	uxth	r3, r3
 8001230:	4413      	add	r3, r2
 8001232:	b298      	uxth	r0, r3
 8001234:	4b60      	ldr	r3, [pc, #384]	; (80013b8 <main+0x464>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	b29a      	uxth	r2, r3
 800123a:	4b60      	ldr	r3, [pc, #384]	; (80013bc <main+0x468>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	b29b      	uxth	r3, r3
 8001240:	4413      	add	r3, r2
 8001242:	b299      	uxth	r1, r3
 8001244:	4b5b      	ldr	r3, [pc, #364]	; (80013b4 <main+0x460>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	461a      	mov	r2, r3
 800124c:	f001 fdce 	bl	8002dec <BSP_LCD_DrawCircle>
		BSP_LCD_FillCircle(polozenie_kulki_x + predkosc_kulki_x, polozenie_kulki_y + predkosc_kulki_y, promien_kulki);
 8001250:	4b5c      	ldr	r3, [pc, #368]	; (80013c4 <main+0x470>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b5c      	ldr	r3, [pc, #368]	; (80013c8 <main+0x474>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	b29b      	uxth	r3, r3
 800125c:	4413      	add	r3, r2
 800125e:	b298      	uxth	r0, r3
 8001260:	4b55      	ldr	r3, [pc, #340]	; (80013b8 <main+0x464>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	b29a      	uxth	r2, r3
 8001266:	4b55      	ldr	r3, [pc, #340]	; (80013bc <main+0x468>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	b29b      	uxth	r3, r3
 800126c:	4413      	add	r3, r2
 800126e:	b299      	uxth	r1, r3
 8001270:	4b50      	ldr	r3, [pc, #320]	; (80013b4 <main+0x460>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	b29b      	uxth	r3, r3
 8001276:	461a      	mov	r2, r3
 8001278:	f001 ff02 	bl	8003080 <BSP_LCD_FillCircle>
//		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 80, (uint8_t*)buffer, CENTER_MODE);
//		itoa(polozenie_kulki_y, buffer, 10);
//		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 112, (uint8_t*)"Y:", LEFT_MODE);
//		BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 112, (uint8_t*)buffer, CENTER_MODE);

      uint32_t prev_x = polozenie_x;
 800127c:	4b53      	ldr	r3, [pc, #332]	; (80013cc <main+0x478>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	61bb      	str	r3, [r7, #24]
      uint32_t prev_y = polozenie_y;
 8001282:	4b53      	ldr	r3, [pc, #332]	; (80013d0 <main+0x47c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	617b      	str	r3, [r7, #20]

      // Get touch state
      TS_StateTypeDef  TS_State;
      BSP_TS_GetState(&TS_State);
 8001288:	1d3b      	adds	r3, r7, #4
 800128a:	4618      	mov	r0, r3
 800128c:	f002 fae0 	bl	8003850 <BSP_TS_GetState>

      if (TS_State.TouchDetected) {
 8001290:	88bb      	ldrh	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	f000 8088 	beq.w	80013a8 <main+0x454>
          uint32_t x = Calibration_GetX(TS_State.X);
 8001298:	88fb      	ldrh	r3, [r7, #6]
 800129a:	4618      	mov	r0, r3
 800129c:	f000 fb2c 	bl	80018f8 <Calibration_GetX>
 80012a0:	4603      	mov	r3, r0
 80012a2:	613b      	str	r3, [r7, #16]
          uint32_t y = Calibration_GetY(TS_State.Y);
 80012a4:	893b      	ldrh	r3, [r7, #8]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fb4a 	bl	8001940 <Calibration_GetY>
 80012ac:	4603      	mov	r3, r0
 80012ae:	60fb      	str	r3, [r7, #12]

          // Update platform position based on touch input
          if ((x < BSP_LCD_GetXSize() / 2 ) &( x > 0)) {
 80012b0:	f001 fc0c 	bl	8002acc <BSP_LCD_GetXSize>
 80012b4:	4603      	mov	r3, r0
 80012b6:	085b      	lsrs	r3, r3, #1
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	429a      	cmp	r2, r3
 80012bc:	bf34      	ite	cc
 80012be:	2301      	movcc	r3, #1
 80012c0:	2300      	movcs	r3, #0
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	bf14      	ite	ne
 80012ca:	2301      	movne	r3, #1
 80012cc:	2300      	moveq	r3, #0
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	4013      	ands	r3, r2
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d009      	beq.n	80012ec <main+0x398>
              polozenie_x = max(0, polozenie_x - dlugosc_kroku);  // Move left
 80012d8:	4b3c      	ldr	r3, [pc, #240]	; (80013cc <main+0x478>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	4b3d      	ldr	r3, [pc, #244]	; (80013d4 <main+0x480>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80012e6:	4a39      	ldr	r2, [pc, #228]	; (80013cc <main+0x478>)
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e031      	b.n	8001350 <main+0x3fc>
          } else if ((x > BSP_LCD_GetXSize() / 2) & (x <  BSP_LCD_GetXSize())) {
 80012ec:	f001 fbee 	bl	8002acc <BSP_LCD_GetXSize>
 80012f0:	4603      	mov	r3, r0
 80012f2:	085b      	lsrs	r3, r3, #1
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	429a      	cmp	r2, r3
 80012f8:	bf8c      	ite	hi
 80012fa:	2301      	movhi	r3, #1
 80012fc:	2300      	movls	r3, #0
 80012fe:	b2dc      	uxtb	r4, r3
 8001300:	f001 fbe4 	bl	8002acc <BSP_LCD_GetXSize>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	4293      	cmp	r3, r2
 800130a:	bf34      	ite	cc
 800130c:	2301      	movcc	r3, #1
 800130e:	2300      	movcs	r3, #0
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4023      	ands	r3, r4
 8001314:	b2db      	uxtb	r3, r3
 8001316:	2b00      	cmp	r3, #0
 8001318:	d01a      	beq.n	8001350 <main+0x3fc>
              polozenie_x = min(BSP_LCD_GetXSize() - szerekosc_platformy, polozenie_x + dlugosc_kroku);  // Move right
 800131a:	f001 fbd7 	bl	8002acc <BSP_LCD_GetXSize>
 800131e:	4602      	mov	r2, r0
 8001320:	4b2d      	ldr	r3, [pc, #180]	; (80013d8 <main+0x484>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	4a29      	ldr	r2, [pc, #164]	; (80013cc <main+0x478>)
 8001328:	6811      	ldr	r1, [r2, #0]
 800132a:	4a2a      	ldr	r2, [pc, #168]	; (80013d4 <main+0x480>)
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	440a      	add	r2, r1
 8001330:	4293      	cmp	r3, r2
 8001332:	d206      	bcs.n	8001342 <main+0x3ee>
 8001334:	f001 fbca 	bl	8002acc <BSP_LCD_GetXSize>
 8001338:	4602      	mov	r2, r0
 800133a:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <main+0x484>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	e004      	b.n	800134c <main+0x3f8>
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <main+0x478>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <main+0x480>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4413      	add	r3, r2
 800134c:	4a1f      	ldr	r2, [pc, #124]	; (80013cc <main+0x478>)
 800134e:	6013      	str	r3, [r2, #0]
          }

          BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001350:	481b      	ldr	r0, [pc, #108]	; (80013c0 <main+0x46c>)
 8001352:	f001 fc99 	bl	8002c88 <BSP_LCD_SetTextColor>
          BSP_LCD_FillRect(prev_x, prev_y, szerekosc_platformy + dlugosc_kroku, wysokosc_platformy);
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	b298      	uxth	r0, r3
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	b299      	uxth	r1, r3
 800135e:	4b1e      	ldr	r3, [pc, #120]	; (80013d8 <main+0x484>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	b29a      	uxth	r2, r3
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <main+0x480>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	b29b      	uxth	r3, r3
 800136a:	4413      	add	r3, r2
 800136c:	b29a      	uxth	r2, r3
 800136e:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <main+0x488>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	b29b      	uxth	r3, r3
 8001374:	f001 fe2a 	bl	8002fcc <BSP_LCD_FillRect>

          BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f001 fc84 	bl	8002c88 <BSP_LCD_SetTextColor>
          BSP_LCD_FillRect(polozenie_x, polozenie_y, szerekosc_platformy, wysokosc_platformy);
 8001380:	4b12      	ldr	r3, [pc, #72]	; (80013cc <main+0x478>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	b298      	uxth	r0, r3
 8001386:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <main+0x47c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b299      	uxth	r1, r3
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <main+0x484>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	b29a      	uxth	r2, r3
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <main+0x488>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	b29b      	uxth	r3, r3
 8001398:	f001 fe18 	bl	8002fcc <BSP_LCD_FillRect>
          // Update previous position
          prev_x = polozenie_x;
 800139c:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <main+0x478>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]
          prev_y = polozenie_y;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <main+0x47c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	617b      	str	r3, [r7, #20]
//          BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 112, (uint8_t*)"Y:", LEFT_MODE);
//          BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize() - 112, (uint8_t*)buffer, CENTER_MODE);

      }

      HAL_Delay(odswiezanie);
 80013a8:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <main+0x48c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f002 fb43 	bl	8003a38 <HAL_Delay>
  {
 80013b2:	e698      	b.n	80010e6 <main+0x192>
 80013b4:	20000018 	.word	0x20000018
 80013b8:	20000020 	.word	0x20000020
 80013bc:	20000024 	.word	0x20000024
 80013c0:	ffff0000 	.word	0xffff0000
 80013c4:	20000014 	.word	0x20000014
 80013c8:	2000001c 	.word	0x2000001c
 80013cc:	200000dc 	.word	0x200000dc
 80013d0:	200000e0 	.word	0x200000e0
 80013d4:	20000028 	.word	0x20000028
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000010 	.word	0x20000010
 80013e0:	2000002c 	.word	0x2000002c

080013e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b0a0      	sub	sp, #128	; 0x80
 80013e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ee:	2230      	movs	r2, #48	; 0x30
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f00a fcb5 	bl	800bd62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	2230      	movs	r2, #48	; 0x30
 800140e:	2100      	movs	r1, #0
 8001410:	4618      	mov	r0, r3
 8001412:	f00a fca6 	bl	800bd62 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	4b32      	ldr	r3, [pc, #200]	; (80014e4 <SystemClock_Config+0x100>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a31      	ldr	r2, [pc, #196]	; (80014e4 <SystemClock_Config+0x100>)
 8001420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
 8001426:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <SystemClock_Config+0x100>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	4b2c      	ldr	r3, [pc, #176]	; (80014e8 <SystemClock_Config+0x104>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800143e:	4a2a      	ldr	r2, [pc, #168]	; (80014e8 <SystemClock_Config+0x104>)
 8001440:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	4b28      	ldr	r3, [pc, #160]	; (80014e8 <SystemClock_Config+0x104>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800144e:	607b      	str	r3, [r7, #4]
 8001450:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001452:	2301      	movs	r3, #1
 8001454:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001456:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800145a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145c:	2302      	movs	r3, #2
 800145e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001460:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001464:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001466:	2304      	movs	r3, #4
 8001468:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 72;
 800146a:	2348      	movs	r3, #72	; 0x48
 800146c:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800146e:	2302      	movs	r3, #2
 8001470:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001472:	2303      	movs	r3, #3
 8001474:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001476:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800147a:	4618      	mov	r0, r3
 800147c:	f006 fa88 	bl	8007990 <HAL_RCC_OscConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001486:	f000 f843 	bl	8001510 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148a:	230f      	movs	r3, #15
 800148c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800148e:	2302      	movs	r3, #2
 8001490:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001492:	2300      	movs	r3, #0
 8001494:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001496:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800149a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014a4:	2102      	movs	r1, #2
 80014a6:	4618      	mov	r0, r3
 80014a8:	f006 fce2 	bl	8007e70 <HAL_RCC_ClockConfig>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80014b2:	f000 f82d 	bl	8001510 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80014b6:	2308      	movs	r3, #8
 80014b8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 80014ba:	2332      	movs	r3, #50	; 0x32
 80014bc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80014c2:	2300      	movs	r3, #0
 80014c4:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014c6:	f107 030c 	add.w	r3, r7, #12
 80014ca:	4618      	mov	r0, r3
 80014cc:	f006 fef4 	bl	80082b8 <HAL_RCCEx_PeriphCLKConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80014d6:	f000 f81b 	bl	8001510 <Error_Handler>
  }
}
 80014da:	bf00      	nop
 80014dc:	3780      	adds	r7, #128	; 0x80
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000

080014ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d101      	bne.n	8001502 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80014fe:	f002 fa7b 	bl	80039f8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001502:	bf00      	nop
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40001000 	.word	0x40001000

08001510 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */


  /* USER CODE END Error_Handler_Debug */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001524:	4b17      	ldr	r3, [pc, #92]	; (8001584 <MX_SPI5_Init+0x64>)
 8001526:	4a18      	ldr	r2, [pc, #96]	; (8001588 <MX_SPI5_Init+0x68>)
 8001528:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <MX_SPI5_Init+0x64>)
 800152c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001530:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001532:	4b14      	ldr	r3, [pc, #80]	; (8001584 <MX_SPI5_Init+0x64>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_SPI5_Init+0x64>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_SPI5_Init+0x64>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_SPI5_Init+0x64>)
 8001546:	2200      	movs	r2, #0
 8001548:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_SPI5_Init+0x64>)
 800154c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001550:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001552:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_SPI5_Init+0x64>)
 8001554:	2218      	movs	r2, #24
 8001556:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <MX_SPI5_Init+0x64>)
 800155a:	2200      	movs	r2, #0
 800155c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_SPI5_Init+0x64>)
 8001560:	2200      	movs	r2, #0
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <MX_SPI5_Init+0x64>)
 8001566:	2200      	movs	r2, #0
 8001568:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_SPI5_Init+0x64>)
 800156c:	220a      	movs	r2, #10
 800156e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <MX_SPI5_Init+0x64>)
 8001572:	f007 f8de 	bl	8008732 <HAL_SPI_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800157c:	f7ff ffc8 	bl	8001510 <Error_Handler>
  }

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	2000050c 	.word	0x2000050c
 8001588:	40015000 	.word	0x40015000

0800158c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a19      	ldr	r2, [pc, #100]	; (8001610 <HAL_SPI_MspInit+0x84>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d12c      	bne.n	8001608 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b18      	ldr	r3, [pc, #96]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b6:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015bc:	6453      	str	r3, [r2, #68]	; 0x44
 80015be:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d2:	4a10      	ldr	r2, [pc, #64]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015d4:	f043 0320 	orr.w	r3, r3, #32
 80015d8:	6313      	str	r3, [r2, #48]	; 0x30
 80015da:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <HAL_SPI_MspInit+0x88>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	f003 0320 	and.w	r3, r3, #32
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80015e6:	f44f 7360 	mov.w	r3, #896	; 0x380
 80015ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ec:	2302      	movs	r3, #2
 80015ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015f8:	2305      	movs	r3, #5
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015fc:	f107 0314 	add.w	r3, r7, #20
 8001600:	4619      	mov	r1, r3
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <HAL_SPI_MspInit+0x8c>)
 8001604:	f003 f890 	bl	8004728 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001608:	bf00      	nop
 800160a:	3728      	adds	r7, #40	; 0x28
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40015000 	.word	0x40015000
 8001614:	40023800 	.word	0x40023800
 8001618:	40021400 	.word	0x40021400

0800161c <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a08      	ldr	r2, [pc, #32]	; (800164c <HAL_SPI_MspDeInit+0x30>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d10a      	bne.n	8001644 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800162e:	4b08      	ldr	r3, [pc, #32]	; (8001650 <HAL_SPI_MspDeInit+0x34>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001632:	4a07      	ldr	r2, [pc, #28]	; (8001650 <HAL_SPI_MspDeInit+0x34>)
 8001634:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001638:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 800163a:	f44f 7160 	mov.w	r1, #896	; 0x380
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <HAL_SPI_MspDeInit+0x38>)
 8001640:	f003 fa1c 	bl	8004a7c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40015000 	.word	0x40015000
 8001650:	40023800 	.word	0x40023800
 8001654:	40021400 	.word	0x40021400

08001658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	4b12      	ldr	r3, [pc, #72]	; (80016ac <HAL_MspInit+0x54>)
 8001664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001666:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_MspInit+0x54>)
 8001668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800166c:	6453      	str	r3, [r2, #68]	; 0x44
 800166e:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <HAL_MspInit+0x54>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001672:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	603b      	str	r3, [r7, #0]
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_MspInit+0x54>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001682:	4a0a      	ldr	r2, [pc, #40]	; (80016ac <HAL_MspInit+0x54>)
 8001684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001688:	6413      	str	r3, [r2, #64]	; 0x40
 800168a:	4b08      	ldr	r3, [pc, #32]	; (80016ac <HAL_MspInit+0x54>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	210f      	movs	r1, #15
 800169a:	f06f 0001 	mvn.w	r0, #1
 800169e:	f002 faa5 	bl	8003bec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40023800 	.word	0x40023800

080016b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08c      	sub	sp, #48	; 0x30
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80016c0:	2200      	movs	r2, #0
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	2036      	movs	r0, #54	; 0x36
 80016c6:	f002 fa91 	bl	8003bec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016ca:	2036      	movs	r0, #54	; 0x36
 80016cc:	f002 faaa 	bl	8003c24 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	4b1f      	ldr	r3, [pc, #124]	; (8001754 <HAL_InitTick+0xa4>)
 80016d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d8:	4a1e      	ldr	r2, [pc, #120]	; (8001754 <HAL_InitTick+0xa4>)
 80016da:	f043 0310 	orr.w	r3, r3, #16
 80016de:	6413      	str	r3, [r2, #64]	; 0x40
 80016e0:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <HAL_InitTick+0xa4>)
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	f003 0310 	and.w	r3, r3, #16
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016ec:	f107 0210 	add.w	r2, r7, #16
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4611      	mov	r1, r2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f006 fdac 	bl	8008254 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80016fc:	f006 fd82 	bl	8008204 <HAL_RCC_GetPCLK1Freq>
 8001700:	4603      	mov	r3, r0
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001708:	4a13      	ldr	r2, [pc, #76]	; (8001758 <HAL_InitTick+0xa8>)
 800170a:	fba2 2303 	umull	r2, r3, r2, r3
 800170e:	0c9b      	lsrs	r3, r3, #18
 8001710:	3b01      	subs	r3, #1
 8001712:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <HAL_InitTick+0xac>)
 8001716:	4a12      	ldr	r2, [pc, #72]	; (8001760 <HAL_InitTick+0xb0>)
 8001718:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <HAL_InitTick+0xac>)
 800171c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001720:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001722:	4a0e      	ldr	r2, [pc, #56]	; (800175c <HAL_InitTick+0xac>)
 8001724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001726:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <HAL_InitTick+0xac>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <HAL_InitTick+0xac>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001734:	4809      	ldr	r0, [pc, #36]	; (800175c <HAL_InitTick+0xac>)
 8001736:	f007 fd87 	bl	8009248 <HAL_TIM_Base_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d104      	bne.n	800174a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001740:	4806      	ldr	r0, [pc, #24]	; (800175c <HAL_InitTick+0xac>)
 8001742:	f007 fdac 	bl	800929e <HAL_TIM_Base_Start_IT>
 8001746:	4603      	mov	r3, r0
 8001748:	e000      	b.n	800174c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	3730      	adds	r7, #48	; 0x30
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40023800 	.word	0x40023800
 8001758:	431bde83 	.word	0x431bde83
 800175c:	20000564 	.word	0x20000564
 8001760:	40001000 	.word	0x40001000

08001764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001776:	e7fe      	b.n	8001776 <HardFault_Handler+0x4>

08001778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800177c:	e7fe      	b.n	800177c <MemManage_Handler+0x4>

0800177e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001782:	e7fe      	b.n	8001782 <BusFault_Handler+0x4>

08001784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001788:	e7fe      	b.n	8001788 <UsageFault_Handler+0x4>

0800178a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <TIM6_DAC_IRQHandler+0x10>)
 800179e:	f007 fda2 	bl	80092e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000564 	.word	0x20000564

080017ac <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <OTG_HS_IRQHandler+0x10>)
 80017b2:	f003 fa86 	bl	8004cc2 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000728 	.word	0x20000728

080017c0 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80017c4:	4802      	ldr	r0, [pc, #8]	; (80017d0 <LTDC_IRQHandler+0x10>)
 80017c6:	f005 fda3 	bl	8007310 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000464 	.word	0x20000464

080017d4 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <DMA2D_IRQHandler+0x10>)
 80017da:	f002 fd66 	bl	80042aa <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000039c 	.word	0x2000039c

080017e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ec:	4b08      	ldr	r3, [pc, #32]	; (8001810 <SystemInit+0x28>)
 80017ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017f2:	4a07      	ldr	r2, [pc, #28]	; (8001810 <SystemInit+0x28>)
 80017f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017fc:	4b04      	ldr	r3, [pc, #16]	; (8001810 <SystemInit+0x28>)
 80017fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001802:	609a      	str	r2, [r3, #8]
#endif
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800181a:	f107 0308 	add.w	r3, r7, #8
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001828:	463b      	mov	r3, r7
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001830:	4b1e      	ldr	r3, [pc, #120]	; (80018ac <MX_TIM1_Init+0x98>)
 8001832:	4a1f      	ldr	r2, [pc, #124]	; (80018b0 <MX_TIM1_Init+0x9c>)
 8001834:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001836:	4b1d      	ldr	r3, [pc, #116]	; (80018ac <MX_TIM1_Init+0x98>)
 8001838:	2200      	movs	r2, #0
 800183a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183c:	4b1b      	ldr	r3, [pc, #108]	; (80018ac <MX_TIM1_Init+0x98>)
 800183e:	2200      	movs	r2, #0
 8001840:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001842:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <MX_TIM1_Init+0x98>)
 8001844:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001848:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184a:	4b18      	ldr	r3, [pc, #96]	; (80018ac <MX_TIM1_Init+0x98>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001850:	4b16      	ldr	r3, [pc, #88]	; (80018ac <MX_TIM1_Init+0x98>)
 8001852:	2200      	movs	r2, #0
 8001854:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001856:	4b15      	ldr	r3, [pc, #84]	; (80018ac <MX_TIM1_Init+0x98>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800185c:	4813      	ldr	r0, [pc, #76]	; (80018ac <MX_TIM1_Init+0x98>)
 800185e:	f007 fcf3 	bl	8009248 <HAL_TIM_Base_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001868:	f7ff fe52 	bl	8001510 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800186c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001870:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001872:	f107 0308 	add.w	r3, r7, #8
 8001876:	4619      	mov	r1, r3
 8001878:	480c      	ldr	r0, [pc, #48]	; (80018ac <MX_TIM1_Init+0x98>)
 800187a:	f007 fe3c 	bl	80094f6 <HAL_TIM_ConfigClockSource>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001884:	f7ff fe44 	bl	8001510 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001888:	2300      	movs	r3, #0
 800188a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188c:	2300      	movs	r3, #0
 800188e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001890:	463b      	mov	r3, r7
 8001892:	4619      	mov	r1, r3
 8001894:	4805      	ldr	r0, [pc, #20]	; (80018ac <MX_TIM1_Init+0x98>)
 8001896:	f008 f847 	bl	8009928 <HAL_TIMEx_MasterConfigSynchronization>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80018a0:	f7ff fe36 	bl	8001510 <Error_Handler>
  }

}
 80018a4:	bf00      	nop
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200005a4 	.word	0x200005a4
 80018b0:	40010000 	.word	0x40010000

080018b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a0b      	ldr	r2, [pc, #44]	; (80018f0 <HAL_TIM_Base_MspInit+0x3c>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d10d      	bne.n	80018e2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_TIM_Base_MspInit+0x40>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	4a09      	ldr	r2, [pc, #36]	; (80018f4 <HAL_TIM_Base_MspInit+0x40>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6453      	str	r3, [r2, #68]	; 0x44
 80018d6:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <HAL_TIM_Base_MspInit+0x40>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40010000 	.word	0x40010000
 80018f4:	40023800 	.word	0x40023800

080018f8 <Calibration_GetX>:
  * @brief  Calibrate X position
  * @param  x: X position
  * @retval calibrated x
  */
uint16_t Calibration_GetX(uint16_t x)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	80fb      	strh	r3, [r7, #6]
  return (((A1 * x) + B1)/1000);
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <Calibration_GetX+0x3c>)
 8001904:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001908:	461a      	mov	r2, r3
 800190a:	88fb      	ldrh	r3, [r7, #6]
 800190c:	fb03 f302 	mul.w	r3, r3, r2
 8001910:	4a09      	ldr	r2, [pc, #36]	; (8001938 <Calibration_GetX+0x40>)
 8001912:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001916:	4413      	add	r3, r2
 8001918:	4a08      	ldr	r2, [pc, #32]	; (800193c <Calibration_GetX+0x44>)
 800191a:	fb82 1203 	smull	r1, r2, r2, r3
 800191e:	1192      	asrs	r2, r2, #6
 8001920:	17db      	asrs	r3, r3, #31
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	b29b      	uxth	r3, r3
}
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	200000e4 	.word	0x200000e4
 8001938:	200000e8 	.word	0x200000e8
 800193c:	10624dd3 	.word	0x10624dd3

08001940 <Calibration_GetY>:
  * @brief  Calibrate Y position
  * @param  y: Y position
  * @retval calibrated y
  */
uint16_t Calibration_GetY(uint16_t y)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
  return (((A2 * y) + B2)/1000);
 800194a:	4b0c      	ldr	r3, [pc, #48]	; (800197c <Calibration_GetY+0x3c>)
 800194c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001950:	461a      	mov	r2, r3
 8001952:	88fb      	ldrh	r3, [r7, #6]
 8001954:	fb03 f302 	mul.w	r3, r3, r2
 8001958:	4a09      	ldr	r2, [pc, #36]	; (8001980 <Calibration_GetY+0x40>)
 800195a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800195e:	4413      	add	r3, r2
 8001960:	4a08      	ldr	r2, [pc, #32]	; (8001984 <Calibration_GetY+0x44>)
 8001962:	fb82 1203 	smull	r1, r2, r2, r3
 8001966:	1192      	asrs	r2, r2, #6
 8001968:	17db      	asrs	r3, r3, #31
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	b29b      	uxth	r3, r3
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	200000e6 	.word	0x200000e6
 8001980:	200000ea 	.word	0x200000ea
 8001984:	10624dd3 	.word	0x10624dd3

08001988 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <MX_USART1_UART_Init+0x50>)
 8001990:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019be:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_USART1_UART_Init+0x4c>)
 80019c0:	f008 f842 	bl	8009a48 <HAL_UART_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019ca:	f7ff fda1 	bl	8001510 <Error_Handler>
  }

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200005e4 	.word	0x200005e4
 80019d8:	40011000 	.word	0x40011000

080019dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	; (8001a60 <HAL_UART_MspInit+0x84>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d12c      	bne.n	8001a58 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a06:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a08:	f043 0310 	orr.w	r3, r3, #16
 8001a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	f003 0310 	and.w	r3, r3, #16
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a10      	ldr	r2, [pc, #64]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <HAL_UART_MspInit+0x88>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001a36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a48:	2307      	movs	r3, #7
 8001a4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4619      	mov	r1, r3
 8001a52:	4805      	ldr	r0, [pc, #20]	; (8001a68 <HAL_UART_MspInit+0x8c>)
 8001a54:	f002 fe68 	bl	8004728 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001a58:	bf00      	nop
 8001a5a:	3728      	adds	r7, #40	; 0x28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40011000 	.word	0x40011000
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020000 	.word	0x40020000

08001a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001aa4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a72:	e003      	b.n	8001a7c <LoopCopyDataInit>

08001a74 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a76:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a78:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a7a:	3104      	adds	r1, #4

08001a7c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a7c:	480b      	ldr	r0, [pc, #44]	; (8001aac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a7e:	4b0c      	ldr	r3, [pc, #48]	; (8001ab0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a80:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a82:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a84:	d3f6      	bcc.n	8001a74 <CopyDataInit>
  ldr  r2, =_sbss
 8001a86:	4a0b      	ldr	r2, [pc, #44]	; (8001ab4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a88:	e002      	b.n	8001a90 <LoopFillZerobss>

08001a8a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a8a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a8c:	f842 3b04 	str.w	r3, [r2], #4

08001a90 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a92:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a94:	d3f9      	bcc.n	8001a8a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a96:	f7ff fea7 	bl	80017e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a9a:	f00a f933 	bl	800bd04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a9e:	f7ff fa59 	bl	8000f54 <main>
  bx  lr    
 8001aa2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001aa4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001aa8:	0800dce8 	.word	0x0800dce8
  ldr  r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ab0:	200000bc 	.word	0x200000bc
  ldr  r2, =_sbss
 8001ab4:	200000bc 	.word	0x200000bc
  ldr  r3, = _ebss
 8001ab8:	200009ec 	.word	0x200009ec

08001abc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001abc:	e7fe      	b.n	8001abc <ADC_IRQHandler>

08001abe <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001ac2:	f000 fe4b 	bl	800275c <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8001ac6:	20ca      	movs	r0, #202	; 0xca
 8001ac8:	f000 f95d 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8001acc:	20c3      	movs	r0, #195	; 0xc3
 8001ace:	f000 f967 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8001ad2:	2008      	movs	r0, #8
 8001ad4:	f000 f964 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8001ad8:	2050      	movs	r0, #80	; 0x50
 8001ada:	f000 f961 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8001ade:	20cf      	movs	r0, #207	; 0xcf
 8001ae0:	f000 f951 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 f95b 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8001aea:	20c1      	movs	r0, #193	; 0xc1
 8001aec:	f000 f958 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8001af0:	2030      	movs	r0, #48	; 0x30
 8001af2:	f000 f955 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8001af6:	20ed      	movs	r0, #237	; 0xed
 8001af8:	f000 f945 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8001afc:	2064      	movs	r0, #100	; 0x64
 8001afe:	f000 f94f 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8001b02:	2003      	movs	r0, #3
 8001b04:	f000 f94c 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8001b08:	2012      	movs	r0, #18
 8001b0a:	f000 f949 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8001b0e:	2081      	movs	r0, #129	; 0x81
 8001b10:	f000 f946 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8001b14:	20e8      	movs	r0, #232	; 0xe8
 8001b16:	f000 f936 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8001b1a:	2085      	movs	r0, #133	; 0x85
 8001b1c:	f000 f940 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 f93d 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001b26:	2078      	movs	r0, #120	; 0x78
 8001b28:	f000 f93a 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8001b2c:	20cb      	movs	r0, #203	; 0xcb
 8001b2e:	f000 f92a 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8001b32:	2039      	movs	r0, #57	; 0x39
 8001b34:	f000 f934 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8001b38:	202c      	movs	r0, #44	; 0x2c
 8001b3a:	f000 f931 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f000 f92e 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8001b44:	2034      	movs	r0, #52	; 0x34
 8001b46:	f000 f92b 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8001b4a:	2002      	movs	r0, #2
 8001b4c:	f000 f928 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8001b50:	20f7      	movs	r0, #247	; 0xf7
 8001b52:	f000 f918 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8001b56:	2020      	movs	r0, #32
 8001b58:	f000 f922 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8001b5c:	20ea      	movs	r0, #234	; 0xea
 8001b5e:	f000 f912 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 f91c 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f000 f919 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8001b6e:	20b1      	movs	r0, #177	; 0xb1
 8001b70:	f000 f909 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001b74:	2000      	movs	r0, #0
 8001b76:	f000 f913 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001b7a:	201b      	movs	r0, #27
 8001b7c:	f000 f910 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001b80:	20b6      	movs	r0, #182	; 0xb6
 8001b82:	f000 f900 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001b86:	200a      	movs	r0, #10
 8001b88:	f000 f90a 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8001b8c:	20a2      	movs	r0, #162	; 0xa2
 8001b8e:	f000 f907 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001b92:	20c0      	movs	r0, #192	; 0xc0
 8001b94:	f000 f8f7 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001b98:	2010      	movs	r0, #16
 8001b9a:	f000 f901 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001b9e:	20c1      	movs	r0, #193	; 0xc1
 8001ba0:	f000 f8f1 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001ba4:	2010      	movs	r0, #16
 8001ba6:	f000 f8fb 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8001baa:	20c5      	movs	r0, #197	; 0xc5
 8001bac:	f000 f8eb 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001bb0:	2045      	movs	r0, #69	; 0x45
 8001bb2:	f000 f8f5 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001bb6:	2015      	movs	r0, #21
 8001bb8:	f000 f8f2 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8001bbc:	20c7      	movs	r0, #199	; 0xc7
 8001bbe:	f000 f8e2 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001bc2:	2090      	movs	r0, #144	; 0x90
 8001bc4:	f000 f8ec 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8001bc8:	2036      	movs	r0, #54	; 0x36
 8001bca:	f000 f8dc 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001bce:	20c8      	movs	r0, #200	; 0xc8
 8001bd0:	f000 f8e6 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001bd4:	20f2      	movs	r0, #242	; 0xf2
 8001bd6:	f000 f8d6 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f000 f8e0 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001be0:	20b0      	movs	r0, #176	; 0xb0
 8001be2:	f000 f8d0 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001be6:	20c2      	movs	r0, #194	; 0xc2
 8001be8:	f000 f8da 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8001bec:	20b6      	movs	r0, #182	; 0xb6
 8001bee:	f000 f8ca 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001bf2:	200a      	movs	r0, #10
 8001bf4:	f000 f8d4 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8001bf8:	20a7      	movs	r0, #167	; 0xa7
 8001bfa:	f000 f8d1 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001bfe:	2027      	movs	r0, #39	; 0x27
 8001c00:	f000 f8ce 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001c04:	2004      	movs	r0, #4
 8001c06:	f000 f8cb 	bl	8001da0 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8001c0a:	202a      	movs	r0, #42	; 0x2a
 8001c0c:	f000 f8bb 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c10:	2000      	movs	r0, #0
 8001c12:	f000 f8c5 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c16:	2000      	movs	r0, #0
 8001c18:	f000 f8c2 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f000 f8bf 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001c22:	20ef      	movs	r0, #239	; 0xef
 8001c24:	f000 f8bc 	bl	8001da0 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8001c28:	202b      	movs	r0, #43	; 0x2b
 8001c2a:	f000 f8ac 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f000 f8b6 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c34:	2000      	movs	r0, #0
 8001c36:	f000 f8b3 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f000 f8b0 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8001c40:	203f      	movs	r0, #63	; 0x3f
 8001c42:	f000 f8ad 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8001c46:	20f6      	movs	r0, #246	; 0xf6
 8001c48:	f000 f89d 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001c4c:	2001      	movs	r0, #1
 8001c4e:	f000 f8a7 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f000 f8a4 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8001c58:	2006      	movs	r0, #6
 8001c5a:	f000 f8a1 	bl	8001da0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8001c5e:	202c      	movs	r0, #44	; 0x2c
 8001c60:	f000 f891 	bl	8001d86 <ili9341_WriteReg>
  LCD_Delay(200);
 8001c64:	20c8      	movs	r0, #200	; 0xc8
 8001c66:	f000 fe67 	bl	8002938 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8001c6a:	2026      	movs	r0, #38	; 0x26
 8001c6c:	f000 f88b 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8001c70:	2001      	movs	r0, #1
 8001c72:	f000 f895 	bl	8001da0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8001c76:	20e0      	movs	r0, #224	; 0xe0
 8001c78:	f000 f885 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8001c7c:	200f      	movs	r0, #15
 8001c7e:	f000 f88f 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8001c82:	2029      	movs	r0, #41	; 0x29
 8001c84:	f000 f88c 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8001c88:	2024      	movs	r0, #36	; 0x24
 8001c8a:	f000 f889 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001c8e:	200c      	movs	r0, #12
 8001c90:	f000 f886 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001c94:	200e      	movs	r0, #14
 8001c96:	f000 f883 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001c9a:	2009      	movs	r0, #9
 8001c9c:	f000 f880 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001ca0:	204e      	movs	r0, #78	; 0x4e
 8001ca2:	f000 f87d 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001ca6:	2078      	movs	r0, #120	; 0x78
 8001ca8:	f000 f87a 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8001cac:	203c      	movs	r0, #60	; 0x3c
 8001cae:	f000 f877 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001cb2:	2009      	movs	r0, #9
 8001cb4:	f000 f874 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8001cb8:	2013      	movs	r0, #19
 8001cba:	f000 f871 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001cbe:	2005      	movs	r0, #5
 8001cc0:	f000 f86e 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001cc4:	2017      	movs	r0, #23
 8001cc6:	f000 f86b 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001cca:	2011      	movs	r0, #17
 8001ccc:	f000 f868 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f000 f865 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001cd6:	20e1      	movs	r0, #225	; 0xe1
 8001cd8:	f000 f855 	bl	8001d86 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f000 f85f 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001ce2:	2016      	movs	r0, #22
 8001ce4:	f000 f85c 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8001ce8:	201b      	movs	r0, #27
 8001cea:	f000 f859 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001cee:	2004      	movs	r0, #4
 8001cf0:	f000 f856 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001cf4:	2011      	movs	r0, #17
 8001cf6:	f000 f853 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8001cfa:	2007      	movs	r0, #7
 8001cfc:	f000 f850 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001d00:	2031      	movs	r0, #49	; 0x31
 8001d02:	f000 f84d 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001d06:	2033      	movs	r0, #51	; 0x33
 8001d08:	f000 f84a 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8001d0c:	2042      	movs	r0, #66	; 0x42
 8001d0e:	f000 f847 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001d12:	2005      	movs	r0, #5
 8001d14:	f000 f844 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001d18:	200c      	movs	r0, #12
 8001d1a:	f000 f841 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001d1e:	200a      	movs	r0, #10
 8001d20:	f000 f83e 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001d24:	2028      	movs	r0, #40	; 0x28
 8001d26:	f000 f83b 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8001d2a:	202f      	movs	r0, #47	; 0x2f
 8001d2c:	f000 f838 	bl	8001da0 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8001d30:	200f      	movs	r0, #15
 8001d32:	f000 f835 	bl	8001da0 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8001d36:	2011      	movs	r0, #17
 8001d38:	f000 f825 	bl	8001d86 <ili9341_WriteReg>
  LCD_Delay(200);
 8001d3c:	20c8      	movs	r0, #200	; 0xc8
 8001d3e:	f000 fdfb 	bl	8002938 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001d42:	2029      	movs	r0, #41	; 0x29
 8001d44:	f000 f81f 	bl	8001d86 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8001d48:	202c      	movs	r0, #44	; 0x2c
 8001d4a:	f000 f81c 	bl	8001d86 <ili9341_WriteReg>
}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001d56:	f000 fd01 	bl	800275c <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8001d5a:	2103      	movs	r1, #3
 8001d5c:	20d3      	movs	r0, #211	; 0xd3
 8001d5e:	f000 f82c 	bl	8001dba <ili9341_ReadData>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29b      	uxth	r3, r3
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8001d6e:	2029      	movs	r0, #41	; 0x29
 8001d70:	f000 f809 	bl	8001d86 <ili9341_WriteReg>
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8001d7c:	2028      	movs	r0, #40	; 0x28
 8001d7e:	f000 f802 	bl	8001d86 <ili9341_WriteReg>
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fd7c 	bl	8002890 <LCD_IO_WriteReg>
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001daa:	88fb      	ldrh	r3, [r7, #6]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fd4d 	bl	800284c <LCD_IO_WriteData>
}
 8001db2:	bf00      	nop
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	460a      	mov	r2, r1
 8001dc4:	80fb      	strh	r3, [r7, #6]
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8001dca:	797a      	ldrb	r2, [r7, #5]
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	4611      	mov	r1, r2
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f000 fd7f 	bl	80028d4 <LCD_IO_ReadData>
 8001dd6:	4603      	mov	r3, r0
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001de4:	23f0      	movs	r3, #240	; 0xf0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001df4:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
	...

08001e04 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fa59 	bl	80022c8 <stmpe811_GetInstance>
 8001e16:	4603      	mov	r3, r0
 8001e18:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	2bff      	cmp	r3, #255	; 0xff
 8001e1e:	d112      	bne.n	8001e46 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8001e20:	2000      	movs	r0, #0
 8001e22:	f000 fa51 	bl	80022c8 <stmpe811_GetInstance>
 8001e26:	4603      	mov	r3, r0
 8001e28:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8001e2a:	7bbb      	ldrb	r3, [r7, #14]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d80a      	bhi.n	8001e46 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8001e30:	7bbb      	ldrb	r3, [r7, #14]
 8001e32:	88fa      	ldrh	r2, [r7, #6]
 8001e34:	b2d1      	uxtb	r1, r2
 8001e36:	4a06      	ldr	r2, [pc, #24]	; (8001e50 <stmpe811_Init+0x4c>)
 8001e38:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8001e3a:	f000 fd88 	bl	800294e <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8001e3e:	88fb      	ldrh	r3, [r7, #6]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 f807 	bl	8001e54 <stmpe811_Reset>
    }
  }
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200000ec 	.word	0x200000ec

08001e54 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2202      	movs	r2, #2
 8001e64:	2103      	movs	r1, #3
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 fd7d 	bl	8002966 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8001e6c:	200a      	movs	r0, #10
 8001e6e:	f000 fdb7 	bl	80029e0 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2200      	movs	r2, #0
 8001e78:	2103      	movs	r1, #3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f000 fd73 	bl	8002966 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8001e80:	2002      	movs	r0, #2
 8001e82:	f000 fdad 	bl	80029e0 <IOE_Delay>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8001e8e:	b590      	push	{r4, r7, lr}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8001e98:	f000 fd59 	bl	800294e <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001e9c:	88fb      	ldrh	r3, [r7, #6]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 fd72 	bl	800298c <IOE_Read>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fd69 	bl	800298c <IOE_Read>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001ebe:	4323      	orrs	r3, r4
 8001ec0:	b21b      	sxth	r3, r3
 8001ec2:	b29b      	uxth	r3, r3
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd90      	pop	{r4, r7, pc}

08001ecc <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001eda:	88fb      	ldrh	r3, [r7, #6]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2109      	movs	r1, #9
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f000 fd53 	bl	800298c <IOE_Read>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	2109      	movs	r1, #9
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 fd33 	bl	8002966 <IOE_Write>
}
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001f16:	88fb      	ldrh	r3, [r7, #6]
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2109      	movs	r1, #9
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 fd35 	bl	800298c <IOE_Read>
 8001f22:	4603      	mov	r3, r0
 8001f24:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
 8001f28:	f023 0301 	bic.w	r3, r3, #1
 8001f2c:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8001f2e:	88fb      	ldrh	r3, [r7, #6]
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	2109      	movs	r1, #9
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fd15 	bl	8002966 <IOE_Write>
    
}
 8001f3c:	bf00      	nop
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	460a      	mov	r2, r1
 8001f4e:	80fb      	strh	r3, [r7, #6]
 8001f50:	4613      	mov	r3, r2
 8001f52:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001f54:	2300      	movs	r3, #0
 8001f56:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001f58:	88fb      	ldrh	r3, [r7, #6]
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	210a      	movs	r1, #10
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 fd14 	bl	800298c <IOE_Read>
 8001f64:	4603      	mov	r3, r0
 8001f66:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8001f68:	7bfa      	ldrb	r2, [r7, #15]
 8001f6a:	797b      	ldrb	r3, [r7, #5]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001f70:	88fb      	ldrh	r3, [r7, #6]
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	210a      	movs	r1, #10
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f000 fcf4 	bl	8002966 <IOE_Write>
}
 8001f7e:	bf00      	nop
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b084      	sub	sp, #16
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	460a      	mov	r2, r1
 8001f90:	80fb      	strh	r3, [r7, #6]
 8001f92:	4613      	mov	r3, r2
 8001f94:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	210a      	movs	r1, #10
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f000 fcf3 	bl	800298c <IOE_Read>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8001faa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	b25a      	sxtb	r2, r3
 8001fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	b25b      	sxtb	r3, r3
 8001fba:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	7bfa      	ldrb	r2, [r7, #15]
 8001fc2:	210a      	movs	r1, #10
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 fcce 	bl	8002966 <IOE_Write>
}
 8001fca:	bf00      	nop
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	4603      	mov	r3, r0
 8001fda:	460a      	mov	r2, r1
 8001fdc:	80fb      	strh	r3, [r7, #6]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8001fe2:	88fb      	ldrh	r3, [r7, #6]
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	210b      	movs	r1, #11
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fccf 	bl	800298c <IOE_Read>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	797b      	ldrb	r3, [r7, #5]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	b2db      	uxtb	r3, r3
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	460a      	mov	r2, r1
 800200a:	80fb      	strh	r3, [r7, #6]
 800200c:	4613      	mov	r3, r2
 800200e:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002010:	88fb      	ldrh	r3, [r7, #6]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	797a      	ldrb	r2, [r7, #5]
 8002016:	210b      	movs	r1, #11
 8002018:	4618      	mov	r0, r3
 800201a:	f000 fca4 	bl	8002966 <IOE_Write>
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b084      	sub	sp, #16
 800202a:	af00      	add	r7, sp, #0
 800202c:	4603      	mov	r3, r0
 800202e:	6039      	str	r1, [r7, #0]
 8002030:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2117      	movs	r1, #23
 800203c:	4618      	mov	r0, r3
 800203e:	f000 fca5 	bl	800298c <IOE_Read>
 8002042:	4603      	mov	r3, r0
 8002044:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	b25b      	sxtb	r3, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	b25a      	sxtb	r2, r3
 800204e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002052:	4013      	ands	r3, r2
 8002054:	b25b      	sxtb	r3, r3
 8002056:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	b2db      	uxtb	r3, r3
 800205c:	7bfa      	ldrb	r2, [r7, #15]
 800205e:	2117      	movs	r1, #23
 8002060:	4618      	mov	r0, r3
 8002062:	f000 fc80 	bl	8002966 <IOE_Write>
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	4603      	mov	r3, r0
 8002076:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002078:	88fb      	ldrh	r3, [r7, #6]
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2104      	movs	r1, #4
 800207e:	4618      	mov	r0, r3
 8002080:	f000 fc84 	bl	800298c <IOE_Read>
 8002084:	4603      	mov	r3, r0
 8002086:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	f023 0304 	bic.w	r3, r3, #4
 800208e:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002090:	88fb      	ldrh	r3, [r7, #6]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	7bfa      	ldrb	r2, [r7, #15]
 8002096:	2104      	movs	r1, #4
 8002098:	4618      	mov	r0, r3
 800209a:	f000 fc64 	bl	8002966 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	21f0      	movs	r1, #240	; 0xf0
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7ff ffbf 	bl	8002026 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	f023 0303 	bic.w	r3, r3, #3
 80020ae:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	7bfa      	ldrb	r2, [r7, #15]
 80020b6:	2104      	movs	r1, #4
 80020b8:	4618      	mov	r0, r3
 80020ba:	f000 fc54 	bl	8002966 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2249      	movs	r2, #73	; 0x49
 80020c4:	2120      	movs	r1, #32
 80020c6:	4618      	mov	r0, r3
 80020c8:	f000 fc4d 	bl	8002966 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80020cc:	2002      	movs	r0, #2
 80020ce:	f000 fc87 	bl	80029e0 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80020d2:	88fb      	ldrh	r3, [r7, #6]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2201      	movs	r2, #1
 80020d8:	2121      	movs	r1, #33	; 0x21
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fc43 	bl	8002966 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 80020e0:	88fb      	ldrh	r3, [r7, #6]
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	229a      	movs	r2, #154	; 0x9a
 80020e6:	2141      	movs	r1, #65	; 0x41
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 fc3c 	bl	8002966 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2201      	movs	r2, #1
 80020f4:	214a      	movs	r1, #74	; 0x4a
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 fc35 	bl	8002966 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80020fc:	88fb      	ldrh	r3, [r7, #6]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2201      	movs	r2, #1
 8002102:	214b      	movs	r1, #75	; 0x4b
 8002104:	4618      	mov	r0, r3
 8002106:	f000 fc2e 	bl	8002966 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800210a:	88fb      	ldrh	r3, [r7, #6]
 800210c:	b2db      	uxtb	r3, r3
 800210e:	2200      	movs	r2, #0
 8002110:	214b      	movs	r1, #75	; 0x4b
 8002112:	4618      	mov	r0, r3
 8002114:	f000 fc27 	bl	8002966 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002118:	88fb      	ldrh	r3, [r7, #6]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2201      	movs	r2, #1
 800211e:	2156      	movs	r1, #86	; 0x56
 8002120:	4618      	mov	r0, r3
 8002122:	f000 fc20 	bl	8002966 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2201      	movs	r2, #1
 800212c:	2158      	movs	r1, #88	; 0x58
 800212e:	4618      	mov	r0, r3
 8002130:	f000 fc19 	bl	8002966 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002134:	88fb      	ldrh	r3, [r7, #6]
 8002136:	b2db      	uxtb	r3, r3
 8002138:	2201      	movs	r2, #1
 800213a:	2140      	movs	r1, #64	; 0x40
 800213c:	4618      	mov	r0, r3
 800213e:	f000 fc12 	bl	8002966 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002142:	88fb      	ldrh	r3, [r7, #6]
 8002144:	b2db      	uxtb	r3, r3
 8002146:	22ff      	movs	r2, #255	; 0xff
 8002148:	210b      	movs	r1, #11
 800214a:	4618      	mov	r0, r3
 800214c:	f000 fc0b 	bl	8002966 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002150:	2002      	movs	r0, #2
 8002152:	f000 fc45 	bl	80029e0 <IOE_Delay>
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b084      	sub	sp, #16
 8002162:	af00      	add	r7, sp, #0
 8002164:	4603      	mov	r3, r0
 8002166:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	2140      	movs	r1, #64	; 0x40
 8002172:	4618      	mov	r0, r3
 8002174:	f000 fc0a 	bl	800298c <IOE_Read>
 8002178:	4603      	mov	r3, r0
 800217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217e:	2b80      	cmp	r3, #128	; 0x80
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2db      	uxtb	r3, r3
 8002188:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 800218a:	7bbb      	ldrb	r3, [r7, #14]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d00b      	beq.n	80021a8 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002190:	88fb      	ldrh	r3, [r7, #6]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	214c      	movs	r1, #76	; 0x4c
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fbf8 	bl	800298c <IOE_Read>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d010      	beq.n	80021c4 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 80021a2:	2301      	movs	r3, #1
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	e00d      	b.n	80021c4 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	2201      	movs	r2, #1
 80021ae:	214b      	movs	r1, #75	; 0x4b
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 fbd8 	bl	8002966 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2200      	movs	r2, #0
 80021bc:	214b      	movs	r1, #75	; 0x4b
 80021be:	4618      	mov	r0, r3
 80021c0:	f000 fbd1 	bl	8002966 <IOE_Write>
  }
  
  return ret;
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b086      	sub	sp, #24
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	4603      	mov	r3, r0
 80021d6:	60b9      	str	r1, [r7, #8]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80021dc:	89fb      	ldrh	r3, [r7, #14]
 80021de:	b2d8      	uxtb	r0, r3
 80021e0:	f107 0210 	add.w	r2, r7, #16
 80021e4:	2304      	movs	r3, #4
 80021e6:	21d7      	movs	r1, #215	; 0xd7
 80021e8:	f000 fbe3 	bl	80029b2 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 80021ec:	7c3b      	ldrb	r3, [r7, #16]
 80021ee:	061a      	lsls	r2, r3, #24
 80021f0:	7c7b      	ldrb	r3, [r7, #17]
 80021f2:	041b      	lsls	r3, r3, #16
 80021f4:	431a      	orrs	r2, r3
 80021f6:	7cbb      	ldrb	r3, [r7, #18]
 80021f8:	021b      	lsls	r3, r3, #8
 80021fa:	4313      	orrs	r3, r2
 80021fc:	7cfa      	ldrb	r2, [r7, #19]
 80021fe:	4313      	orrs	r3, r2
 8002200:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	0d1b      	lsrs	r3, r3, #20
 8002206:	b29a      	uxth	r2, r3
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	0a1b      	lsrs	r3, r3, #8
 8002210:	b29b      	uxth	r3, r3
 8002212:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002216:	b29a      	uxth	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 800221c:	89fb      	ldrh	r3, [r7, #14]
 800221e:	b2db      	uxtb	r3, r3
 8002220:	2201      	movs	r2, #1
 8002222:	214b      	movs	r1, #75	; 0x4b
 8002224:	4618      	mov	r0, r3
 8002226:	f000 fb9e 	bl	8002966 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2200      	movs	r2, #0
 8002230:	214b      	movs	r1, #75	; 0x4b
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fb97 	bl	8002966 <IOE_Write>
}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 800224a:	f000 fb86 	bl	800295a <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 800224e:	88fb      	ldrh	r3, [r7, #6]
 8002250:	211f      	movs	r1, #31
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fe76 	bl	8001f44 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff fe36 	bl	8001ecc <stmpe811_EnableGlobalIT>
}
 8002260:	bf00      	nop
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002272:	88fb      	ldrh	r3, [r7, #6]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fe47 	bl	8001f08 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 800227a:	88fb      	ldrh	r3, [r7, #6]
 800227c:	211f      	movs	r1, #31
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fe81 	bl	8001f86 <stmpe811_DisableITSource>
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002296:	88fb      	ldrh	r3, [r7, #6]
 8002298:	211f      	movs	r1, #31
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fe99 	bl	8001fd2 <stmpe811_ReadGITStatus>
 80022a0:	4603      	mov	r3, r0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	4603      	mov	r3, r0
 80022b2:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80022b4:	88fb      	ldrh	r3, [r7, #6]
 80022b6:	211f      	movs	r1, #31
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fea1 	bl	8002000 <stmpe811_ClearGlobalIT>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
 80022da:	e00b      	b.n	80022f4 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <stmpe811_GetInstance+0x40>)
 80022e0:	5cd3      	ldrb	r3, [r2, r3]
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	88fa      	ldrh	r2, [r7, #6]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d101      	bne.n	80022ee <stmpe811_GetInstance+0x26>
    {
      return idx; 
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	e006      	b.n	80022fc <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	3301      	adds	r3, #1
 80022f2:	73fb      	strb	r3, [r7, #15]
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d9f0      	bls.n	80022dc <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80022fa:	23ff      	movs	r3, #255	; 0xff
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3714      	adds	r7, #20
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	200000ec 	.word	0x200000ec

0800230c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	; 0x28
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a33      	ldr	r2, [pc, #204]	; (80023e8 <I2Cx_MspInit+0xdc>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d15f      	bne.n	80023de <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	4b32      	ldr	r3, [pc, #200]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	4a31      	ldr	r2, [pc, #196]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	6313      	str	r3, [r2, #48]	; 0x30
 800232e:	4b2f      	ldr	r3, [pc, #188]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a2a      	ldr	r2, [pc, #168]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b28      	ldr	r3, [pc, #160]	; (80023ec <I2Cx_MspInit+0xe0>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002356:	f44f 7380 	mov.w	r3, #256	; 0x100
 800235a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 800235c:	2312      	movs	r3, #18
 800235e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002364:	2302      	movs	r3, #2
 8002366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002368:	2304      	movs	r3, #4
 800236a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 800236c:	f107 0314 	add.w	r3, r7, #20
 8002370:	4619      	mov	r1, r3
 8002372:	481f      	ldr	r0, [pc, #124]	; (80023f0 <I2Cx_MspInit+0xe4>)
 8002374:	f002 f9d8 	bl	8004728 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002378:	f44f 7300 	mov.w	r3, #512	; 0x200
 800237c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800237e:	f107 0314 	add.w	r3, r7, #20
 8002382:	4619      	mov	r1, r3
 8002384:	481b      	ldr	r0, [pc, #108]	; (80023f4 <I2Cx_MspInit+0xe8>)
 8002386:	f002 f9cf 	bl	8004728 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	60bb      	str	r3, [r7, #8]
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a16      	ldr	r2, [pc, #88]	; (80023ec <I2Cx_MspInit+0xe0>)
 8002394:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b14      	ldr	r3, [pc, #80]	; (80023ec <I2Cx_MspInit+0xe0>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 80023a6:	4b11      	ldr	r3, [pc, #68]	; (80023ec <I2Cx_MspInit+0xe0>)
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	4a10      	ldr	r2, [pc, #64]	; (80023ec <I2Cx_MspInit+0xe0>)
 80023ac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80023b0:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <I2Cx_MspInit+0xe0>)
 80023b4:	6a1b      	ldr	r3, [r3, #32]
 80023b6:	4a0d      	ldr	r2, [pc, #52]	; (80023ec <I2Cx_MspInit+0xe0>)
 80023b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80023bc:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80023be:	2200      	movs	r2, #0
 80023c0:	210f      	movs	r1, #15
 80023c2:	2048      	movs	r0, #72	; 0x48
 80023c4:	f001 fc12 	bl	8003bec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80023c8:	2048      	movs	r0, #72	; 0x48
 80023ca:	f001 fc2b 	bl	8003c24 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80023ce:	2200      	movs	r2, #0
 80023d0:	210f      	movs	r1, #15
 80023d2:	2049      	movs	r0, #73	; 0x49
 80023d4:	f001 fc0a 	bl	8003bec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 80023d8:	2049      	movs	r0, #73	; 0x49
 80023da:	f001 fc23 	bl	8003c24 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 80023de:	bf00      	nop
 80023e0:	3728      	adds	r7, #40	; 0x28
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40005c00 	.word	0x40005c00
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020800 	.word	0x40020800

080023f8 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80023fc:	4814      	ldr	r0, [pc, #80]	; (8002450 <I2Cx_Init+0x58>)
 80023fe:	f004 fad3 	bl	80069a8 <HAL_I2C_GetState>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d121      	bne.n	800244c <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002408:	4b11      	ldr	r3, [pc, #68]	; (8002450 <I2Cx_Init+0x58>)
 800240a:	4a12      	ldr	r2, [pc, #72]	; (8002454 <I2Cx_Init+0x5c>)
 800240c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <I2Cx_Init+0x58>)
 8002410:	4a11      	ldr	r2, [pc, #68]	; (8002458 <I2Cx_Init+0x60>)
 8002412:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002414:	4b0e      	ldr	r3, [pc, #56]	; (8002450 <I2Cx_Init+0x58>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 800241a:	4b0d      	ldr	r3, [pc, #52]	; (8002450 <I2Cx_Init+0x58>)
 800241c:	2200      	movs	r2, #0
 800241e:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <I2Cx_Init+0x58>)
 8002422:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002426:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002428:	4b09      	ldr	r3, [pc, #36]	; (8002450 <I2Cx_Init+0x58>)
 800242a:	2200      	movs	r2, #0
 800242c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800242e:	4b08      	ldr	r3, [pc, #32]	; (8002450 <I2Cx_Init+0x58>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <I2Cx_Init+0x58>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 800243a:	4b05      	ldr	r3, [pc, #20]	; (8002450 <I2Cx_Init+0x58>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002440:	4803      	ldr	r0, [pc, #12]	; (8002450 <I2Cx_Init+0x58>)
 8002442:	f7ff ff63 	bl	800230c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002446:	4802      	ldr	r0, [pc, #8]	; (8002450 <I2Cx_Init+0x58>)
 8002448:	f003 fe26 	bl	8006098 <HAL_I2C_Init>
  }
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000624 	.word	0x20000624
 8002454:	40005c00 	.word	0x40005c00
 8002458:	000186a0 	.word	0x000186a0

0800245c <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	603b      	str	r3, [r7, #0]
 8002466:	4b13      	ldr	r3, [pc, #76]	; (80024b4 <I2Cx_ITConfig+0x58>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246a:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <I2Cx_ITConfig+0x58>)
 800246c:	f043 0301 	orr.w	r3, r3, #1
 8002470:	6313      	str	r3, [r2, #48]	; 0x30
 8002472:	4b10      	ldr	r3, [pc, #64]	; (80024b4 <I2Cx_ITConfig+0x58>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 800247e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002482:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002484:	2301      	movs	r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002488:	2300      	movs	r3, #0
 800248a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <I2Cx_ITConfig+0x5c>)
 800248e:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	4619      	mov	r1, r3
 8002494:	4809      	ldr	r0, [pc, #36]	; (80024bc <I2Cx_ITConfig+0x60>)
 8002496:	f002 f947 	bl	8004728 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 800249a:	2200      	movs	r2, #0
 800249c:	210f      	movs	r1, #15
 800249e:	2028      	movs	r0, #40	; 0x28
 80024a0:	f001 fba4 	bl	8003bec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 80024a4:	2028      	movs	r0, #40	; 0x28
 80024a6:	f001 fbbd 	bl	8003c24 <HAL_NVIC_EnableIRQ>
}
 80024aa:	bf00      	nop
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	10210000 	.word	0x10210000
 80024bc:	40020000 	.word	0x40020000

080024c0 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af04      	add	r7, sp, #16
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
 80024ca:	460b      	mov	r3, r1
 80024cc:	71bb      	strb	r3, [r7, #6]
 80024ce:	4613      	mov	r3, r2
 80024d0:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	b299      	uxth	r1, r3
 80024da:	79bb      	ldrb	r3, [r7, #6]
 80024dc:	b29a      	uxth	r2, r3
 80024de:	4b0b      	ldr	r3, [pc, #44]	; (800250c <I2Cx_WriteData+0x4c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	9302      	str	r3, [sp, #8]
 80024e4:	2301      	movs	r3, #1
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	1d7b      	adds	r3, r7, #5
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	2301      	movs	r3, #1
 80024ee:	4808      	ldr	r0, [pc, #32]	; (8002510 <I2Cx_WriteData+0x50>)
 80024f0:	f003 ff3a 	bl	8006368 <HAL_I2C_Mem_Write>
 80024f4:	4603      	mov	r3, r0
 80024f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80024f8:	7bfb      	ldrb	r3, [r7, #15]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80024fe:	f000 f863 	bl	80025c8 <I2Cx_Error>
  }        
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	20000094 	.word	0x20000094
 8002510:	20000624 	.word	0x20000624

08002514 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af04      	add	r7, sp, #16
 800251a:	4603      	mov	r3, r0
 800251c:	460a      	mov	r2, r1
 800251e:	71fb      	strb	r3, [r7, #7]
 8002520:	4613      	mov	r3, r2
 8002522:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002524:	2300      	movs	r3, #0
 8002526:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002528:	2300      	movs	r3, #0
 800252a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	b299      	uxth	r1, r3
 8002530:	79bb      	ldrb	r3, [r7, #6]
 8002532:	b29a      	uxth	r2, r3
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <I2Cx_ReadData+0x50>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	9302      	str	r3, [sp, #8]
 800253a:	2301      	movs	r3, #1
 800253c:	9301      	str	r3, [sp, #4]
 800253e:	f107 030e 	add.w	r3, r7, #14
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	2301      	movs	r3, #1
 8002546:	4808      	ldr	r0, [pc, #32]	; (8002568 <I2Cx_ReadData+0x54>)
 8002548:	f004 f808 	bl	800655c <HAL_I2C_Mem_Read>
 800254c:	4603      	mov	r3, r0
 800254e:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002556:	f000 f837 	bl	80025c8 <I2Cx_Error>
  
  }
  return value;
 800255a:	7bbb      	ldrb	r3, [r7, #14]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000094 	.word	0x20000094
 8002568:	20000624 	.word	0x20000624

0800256c <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b088      	sub	sp, #32
 8002570:	af04      	add	r7, sp, #16
 8002572:	603a      	str	r2, [r7, #0]
 8002574:	461a      	mov	r2, r3
 8002576:	4603      	mov	r3, r0
 8002578:	71fb      	strb	r3, [r7, #7]
 800257a:	460b      	mov	r3, r1
 800257c:	71bb      	strb	r3, [r7, #6]
 800257e:	4613      	mov	r3, r2
 8002580:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	b299      	uxth	r1, r3
 800258a:	79bb      	ldrb	r3, [r7, #6]
 800258c:	b29a      	uxth	r2, r3
 800258e:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <I2Cx_ReadBuffer+0x54>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	9302      	str	r3, [sp, #8]
 8002594:	88bb      	ldrh	r3, [r7, #4]
 8002596:	9301      	str	r3, [sp, #4]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	9300      	str	r3, [sp, #0]
 800259c:	2301      	movs	r3, #1
 800259e:	4809      	ldr	r0, [pc, #36]	; (80025c4 <I2Cx_ReadBuffer+0x58>)
 80025a0:	f003 ffdc 	bl	800655c <HAL_I2C_Mem_Read>
 80025a4:	4603      	mov	r3, r0
 80025a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 80025a8:	7bfb      	ldrb	r3, [r7, #15]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	e002      	b.n	80025b8 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80025b2:	f000 f809 	bl	80025c8 <I2Cx_Error>

    return 1;
 80025b6:	2301      	movs	r3, #1
  }
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3710      	adds	r7, #16
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000094 	.word	0x20000094
 80025c4:	20000624 	.word	0x20000624

080025c8 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80025cc:	4803      	ldr	r0, [pc, #12]	; (80025dc <I2Cx_Error+0x14>)
 80025ce:	f003 fe9b 	bl	8006308 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 80025d2:	f7ff ff11 	bl	80023f8 <I2Cx_Init>
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000624 	.word	0x20000624

080025e0 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80025e4:	4819      	ldr	r0, [pc, #100]	; (800264c <SPIx_Init+0x6c>)
 80025e6:	f006 fd0f 	bl	8009008 <HAL_SPI_GetState>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d12b      	bne.n	8002648 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80025f0:	4b16      	ldr	r3, [pc, #88]	; (800264c <SPIx_Init+0x6c>)
 80025f2:	4a17      	ldr	r2, [pc, #92]	; (8002650 <SPIx_Init+0x70>)
 80025f4:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <SPIx_Init+0x6c>)
 80025f8:	2218      	movs	r2, #24
 80025fa:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80025fc:	4b13      	ldr	r3, [pc, #76]	; (800264c <SPIx_Init+0x6c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002602:	4b12      	ldr	r3, [pc, #72]	; (800264c <SPIx_Init+0x6c>)
 8002604:	2200      	movs	r2, #0
 8002606:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002608:	4b10      	ldr	r3, [pc, #64]	; (800264c <SPIx_Init+0x6c>)
 800260a:	2200      	movs	r2, #0
 800260c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800260e:	4b0f      	ldr	r3, [pc, #60]	; (800264c <SPIx_Init+0x6c>)
 8002610:	2200      	movs	r2, #0
 8002612:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002614:	4b0d      	ldr	r3, [pc, #52]	; (800264c <SPIx_Init+0x6c>)
 8002616:	2207      	movs	r2, #7
 8002618:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800261a:	4b0c      	ldr	r3, [pc, #48]	; (800264c <SPIx_Init+0x6c>)
 800261c:	2200      	movs	r2, #0
 800261e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002620:	4b0a      	ldr	r3, [pc, #40]	; (800264c <SPIx_Init+0x6c>)
 8002622:	2200      	movs	r2, #0
 8002624:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002626:	4b09      	ldr	r3, [pc, #36]	; (800264c <SPIx_Init+0x6c>)
 8002628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800262c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800262e:	4b07      	ldr	r3, [pc, #28]	; (800264c <SPIx_Init+0x6c>)
 8002630:	2200      	movs	r2, #0
 8002632:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <SPIx_Init+0x6c>)
 8002636:	f44f 7282 	mov.w	r2, #260	; 0x104
 800263a:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 800263c:	4803      	ldr	r0, [pc, #12]	; (800264c <SPIx_Init+0x6c>)
 800263e:	f000 f853 	bl	80026e8 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002642:	4802      	ldr	r0, [pc, #8]	; (800264c <SPIx_Init+0x6c>)
 8002644:	f006 f875 	bl	8008732 <HAL_SPI_Init>
  } 
}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}
 800264c:	200000f0 	.word	0x200000f0
 8002650:	40015000 	.word	0x40015000

08002654 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800265e:	2300      	movs	r3, #0
 8002660:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	b29a      	uxth	r2, r3
 8002666:	4b09      	ldr	r3, [pc, #36]	; (800268c <SPIx_Read+0x38>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f107 0108 	add.w	r1, r7, #8
 800266e:	4808      	ldr	r0, [pc, #32]	; (8002690 <SPIx_Read+0x3c>)
 8002670:	f006 fa1f 	bl	8008ab2 <HAL_SPI_Receive>
 8002674:	4603      	mov	r3, r0
 8002676:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800267e:	f000 f827 	bl	80026d0 <SPIx_Error>
  }
  
  return readvalue;
 8002682:	68bb      	ldr	r3, [r7, #8]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000098 	.word	0x20000098
 8002690:	200000f0 	.word	0x200000f0

08002694 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800269e:	2300      	movs	r3, #0
 80026a0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 80026a2:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <SPIx_Write+0x34>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	1db9      	adds	r1, r7, #6
 80026a8:	2201      	movs	r2, #1
 80026aa:	4808      	ldr	r0, [pc, #32]	; (80026cc <SPIx_Write+0x38>)
 80026ac:	f006 f8cd 	bl	800884a <HAL_SPI_Transmit>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80026ba:	f000 f809 	bl	80026d0 <SPIx_Error>
  }
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20000098 	.word	0x20000098
 80026cc:	200000f0 	.word	0x200000f0

080026d0 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80026d4:	4803      	ldr	r0, [pc, #12]	; (80026e4 <SPIx_Error+0x14>)
 80026d6:	f006 f890 	bl	80087fa <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80026da:	f7ff ff81 	bl	80025e0 <SPIx_Init>
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	200000f0 	.word	0x200000f0

080026e8 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08a      	sub	sp, #40	; 0x28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80026f0:	2300      	movs	r3, #0
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <SPIx_MspInit+0x6c>)
 80026f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f8:	4a16      	ldr	r2, [pc, #88]	; (8002754 <SPIx_MspInit+0x6c>)
 80026fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026fe:	6453      	str	r3, [r2, #68]	; 0x44
 8002700:	4b14      	ldr	r3, [pc, #80]	; (8002754 <SPIx_MspInit+0x6c>)
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800270c:	2300      	movs	r3, #0
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	4b10      	ldr	r3, [pc, #64]	; (8002754 <SPIx_MspInit+0x6c>)
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	4a0f      	ldr	r2, [pc, #60]	; (8002754 <SPIx_MspInit+0x6c>)
 8002716:	f043 0320 	orr.w	r3, r3, #32
 800271a:	6313      	str	r3, [r2, #48]	; 0x30
 800271c:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <SPIx_MspInit+0x6c>)
 800271e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002720:	f003 0320 	and.w	r3, r3, #32
 8002724:	60fb      	str	r3, [r7, #12]
 8002726:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002728:	f44f 7360 	mov.w	r3, #896	; 0x380
 800272c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800272e:	2302      	movs	r3, #2
 8002730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002732:	2302      	movs	r3, #2
 8002734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002736:	2301      	movs	r3, #1
 8002738:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800273a:	2305      	movs	r3, #5
 800273c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800273e:	f107 0314 	add.w	r3, r7, #20
 8002742:	4619      	mov	r1, r3
 8002744:	4804      	ldr	r0, [pc, #16]	; (8002758 <SPIx_MspInit+0x70>)
 8002746:	f001 ffef 	bl	8004728 <HAL_GPIO_Init>
}
 800274a:	bf00      	nop
 800274c:	3728      	adds	r7, #40	; 0x28
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40023800 	.word	0x40023800
 8002758:	40021400 	.word	0x40021400

0800275c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002762:	4b36      	ldr	r3, [pc, #216]	; (800283c <LCD_IO_Init+0xe0>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d164      	bne.n	8002834 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 800276a:	4b34      	ldr	r3, [pc, #208]	; (800283c <LCD_IO_Init+0xe0>)
 800276c:	2201      	movs	r2, #1
 800276e:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002770:	2300      	movs	r3, #0
 8002772:	60bb      	str	r3, [r7, #8]
 8002774:	4b32      	ldr	r3, [pc, #200]	; (8002840 <LCD_IO_Init+0xe4>)
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	4a31      	ldr	r2, [pc, #196]	; (8002840 <LCD_IO_Init+0xe4>)
 800277a:	f043 0308 	orr.w	r3, r3, #8
 800277e:	6313      	str	r3, [r2, #48]	; 0x30
 8002780:	4b2f      	ldr	r3, [pc, #188]	; (8002840 <LCD_IO_Init+0xe4>)
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	60bb      	str	r3, [r7, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800278c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002790:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002792:	2301      	movs	r3, #1
 8002794:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800279a:	2302      	movs	r3, #2
 800279c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800279e:	f107 030c 	add.w	r3, r7, #12
 80027a2:	4619      	mov	r1, r3
 80027a4:	4827      	ldr	r0, [pc, #156]	; (8002844 <LCD_IO_Init+0xe8>)
 80027a6:	f001 ffbf 	bl	8004728 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	607b      	str	r3, [r7, #4]
 80027ae:	4b24      	ldr	r3, [pc, #144]	; (8002840 <LCD_IO_Init+0xe4>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a23      	ldr	r2, [pc, #140]	; (8002840 <LCD_IO_Init+0xe4>)
 80027b4:	f043 0308 	orr.w	r3, r3, #8
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <LCD_IO_Init+0xe4>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80027c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80027cc:	2301      	movs	r3, #1
 80027ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80027d4:	2302      	movs	r3, #2
 80027d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80027d8:	f107 030c 	add.w	r3, r7, #12
 80027dc:	4619      	mov	r1, r3
 80027de:	4819      	ldr	r0, [pc, #100]	; (8002844 <LCD_IO_Init+0xe8>)
 80027e0:	f001 ffa2 	bl	8004728 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80027e4:	2300      	movs	r3, #0
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	4b15      	ldr	r3, [pc, #84]	; (8002840 <LCD_IO_Init+0xe4>)
 80027ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ec:	4a14      	ldr	r2, [pc, #80]	; (8002840 <LCD_IO_Init+0xe4>)
 80027ee:	f043 0304 	orr.w	r3, r3, #4
 80027f2:	6313      	str	r3, [r2, #48]	; 0x30
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <LCD_IO_Init+0xe4>)
 80027f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8002800:	2304      	movs	r3, #4
 8002802:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002804:	2301      	movs	r3, #1
 8002806:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800280c:	2302      	movs	r3, #2
 800280e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	4619      	mov	r1, r3
 8002816:	480c      	ldr	r0, [pc, #48]	; (8002848 <LCD_IO_Init+0xec>)
 8002818:	f001 ff86 	bl	8004728 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 800281c:	2200      	movs	r2, #0
 800281e:	2104      	movs	r1, #4
 8002820:	4809      	ldr	r0, [pc, #36]	; (8002848 <LCD_IO_Init+0xec>)
 8002822:	f002 fa35 	bl	8004c90 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8002826:	2201      	movs	r2, #1
 8002828:	2104      	movs	r1, #4
 800282a:	4807      	ldr	r0, [pc, #28]	; (8002848 <LCD_IO_Init+0xec>)
 800282c:	f002 fa30 	bl	8004c90 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8002830:	f7ff fed6 	bl	80025e0 <SPIx_Init>
  }
}
 8002834:	bf00      	nop
 8002836:	3720      	adds	r7, #32
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000148 	.word	0x20000148
 8002840:	40023800 	.word	0x40023800
 8002844:	40020c00 	.word	0x40020c00
 8002848:	40020800 	.word	0x40020800

0800284c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002856:	2201      	movs	r2, #1
 8002858:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800285c:	480a      	ldr	r0, [pc, #40]	; (8002888 <LCD_IO_WriteData+0x3c>)
 800285e:	f002 fa17 	bl	8004c90 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002862:	2200      	movs	r2, #0
 8002864:	2104      	movs	r1, #4
 8002866:	4809      	ldr	r0, [pc, #36]	; (800288c <LCD_IO_WriteData+0x40>)
 8002868:	f002 fa12 	bl	8004c90 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff10 	bl	8002694 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002874:	2201      	movs	r2, #1
 8002876:	2104      	movs	r1, #4
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <LCD_IO_WriteData+0x40>)
 800287a:	f002 fa09 	bl	8004c90 <HAL_GPIO_WritePin>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40020c00 	.word	0x40020c00
 800288c:	40020800 	.word	0x40020800

08002890 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	4603      	mov	r3, r0
 8002898:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800289a:	2200      	movs	r2, #0
 800289c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028a0:	480a      	ldr	r0, [pc, #40]	; (80028cc <LCD_IO_WriteReg+0x3c>)
 80028a2:	f002 f9f5 	bl	8004c90 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80028a6:	2200      	movs	r2, #0
 80028a8:	2104      	movs	r1, #4
 80028aa:	4809      	ldr	r0, [pc, #36]	; (80028d0 <LCD_IO_WriteReg+0x40>)
 80028ac:	f002 f9f0 	bl	8004c90 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80028b0:	79fb      	ldrb	r3, [r7, #7]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff feed 	bl	8002694 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80028ba:	2201      	movs	r2, #1
 80028bc:	2104      	movs	r1, #4
 80028be:	4804      	ldr	r0, [pc, #16]	; (80028d0 <LCD_IO_WriteReg+0x40>)
 80028c0:	f002 f9e6 	bl	8004c90 <HAL_GPIO_WritePin>
}
 80028c4:	bf00      	nop
 80028c6:	3708      	adds	r7, #8
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40020c00 	.word	0x40020c00
 80028d0:	40020800 	.word	0x40020800

080028d4 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	460a      	mov	r2, r1
 80028de:	80fb      	strh	r3, [r7, #6]
 80028e0:	4613      	mov	r3, r2
 80028e2:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80028e8:	2200      	movs	r2, #0
 80028ea:	2104      	movs	r1, #4
 80028ec:	4810      	ldr	r0, [pc, #64]	; (8002930 <LCD_IO_ReadData+0x5c>)
 80028ee:	f002 f9cf 	bl	8004c90 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80028f2:	2200      	movs	r2, #0
 80028f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80028f8:	480e      	ldr	r0, [pc, #56]	; (8002934 <LCD_IO_ReadData+0x60>)
 80028fa:	f002 f9c9 	bl	8004c90 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80028fe:	88fb      	ldrh	r3, [r7, #6]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fec7 	bl	8002694 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8002906:	797b      	ldrb	r3, [r7, #5]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff fea3 	bl	8002654 <SPIx_Read>
 800290e:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8002910:	2201      	movs	r2, #1
 8002912:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002916:	4807      	ldr	r0, [pc, #28]	; (8002934 <LCD_IO_ReadData+0x60>)
 8002918:	f002 f9ba 	bl	8004c90 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800291c:	2201      	movs	r2, #1
 800291e:	2104      	movs	r1, #4
 8002920:	4803      	ldr	r0, [pc, #12]	; (8002930 <LCD_IO_ReadData+0x5c>)
 8002922:	f002 f9b5 	bl	8004c90 <HAL_GPIO_WritePin>
  
  return readvalue;
 8002926:	68fb      	ldr	r3, [r7, #12]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40020800 	.word	0x40020800
 8002934:	40020c00 	.word	0x40020c00

08002938 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f001 f879 	bl	8003a38 <HAL_Delay>
}
 8002946:	bf00      	nop
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 800294e:	b580      	push	{r7, lr}
 8002950:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8002952:	f7ff fd51 	bl	80023f8 <I2Cx_Init>
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}

0800295a <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 800295e:	f7ff fd7d 	bl	800245c <I2Cx_ITConfig>
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}

08002966 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002966:	b580      	push	{r7, lr}
 8002968:	b082      	sub	sp, #8
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	71fb      	strb	r3, [r7, #7]
 8002970:	460b      	mov	r3, r1
 8002972:	71bb      	strb	r3, [r7, #6]
 8002974:	4613      	mov	r3, r2
 8002976:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8002978:	797a      	ldrb	r2, [r7, #5]
 800297a:	79b9      	ldrb	r1, [r7, #6]
 800297c:	79fb      	ldrb	r3, [r7, #7]
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff fd9e 	bl	80024c0 <I2Cx_WriteData>
}
 8002984:	bf00      	nop
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	460a      	mov	r2, r1
 8002996:	71fb      	strb	r3, [r7, #7]
 8002998:	4613      	mov	r3, r2
 800299a:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 800299c:	79ba      	ldrb	r2, [r7, #6]
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	4611      	mov	r1, r2
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7ff fdb6 	bl	8002514 <I2Cx_ReadData>
 80029a8:	4603      	mov	r3, r0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	603a      	str	r2, [r7, #0]
 80029ba:	461a      	mov	r2, r3
 80029bc:	4603      	mov	r3, r0
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	460b      	mov	r3, r1
 80029c2:	71bb      	strb	r3, [r7, #6]
 80029c4:	4613      	mov	r3, r2
 80029c6:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 80029c8:	88bb      	ldrh	r3, [r7, #4]
 80029ca:	79b9      	ldrb	r1, [r7, #6]
 80029cc:	79f8      	ldrb	r0, [r7, #7]
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	f7ff fdcc 	bl	800256c <I2Cx_ReadBuffer>
 80029d4:	4603      	mov	r3, r0
 80029d6:	b29b      	uxth	r3, r3
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f001 f825 	bl	8003a38 <HAL_Delay>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80029fc:	4b2d      	ldr	r3, [pc, #180]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 80029fe:	4a2e      	ldr	r2, [pc, #184]	; (8002ab8 <BSP_LCD_Init+0xc0>)
 8002a00:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8002a02:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a04:	2209      	movs	r2, #9
 8002a06:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002a08:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002a0e:	4b29      	ldr	r3, [pc, #164]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a10:	221d      	movs	r2, #29
 8002a12:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8002a14:	4b27      	ldr	r3, [pc, #156]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a16:	2203      	movs	r2, #3
 8002a18:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002a1a:	4b26      	ldr	r3, [pc, #152]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a1c:	f240 120d 	movw	r2, #269	; 0x10d
 8002a20:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8002a22:	4b24      	ldr	r3, [pc, #144]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a24:	f240 1243 	movw	r2, #323	; 0x143
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002a2a:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a2c:	f240 1217 	movw	r2, #279	; 0x117
 8002a30:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8002a32:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a34:	f240 1247 	movw	r2, #327	; 0x147
 8002a38:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002a3a:	4b1e      	ldr	r3, [pc, #120]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8002a42:	4b1c      	ldr	r3, [pc, #112]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002a4a:	4b1a      	ldr	r3, [pc, #104]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002a52:	4b1a      	ldr	r3, [pc, #104]	; (8002abc <BSP_LCD_Init+0xc4>)
 8002a54:	2208      	movs	r2, #8
 8002a56:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002a58:	4b18      	ldr	r3, [pc, #96]	; (8002abc <BSP_LCD_Init+0xc4>)
 8002a5a:	22c0      	movs	r2, #192	; 0xc0
 8002a5c:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002a5e:	4b17      	ldr	r3, [pc, #92]	; (8002abc <BSP_LCD_Init+0xc4>)
 8002a60:	2204      	movs	r2, #4
 8002a62:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8002a64:	4b15      	ldr	r3, [pc, #84]	; (8002abc <BSP_LCD_Init+0xc4>)
 8002a66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a6a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002a6c:	4813      	ldr	r0, [pc, #76]	; (8002abc <BSP_LCD_Init+0xc4>)
 8002a6e:	f005 fc23 	bl	80082b8 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002a72:	4b10      	ldr	r3, [pc, #64]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002a7e:	4b0d      	ldr	r3, [pc, #52]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002a84:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002a8a:	f000 fba9 	bl	80031e0 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002a8e:	4809      	ldr	r0, [pc, #36]	; (8002ab4 <BSP_LCD_Init+0xbc>)
 8002a90:	f004 fb6e 	bl	8007170 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8002a94:	4b0a      	ldr	r3, [pc, #40]	; (8002ac0 <BSP_LCD_Init+0xc8>)
 8002a96:	4a0b      	ldr	r2, [pc, #44]	; (8002ac4 <BSP_LCD_Init+0xcc>)
 8002a98:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002a9a:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <BSP_LCD_Init+0xc8>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8002aa2:	f000 fcd1 	bl	8003448 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002aa6:	4808      	ldr	r0, [pc, #32]	; (8002ac8 <BSP_LCD_Init+0xd0>)
 8002aa8:	f000 f920 	bl	8002cec <BSP_LCD_SetFont>

  return LCD_OK;
 8002aac:	2300      	movs	r3, #0
}  
 8002aae:	4618      	mov	r0, r3
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000678 	.word	0x20000678
 8002ab8:	40016800 	.word	0x40016800
 8002abc:	2000018c 	.word	0x2000018c
 8002ac0:	20000720 	.word	0x20000720
 8002ac4:	20000034 	.word	0x20000034
 8002ac8:	2000009c 	.word	0x2000009c

08002acc <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8002ad0:	4b03      	ldr	r3, [pc, #12]	; (8002ae0 <BSP_LCD_GetXSize+0x14>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad6:	4798      	blx	r3
 8002ad8:	4603      	mov	r3, r0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000720 	.word	0x20000720

08002ae4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8002ae8:	4b03      	ldr	r3, [pc, #12]	; (8002af8 <BSP_LCD_GetYSize+0x14>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aee:	4798      	blx	r3
 8002af0:	4603      	mov	r3, r0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000720 	.word	0x20000720

08002afc <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b090      	sub	sp, #64	; 0x40
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	6039      	str	r1, [r7, #0]
 8002b06:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002b0c:	f7ff ffde 	bl	8002acc <BSP_LCD_GetXSize>
 8002b10:	4603      	mov	r3, r0
 8002b12:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002b18:	f7ff ffe4 	bl	8002ae4 <BSP_LCD_GetYSize>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002b28:	23ff      	movs	r3, #255	; 0xff
 8002b2a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002b42:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b46:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002b48:	2307      	movs	r3, #7
 8002b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002b4c:	f7ff ffbe 	bl	8002acc <BSP_LCD_GetXSize>
 8002b50:	4603      	mov	r3, r0
 8002b52:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8002b54:	f7ff ffc6 	bl	8002ae4 <BSP_LCD_GetYSize>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002b5c:	88fa      	ldrh	r2, [r7, #6]
 8002b5e:	f107 030c 	add.w	r3, r7, #12
 8002b62:	4619      	mov	r1, r3
 8002b64:	4814      	ldr	r0, [pc, #80]	; (8002bb8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002b66:	f004 fc95 	bl	8007494 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002b6a:	88fa      	ldrh	r2, [r7, #6]
 8002b6c:	4913      	ldr	r1, [pc, #76]	; (8002bbc <BSP_LCD_LayerDefaultInit+0xc0>)
 8002b6e:	4613      	mov	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4413      	add	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	440b      	add	r3, r1
 8002b78:	3304      	adds	r3, #4
 8002b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002b80:	88fa      	ldrh	r2, [r7, #6]
 8002b82:	490e      	ldr	r1, [pc, #56]	; (8002bbc <BSP_LCD_LayerDefaultInit+0xc0>)
 8002b84:	4613      	mov	r3, r2
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	4413      	add	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	3308      	adds	r3, #8
 8002b90:	4a0b      	ldr	r2, [pc, #44]	; (8002bc0 <BSP_LCD_LayerDefaultInit+0xc4>)
 8002b92:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002b94:	88fa      	ldrh	r2, [r7, #6]
 8002b96:	4909      	ldr	r1, [pc, #36]	; (8002bbc <BSP_LCD_LayerDefaultInit+0xc0>)
 8002b98:	4613      	mov	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8002ba8:	4803      	ldr	r0, [pc, #12]	; (8002bb8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002baa:	f004 fd2f 	bl	800760c <HAL_LTDC_EnableDither>
}
 8002bae:	bf00      	nop
 8002bb0:	3740      	adds	r7, #64	; 0x40
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000678 	.word	0x20000678
 8002bbc:	200001c0 	.word	0x200001c0
 8002bc0:	2000009c 	.word	0x2000009c

08002bc4 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002bcc:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <BSP_LCD_SelectLayer+0x1c>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6013      	str	r3, [r2, #0]
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	200001bc 	.word	0x200001bc

08002be4 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d112      	bne.n	8002c1c <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8002bf6:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	01db      	lsls	r3, r3, #7
 8002c00:	4413      	add	r3, r2
 8002c02:	3384      	adds	r3, #132	; 0x84
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a15      	ldr	r2, [pc, #84]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002c08:	6812      	ldr	r2, [r2, #0]
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	01d2      	lsls	r2, r2, #7
 8002c10:	440a      	add	r2, r1
 8002c12:	3284      	adds	r2, #132	; 0x84
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	e011      	b.n	8002c40 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	01db      	lsls	r3, r3, #7
 8002c26:	4413      	add	r3, r2
 8002c28:	3384      	adds	r3, #132	; 0x84
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a0b      	ldr	r2, [pc, #44]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002c2e:	6812      	ldr	r2, [r2, #0]
 8002c30:	4611      	mov	r1, r2
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	01d2      	lsls	r2, r2, #7
 8002c36:	440a      	add	r2, r1
 8002c38:	3284      	adds	r2, #132	; 0x84
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
 8002c3e:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 8002c40:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <BSP_LCD_SetLayerVisible+0x78>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	20000678 	.word	0x20000678

08002c60 <BSP_LCD_SetColorKeying>:
  * @brief  Configures and sets the color Keying.
  * @param  LayerIndex: the Layer foreground or background
  * @param  RGBValue: the Color reference
  */
void BSP_LCD_SetColorKeying(uint32_t LayerIndex, uint32_t RGBValue)
{  
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  /* Configure and Enable the color Keying for LCD Layer */
  HAL_LTDC_ConfigColorKeying(&LtdcHandler, RGBValue, LayerIndex);
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6839      	ldr	r1, [r7, #0]
 8002c6e:	4805      	ldr	r0, [pc, #20]	; (8002c84 <BSP_LCD_SetColorKeying+0x24>)
 8002c70:	f004 fc4e 	bl	8007510 <HAL_LTDC_ConfigColorKeying>
  HAL_LTDC_EnableColorKeying(&LtdcHandler, LayerIndex);
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	4803      	ldr	r0, [pc, #12]	; (8002c84 <BSP_LCD_SetColorKeying+0x24>)
 8002c78:	f004 fc8e 	bl	8007598 <HAL_LTDC_EnableColorKeying>
}
 8002c7c:	bf00      	nop
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000678 	.word	0x20000678

08002c88 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002c90:	4b07      	ldr	r3, [pc, #28]	; (8002cb0 <BSP_LCD_SetTextColor+0x28>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4907      	ldr	r1, [pc, #28]	; (8002cb4 <BSP_LCD_SetTextColor+0x2c>)
 8002c96:	4613      	mov	r3, r2
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	4413      	add	r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	601a      	str	r2, [r3, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	200001bc 	.word	0x200001bc
 8002cb4:	200001c0 	.word	0x200001c0

08002cb8 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002cc0:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <BSP_LCD_SetBackColor+0x2c>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4908      	ldr	r1, [pc, #32]	; (8002ce8 <BSP_LCD_SetBackColor+0x30>)
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	4413      	add	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	440b      	add	r3, r1
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	601a      	str	r2, [r3, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	200001bc 	.word	0x200001bc
 8002ce8:	200001c0 	.word	0x200001c0

08002cec <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002cf4:	4b08      	ldr	r3, [pc, #32]	; (8002d18 <BSP_LCD_SetFont+0x2c>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4908      	ldr	r1, [pc, #32]	; (8002d1c <BSP_LCD_SetFont+0x30>)
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	4413      	add	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	3308      	adds	r3, #8
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	601a      	str	r2, [r3, #0]
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	200001bc 	.word	0x200001bc
 8002d1c:	200001c0 	.word	0x200001c0

08002d20 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af02      	add	r7, sp, #8
 8002d26:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <BSP_LCD_Clear+0x48>)
 8002d2a:	681c      	ldr	r4, [r3, #0]
 8002d2c:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <BSP_LCD_Clear+0x48>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0e      	ldr	r2, [pc, #56]	; (8002d6c <BSP_LCD_Clear+0x4c>)
 8002d32:	2134      	movs	r1, #52	; 0x34
 8002d34:	fb01 f303 	mul.w	r3, r1, r3
 8002d38:	4413      	add	r3, r2
 8002d3a:	335c      	adds	r3, #92	; 0x5c
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461d      	mov	r5, r3
 8002d40:	f7ff fec4 	bl	8002acc <BSP_LCD_GetXSize>
 8002d44:	4606      	mov	r6, r0
 8002d46:	f7ff fecd 	bl	8002ae4 <BSP_LCD_GetYSize>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	9301      	str	r3, [sp, #4]
 8002d50:	2300      	movs	r3, #0
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	4613      	mov	r3, r2
 8002d56:	4632      	mov	r2, r6
 8002d58:	4629      	mov	r1, r5
 8002d5a:	4620      	mov	r0, r4
 8002d5c:	f000 fb3c 	bl	80033d8 <FillBuffer>
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d68:	200001bc 	.word	0x200001bc
 8002d6c:	20000678 	.word	0x20000678

08002d70 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002d70:	b5b0      	push	{r4, r5, r7, lr}
 8002d72:	b086      	sub	sp, #24
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	4603      	mov	r3, r0
 8002d78:	80fb      	strh	r3, [r7, #6]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	80bb      	strh	r3, [r7, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002d86:	4b16      	ldr	r3, [pc, #88]	; (8002de0 <BSP_LCD_DrawHLine+0x70>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a16      	ldr	r2, [pc, #88]	; (8002de4 <BSP_LCD_DrawHLine+0x74>)
 8002d8c:	2134      	movs	r1, #52	; 0x34
 8002d8e:	fb01 f303 	mul.w	r3, r1, r3
 8002d92:	4413      	add	r3, r2
 8002d94:	335c      	adds	r3, #92	; 0x5c
 8002d96:	681c      	ldr	r4, [r3, #0]
 8002d98:	f7ff fe98 	bl	8002acc <BSP_LCD_GetXSize>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	88bb      	ldrh	r3, [r7, #4]
 8002da0:	fb03 f202 	mul.w	r2, r3, r2
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	4423      	add	r3, r4
 8002dac:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002dae:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <BSP_LCD_DrawHLine+0x70>)
 8002db0:	6818      	ldr	r0, [r3, #0]
 8002db2:	68fc      	ldr	r4, [r7, #12]
 8002db4:	887d      	ldrh	r5, [r7, #2]
 8002db6:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <BSP_LCD_DrawHLine+0x70>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	490b      	ldr	r1, [pc, #44]	; (8002de8 <BSP_LCD_DrawHLine+0x78>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	2300      	movs	r3, #0
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	2301      	movs	r3, #1
 8002dd0:	462a      	mov	r2, r5
 8002dd2:	4621      	mov	r1, r4
 8002dd4:	f000 fb00 	bl	80033d8 <FillBuffer>
}
 8002dd8:	bf00      	nop
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bdb0      	pop	{r4, r5, r7, pc}
 8002de0:	200001bc 	.word	0x200001bc
 8002de4:	20000678 	.word	0x20000678
 8002de8:	200001c0 	.word	0x200001c0

08002dec <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	80fb      	strh	r3, [r7, #6]
 8002df6:	460b      	mov	r3, r1
 8002df8:	80bb      	strh	r3, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8002dfe:	887b      	ldrh	r3, [r7, #2]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	f1c3 0303 	rsb	r3, r3, #3
 8002e06:	617b      	str	r3, [r7, #20]
  curx = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8002e0c:	887b      	ldrh	r3, [r7, #2]
 8002e0e:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8002e10:	e0cf      	b.n	8002fb2 <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	4413      	add	r3, r2
 8002e1a:	b298      	uxth	r0, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	88ba      	ldrh	r2, [r7, #4]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	b29c      	uxth	r4, r3
 8002e26:	4b67      	ldr	r3, [pc, #412]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	4967      	ldr	r1, [pc, #412]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	461a      	mov	r2, r3
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	f000 faa6 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	88fa      	ldrh	r2, [r7, #6]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	b298      	uxth	r0, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	88ba      	ldrh	r2, [r7, #4]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	b29c      	uxth	r4, r3
 8002e54:	4b5b      	ldr	r3, [pc, #364]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	495b      	ldr	r1, [pc, #364]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	440b      	add	r3, r1
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	461a      	mov	r2, r3
 8002e68:	4621      	mov	r1, r4
 8002e6a:	f000 fa8f 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	88fb      	ldrh	r3, [r7, #6]
 8002e74:	4413      	add	r3, r2
 8002e76:	b298      	uxth	r0, r3
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	88ba      	ldrh	r2, [r7, #4]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	b29c      	uxth	r4, r3
 8002e82:	4b50      	ldr	r3, [pc, #320]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4950      	ldr	r1, [pc, #320]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002e88:	4613      	mov	r3, r2
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	4413      	add	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	440b      	add	r3, r1
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	461a      	mov	r2, r3
 8002e96:	4621      	mov	r1, r4
 8002e98:	f000 fa78 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	88fa      	ldrh	r2, [r7, #6]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	b298      	uxth	r0, r3
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	88ba      	ldrh	r2, [r7, #4]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	b29c      	uxth	r4, r3
 8002eb0:	4b44      	ldr	r3, [pc, #272]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4944      	ldr	r1, [pc, #272]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	4621      	mov	r1, r4
 8002ec6:	f000 fa61 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	88fb      	ldrh	r3, [r7, #6]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	b298      	uxth	r0, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	88bb      	ldrh	r3, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	b29c      	uxth	r4, r3
 8002ede:	4b39      	ldr	r3, [pc, #228]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4939      	ldr	r1, [pc, #228]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	005b      	lsls	r3, r3, #1
 8002ee8:	4413      	add	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4621      	mov	r1, r4
 8002ef4:	f000 fa4a 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	88fa      	ldrh	r2, [r7, #6]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	b298      	uxth	r0, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	88bb      	ldrh	r3, [r7, #4]
 8002f08:	4413      	add	r3, r2
 8002f0a:	b29c      	uxth	r4, r3
 8002f0c:	4b2d      	ldr	r3, [pc, #180]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	492d      	ldr	r1, [pc, #180]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002f12:	4613      	mov	r3, r2
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	4413      	add	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	440b      	add	r3, r1
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	4621      	mov	r1, r4
 8002f22:	f000 fa33 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	88fb      	ldrh	r3, [r7, #6]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b298      	uxth	r0, r3
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	b29a      	uxth	r2, r3
 8002f34:	88bb      	ldrh	r3, [r7, #4]
 8002f36:	4413      	add	r3, r2
 8002f38:	b29c      	uxth	r4, r3
 8002f3a:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4922      	ldr	r1, [pc, #136]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002f40:	4613      	mov	r3, r2
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4621      	mov	r1, r4
 8002f50:	f000 fa1c 	bl	800338c <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	88fa      	ldrh	r2, [r7, #6]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	b298      	uxth	r0, r3
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	88bb      	ldrh	r3, [r7, #4]
 8002f64:	4413      	add	r3, r2
 8002f66:	b29c      	uxth	r4, r3
 8002f68:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <BSP_LCD_DrawCircle+0x1d8>)
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	4916      	ldr	r1, [pc, #88]	; (8002fc8 <BSP_LCD_DrawCircle+0x1dc>)
 8002f6e:	4613      	mov	r3, r2
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	4413      	add	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	440b      	add	r3, r1
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	4621      	mov	r1, r4
 8002f7e:	f000 fa05 	bl	800338c <BSP_LCD_DrawPixel>

    if (d < 0)
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	da06      	bge.n	8002f96 <BSP_LCD_DrawCircle+0x1aa>
    { 
      d += (curx << 2) + 6;
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	009a      	lsls	r2, r3, #2
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	4413      	add	r3, r2
 8002f90:	3306      	adds	r3, #6
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e00a      	b.n	8002fac <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	009a      	lsls	r2, r3, #2
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	330a      	adds	r3, #10
 8002fa4:	617b      	str	r3, [r7, #20]
      cury--;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	f67f af2b 	bls.w	8002e12 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002fbc:	bf00      	nop
 8002fbe:	371c      	adds	r7, #28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd90      	pop	{r4, r7, pc}
 8002fc4:	200001bc 	.word	0x200001bc
 8002fc8:	200001c0 	.word	0x200001c0

08002fcc <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd0:	b086      	sub	sp, #24
 8002fd2:	af02      	add	r7, sp, #8
 8002fd4:	4604      	mov	r4, r0
 8002fd6:	4608      	mov	r0, r1
 8002fd8:	4611      	mov	r1, r2
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4623      	mov	r3, r4
 8002fde:	80fb      	strh	r3, [r7, #6]
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	80bb      	strh	r3, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ff0:	4b20      	ldr	r3, [pc, #128]	; (8003074 <BSP_LCD_FillRect+0xa8>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	4920      	ldr	r1, [pc, #128]	; (8003078 <BSP_LCD_FillRect+0xac>)
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	4413      	add	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	440b      	add	r3, r1
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4618      	mov	r0, r3
 8003004:	f7ff fe40 	bl	8002c88 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003008:	4b1a      	ldr	r3, [pc, #104]	; (8003074 <BSP_LCD_FillRect+0xa8>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a1b      	ldr	r2, [pc, #108]	; (800307c <BSP_LCD_FillRect+0xb0>)
 800300e:	2134      	movs	r1, #52	; 0x34
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	4413      	add	r3, r2
 8003016:	335c      	adds	r3, #92	; 0x5c
 8003018:	681c      	ldr	r4, [r3, #0]
 800301a:	f7ff fd57 	bl	8002acc <BSP_LCD_GetXSize>
 800301e:	4602      	mov	r2, r0
 8003020:	88bb      	ldrh	r3, [r7, #4]
 8003022:	fb03 f202 	mul.w	r2, r3, r2
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	4413      	add	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4423      	add	r3, r4
 800302e:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003030:	4b10      	ldr	r3, [pc, #64]	; (8003074 <BSP_LCD_FillRect+0xa8>)
 8003032:	681c      	ldr	r4, [r3, #0]
 8003034:	68fd      	ldr	r5, [r7, #12]
 8003036:	887e      	ldrh	r6, [r7, #2]
 8003038:	f8b7 8000 	ldrh.w	r8, [r7]
 800303c:	f7ff fd46 	bl	8002acc <BSP_LCD_GetXSize>
 8003040:	4602      	mov	r2, r0
 8003042:	887b      	ldrh	r3, [r7, #2]
 8003044:	1ad1      	subs	r1, r2, r3
 8003046:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <BSP_LCD_FillRect+0xa8>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	480b      	ldr	r0, [pc, #44]	; (8003078 <BSP_LCD_FillRect+0xac>)
 800304c:	4613      	mov	r3, r2
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	4413      	add	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4403      	add	r3, r0
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	9100      	str	r1, [sp, #0]
 800305c:	4643      	mov	r3, r8
 800305e:	4632      	mov	r2, r6
 8003060:	4629      	mov	r1, r5
 8003062:	4620      	mov	r0, r4
 8003064:	f000 f9b8 	bl	80033d8 <FillBuffer>
}
 8003068:	bf00      	nop
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003072:	bf00      	nop
 8003074:	200001bc 	.word	0x200001bc
 8003078:	200001c0 	.word	0x200001c0
 800307c:	20000678 	.word	0x20000678

08003080 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	80fb      	strh	r3, [r7, #6]
 800308a:	460b      	mov	r3, r1
 800308c:	80bb      	strh	r3, [r7, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8003092:	887b      	ldrh	r3, [r7, #2]
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	f1c3 0303 	rsb	r3, r3, #3
 800309a:	617b      	str	r3, [r7, #20]

  curx = 0;
 800309c:	2300      	movs	r3, #0
 800309e:	613b      	str	r3, [r7, #16]
  cury = Radius;
 80030a0:	887b      	ldrh	r3, [r7, #2]
 80030a2:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80030a4:	4b44      	ldr	r3, [pc, #272]	; (80031b8 <BSP_LCD_FillCircle+0x138>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4944      	ldr	r1, [pc, #272]	; (80031bc <BSP_LCD_FillCircle+0x13c>)
 80030aa:	4613      	mov	r3, r2
 80030ac:	005b      	lsls	r3, r3, #1
 80030ae:	4413      	add	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	440b      	add	r3, r1
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fde6 	bl	8002c88 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 80030bc:	e061      	b.n	8003182 <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d021      	beq.n	8003108 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	88fa      	ldrh	r2, [r7, #6]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	b298      	uxth	r0, r3
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	88bb      	ldrh	r3, [r7, #4]
 80030d4:	4413      	add	r3, r2
 80030d6:	b299      	uxth	r1, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	b29b      	uxth	r3, r3
 80030e0:	461a      	mov	r2, r3
 80030e2:	f7ff fe45 	bl	8002d70 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	88fa      	ldrh	r2, [r7, #6]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	b298      	uxth	r0, r3
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	88ba      	ldrh	r2, [r7, #4]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	b299      	uxth	r1, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	b29b      	uxth	r3, r3
 8003102:	461a      	mov	r2, r3
 8003104:	f7ff fe34 	bl	8002d70 <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d021      	beq.n	8003152 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	b29b      	uxth	r3, r3
 8003112:	88fa      	ldrh	r2, [r7, #6]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	b298      	uxth	r0, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	b29b      	uxth	r3, r3
 800311c:	88ba      	ldrh	r2, [r7, #4]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	b299      	uxth	r1, r3
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	b29b      	uxth	r3, r3
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	b29b      	uxth	r3, r3
 800312a:	461a      	mov	r2, r3
 800312c:	f7ff fe20 	bl	8002d70 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	b29b      	uxth	r3, r3
 8003134:	88fa      	ldrh	r2, [r7, #6]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	b298      	uxth	r0, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	b29a      	uxth	r2, r3
 800313e:	88bb      	ldrh	r3, [r7, #4]
 8003140:	4413      	add	r3, r2
 8003142:	b299      	uxth	r1, r3
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	b29b      	uxth	r3, r3
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	b29b      	uxth	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	f7ff fe0f 	bl	8002d70 <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2b00      	cmp	r3, #0
 8003156:	da06      	bge.n	8003166 <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	009a      	lsls	r2, r3, #2
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	4413      	add	r3, r2
 8003160:	3306      	adds	r3, #6
 8003162:	617b      	str	r3, [r7, #20]
 8003164:	e00a      	b.n	800317c <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	009a      	lsls	r2, r3, #2
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	4413      	add	r3, r2
 8003172:	330a      	adds	r3, #10
 8003174:	617b      	str	r3, [r7, #20]
      cury--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	3b01      	subs	r3, #1
 800317a:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	3301      	adds	r3, #1
 8003180:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	429a      	cmp	r2, r3
 8003188:	d999      	bls.n	80030be <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <BSP_LCD_FillCircle+0x138>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	490b      	ldr	r1, [pc, #44]	; (80031bc <BSP_LCD_FillCircle+0x13c>)
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	440b      	add	r3, r1
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fd73 	bl	8002c88 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 80031a2:	887a      	ldrh	r2, [r7, #2]
 80031a4:	88b9      	ldrh	r1, [r7, #4]
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fe1f 	bl	8002dec <BSP_LCD_DrawCircle>
}
 80031ae:	bf00      	nop
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	200001bc 	.word	0x200001bc
 80031bc:	200001c0 	.word	0x200001c0

080031c0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 80031c4:	4b05      	ldr	r3, [pc, #20]	; (80031dc <BSP_LCD_DisplayOn+0x1c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80031ce:	4b03      	ldr	r3, [pc, #12]	; (80031dc <BSP_LCD_DisplayOn+0x1c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4798      	blx	r3
  }
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000720 	.word	0x20000720

080031e0 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08e      	sub	sp, #56	; 0x38
 80031e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80031e6:	2300      	movs	r3, #0
 80031e8:	623b      	str	r3, [r7, #32]
 80031ea:	4b61      	ldr	r3, [pc, #388]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80031ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ee:	4a60      	ldr	r2, [pc, #384]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80031f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031f4:	6453      	str	r3, [r2, #68]	; 0x44
 80031f6:	4b5e      	ldr	r3, [pc, #376]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031fe:	623b      	str	r3, [r7, #32]
 8003200:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003202:	2300      	movs	r3, #0
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	4b5a      	ldr	r3, [pc, #360]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	4a59      	ldr	r2, [pc, #356]	; (8003370 <BSP_LCD_MspInit+0x190>)
 800320c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003210:	6313      	str	r3, [r2, #48]	; 0x30
 8003212:	4b57      	ldr	r3, [pc, #348]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800321a:	61fb      	str	r3, [r7, #28]
 800321c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	4b53      	ldr	r3, [pc, #332]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	4a52      	ldr	r2, [pc, #328]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003228:	f043 0301 	orr.w	r3, r3, #1
 800322c:	6313      	str	r3, [r2, #48]	; 0x30
 800322e:	4b50      	ldr	r3, [pc, #320]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	61bb      	str	r3, [r7, #24]
 8003238:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	617b      	str	r3, [r7, #20]
 800323e:	4b4c      	ldr	r3, [pc, #304]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	4a4b      	ldr	r2, [pc, #300]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003244:	f043 0302 	orr.w	r3, r3, #2
 8003248:	6313      	str	r3, [r2, #48]	; 0x30
 800324a:	4b49      	ldr	r3, [pc, #292]	; (8003370 <BSP_LCD_MspInit+0x190>)
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	617b      	str	r3, [r7, #20]
 8003254:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
 800325a:	4b45      	ldr	r3, [pc, #276]	; (8003370 <BSP_LCD_MspInit+0x190>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325e:	4a44      	ldr	r2, [pc, #272]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003260:	f043 0304 	orr.w	r3, r3, #4
 8003264:	6313      	str	r3, [r2, #48]	; 0x30
 8003266:	4b42      	ldr	r3, [pc, #264]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	f003 0304 	and.w	r3, r3, #4
 800326e:	613b      	str	r3, [r7, #16]
 8003270:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
 8003276:	4b3e      	ldr	r3, [pc, #248]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a3d      	ldr	r2, [pc, #244]	; (8003370 <BSP_LCD_MspInit+0x190>)
 800327c:	f043 0308 	orr.w	r3, r3, #8
 8003280:	6313      	str	r3, [r2, #48]	; 0x30
 8003282:	4b3b      	ldr	r3, [pc, #236]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	60bb      	str	r3, [r7, #8]
 8003292:	4b37      	ldr	r3, [pc, #220]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	4a36      	ldr	r2, [pc, #216]	; (8003370 <BSP_LCD_MspInit+0x190>)
 8003298:	f043 0320 	orr.w	r3, r3, #32
 800329c:	6313      	str	r3, [r2, #48]	; 0x30
 800329e:	4b34      	ldr	r3, [pc, #208]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	60bb      	str	r3, [r7, #8]
 80032a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	607b      	str	r3, [r7, #4]
 80032ae:	4b30      	ldr	r3, [pc, #192]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	4a2f      	ldr	r2, [pc, #188]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80032b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032b8:	6313      	str	r3, [r2, #48]	; 0x30
 80032ba:	4b2d      	ldr	r3, [pc, #180]	; (8003370 <BSP_LCD_MspInit+0x190>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c2:	607b      	str	r3, [r7, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80032c6:	f641 0358 	movw	r3, #6232	; 0x1858
 80032ca:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80032cc:	2302      	movs	r3, #2
 80032ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80032d0:	2300      	movs	r3, #0
 80032d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80032d4:	2302      	movs	r3, #2
 80032d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80032d8:	230e      	movs	r3, #14
 80032da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80032dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032e0:	4619      	mov	r1, r3
 80032e2:	4824      	ldr	r0, [pc, #144]	; (8003374 <BSP_LCD_MspInit+0x194>)
 80032e4:	f001 fa20 	bl	8004728 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80032e8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032f2:	4619      	mov	r1, r3
 80032f4:	4820      	ldr	r0, [pc, #128]	; (8003378 <BSP_LCD_MspInit+0x198>)
 80032f6:	f001 fa17 	bl	8004728 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80032fa:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003304:	4619      	mov	r1, r3
 8003306:	481d      	ldr	r0, [pc, #116]	; (800337c <BSP_LCD_MspInit+0x19c>)
 8003308:	f001 fa0e 	bl	8004728 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800330c:	2348      	movs	r3, #72	; 0x48
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003314:	4619      	mov	r1, r3
 8003316:	481a      	ldr	r0, [pc, #104]	; (8003380 <BSP_LCD_MspInit+0x1a0>)
 8003318:	f001 fa06 	bl	8004728 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800331c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003322:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003326:	4619      	mov	r1, r3
 8003328:	4816      	ldr	r0, [pc, #88]	; (8003384 <BSP_LCD_MspInit+0x1a4>)
 800332a:	f001 f9fd 	bl	8004728 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800332e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003338:	4619      	mov	r1, r3
 800333a:	4813      	ldr	r0, [pc, #76]	; (8003388 <BSP_LCD_MspInit+0x1a8>)
 800333c:	f001 f9f4 	bl	8004728 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003340:	2303      	movs	r3, #3
 8003342:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003344:	2309      	movs	r3, #9
 8003346:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800334c:	4619      	mov	r1, r3
 800334e:	480a      	ldr	r0, [pc, #40]	; (8003378 <BSP_LCD_MspInit+0x198>)
 8003350:	f001 f9ea 	bl	8004728 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003354:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003358:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800335a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800335e:	4619      	mov	r1, r3
 8003360:	4809      	ldr	r0, [pc, #36]	; (8003388 <BSP_LCD_MspInit+0x1a8>)
 8003362:	f001 f9e1 	bl	8004728 <HAL_GPIO_Init>
}
 8003366:	bf00      	nop
 8003368:	3738      	adds	r7, #56	; 0x38
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800
 8003374:	40020000 	.word	0x40020000
 8003378:	40020400 	.word	0x40020400
 800337c:	40020800 	.word	0x40020800
 8003380:	40020c00 	.word	0x40020c00
 8003384:	40021400 	.word	0x40021400
 8003388:	40021800 	.word	0x40021800

0800338c <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800338c:	b5b0      	push	{r4, r5, r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	4603      	mov	r3, r0
 8003394:	603a      	str	r2, [r7, #0]
 8003396:	80fb      	strh	r3, [r7, #6]
 8003398:	460b      	mov	r3, r1
 800339a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800339c:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <BSP_LCD_DrawPixel+0x44>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a0c      	ldr	r2, [pc, #48]	; (80033d4 <BSP_LCD_DrawPixel+0x48>)
 80033a2:	2134      	movs	r1, #52	; 0x34
 80033a4:	fb01 f303 	mul.w	r3, r1, r3
 80033a8:	4413      	add	r3, r2
 80033aa:	335c      	adds	r3, #92	; 0x5c
 80033ac:	681c      	ldr	r4, [r3, #0]
 80033ae:	88bd      	ldrh	r5, [r7, #4]
 80033b0:	f7ff fb8c 	bl	8002acc <BSP_LCD_GetXSize>
 80033b4:	4603      	mov	r3, r0
 80033b6:	fb03 f205 	mul.w	r2, r3, r5
 80033ba:	88fb      	ldrh	r3, [r7, #6]
 80033bc:	4413      	add	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4423      	add	r3, r4
 80033c2:	461a      	mov	r2, r3
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	6013      	str	r3, [r2, #0]
}
 80033c8:	bf00      	nop
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bdb0      	pop	{r4, r5, r7, pc}
 80033d0:	200001bc 	.word	0x200001bc
 80033d4:	20000678 	.word	0x20000678

080033d8 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80033e6:	4b16      	ldr	r3, [pc, #88]	; (8003440 <FillBuffer+0x68>)
 80033e8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80033ec:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80033ee:	4b14      	ldr	r3, [pc, #80]	; (8003440 <FillBuffer+0x68>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80033f4:	4a12      	ldr	r2, [pc, #72]	; (8003440 <FillBuffer+0x68>)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80033fa:	4b11      	ldr	r3, [pc, #68]	; (8003440 <FillBuffer+0x68>)
 80033fc:	4a11      	ldr	r2, [pc, #68]	; (8003444 <FillBuffer+0x6c>)
 80033fe:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003400:	480f      	ldr	r0, [pc, #60]	; (8003440 <FillBuffer+0x68>)
 8003402:	f000 fdf5 	bl	8003ff0 <HAL_DMA2D_Init>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d115      	bne.n	8003438 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 800340c:	68f9      	ldr	r1, [r7, #12]
 800340e:	480c      	ldr	r0, [pc, #48]	; (8003440 <FillBuffer+0x68>)
 8003410:	f001 f85c 	bl	80044cc <HAL_DMA2D_ConfigLayer>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10e      	bne.n	8003438 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69f9      	ldr	r1, [r7, #28]
 8003424:	4806      	ldr	r0, [pc, #24]	; (8003440 <FillBuffer+0x68>)
 8003426:	f000 fe2c 	bl	8004082 <HAL_DMA2D_Start>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d103      	bne.n	8003438 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003430:	210a      	movs	r1, #10
 8003432:	4803      	ldr	r0, [pc, #12]	; (8003440 <FillBuffer+0x68>)
 8003434:	f000 fe50 	bl	80040d8 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003438:	bf00      	nop
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	2000014c 	.word	0x2000014c
 8003444:	4002b000 	.word	0x4002b000

08003448 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800344c:	4b29      	ldr	r3, [pc, #164]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 800344e:	4a2a      	ldr	r2, [pc, #168]	; (80034f8 <BSP_SDRAM_Init+0xb0>)
 8003450:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003452:	4b2a      	ldr	r3, [pc, #168]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 8003454:	2202      	movs	r2, #2
 8003456:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003458:	4b28      	ldr	r3, [pc, #160]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 800345a:	2207      	movs	r2, #7
 800345c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800345e:	4b27      	ldr	r3, [pc, #156]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 8003460:	2204      	movs	r2, #4
 8003462:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003464:	4b25      	ldr	r3, [pc, #148]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 8003466:	2207      	movs	r2, #7
 8003468:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800346a:	4b24      	ldr	r3, [pc, #144]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 800346c:	2202      	movs	r2, #2
 800346e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003470:	4b22      	ldr	r3, [pc, #136]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 8003472:	2202      	movs	r2, #2
 8003474:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003476:	4b21      	ldr	r3, [pc, #132]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 8003478:	2202      	movs	r2, #2
 800347a:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800347c:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 800347e:	2201      	movs	r2, #1
 8003480:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003482:	4b1c      	ldr	r3, [pc, #112]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 8003484:	2200      	movs	r2, #0
 8003486:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003488:	4b1a      	ldr	r3, [pc, #104]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 800348a:	2204      	movs	r2, #4
 800348c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800348e:	4b19      	ldr	r3, [pc, #100]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 8003490:	2210      	movs	r2, #16
 8003492:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003494:	4b17      	ldr	r3, [pc, #92]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 8003496:	2240      	movs	r2, #64	; 0x40
 8003498:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800349a:	4b16      	ldr	r3, [pc, #88]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 800349c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80034a0:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80034a2:	4b14      	ldr	r3, [pc, #80]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80034a8:	4b12      	ldr	r3, [pc, #72]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034ae:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80034b0:	4b10      	ldr	r3, [pc, #64]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80034b6:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034bc:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80034be:	2100      	movs	r1, #0
 80034c0:	480c      	ldr	r0, [pc, #48]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034c2:	f000 f87f 	bl	80035c4 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 80034c6:	490d      	ldr	r1, [pc, #52]	; (80034fc <BSP_SDRAM_Init+0xb4>)
 80034c8:	480a      	ldr	r0, [pc, #40]	; (80034f4 <BSP_SDRAM_Init+0xac>)
 80034ca:	f005 f8b3 	bl	8008634 <HAL_SDRAM_Init>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80034d4:	4b0a      	ldr	r3, [pc, #40]	; (8003500 <BSP_SDRAM_Init+0xb8>)
 80034d6:	2201      	movs	r2, #1
 80034d8:	701a      	strb	r2, [r3, #0]
 80034da:	e002      	b.n	80034e2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80034dc:	4b08      	ldr	r3, [pc, #32]	; (8003500 <BSP_SDRAM_Init+0xb8>)
 80034de:	2200      	movs	r2, #0
 80034e0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80034e2:	f240 506a 	movw	r0, #1386	; 0x56a
 80034e6:	f000 f80d 	bl	8003504 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80034ea:	4b05      	ldr	r3, [pc, #20]	; (8003500 <BSP_SDRAM_Init+0xb8>)
 80034ec:	781b      	ldrb	r3, [r3, #0]
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	200001d8 	.word	0x200001d8
 80034f8:	a0000140 	.word	0xa0000140
 80034fc:	2000020c 	.word	0x2000020c
 8003500:	200000ac 	.word	0x200000ac

08003504 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003510:	4b2a      	ldr	r3, [pc, #168]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003512:	2201      	movs	r2, #1
 8003514:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003516:	4b29      	ldr	r3, [pc, #164]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003518:	2208      	movs	r2, #8
 800351a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800351c:	4b27      	ldr	r3, [pc, #156]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800351e:	2201      	movs	r2, #1
 8003520:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003522:	4b26      	ldr	r3, [pc, #152]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003524:	2200      	movs	r2, #0
 8003526:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003528:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800352c:	4923      	ldr	r1, [pc, #140]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800352e:	4824      	ldr	r0, [pc, #144]	; (80035c0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003530:	f005 f8b4 	bl	800869c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003534:	2001      	movs	r0, #1
 8003536:	f000 fa7f 	bl	8003a38 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800353a:	4b20      	ldr	r3, [pc, #128]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800353c:	2202      	movs	r2, #2
 800353e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003540:	4b1e      	ldr	r3, [pc, #120]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003542:	2208      	movs	r2, #8
 8003544:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003546:	4b1d      	ldr	r3, [pc, #116]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003548:	2201      	movs	r2, #1
 800354a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800354c:	4b1b      	ldr	r3, [pc, #108]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800354e:	2200      	movs	r2, #0
 8003550:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003552:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003556:	4919      	ldr	r1, [pc, #100]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003558:	4819      	ldr	r0, [pc, #100]	; (80035c0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800355a:	f005 f89f 	bl	800869c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800355e:	4b17      	ldr	r3, [pc, #92]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003560:	2203      	movs	r2, #3
 8003562:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003564:	4b15      	ldr	r3, [pc, #84]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003566:	2208      	movs	r2, #8
 8003568:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800356a:	4b14      	ldr	r3, [pc, #80]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800356c:	2204      	movs	r2, #4
 800356e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003570:	4b12      	ldr	r3, [pc, #72]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003572:	2200      	movs	r2, #0
 8003574:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003576:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800357a:	4910      	ldr	r1, [pc, #64]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800357c:	4810      	ldr	r0, [pc, #64]	; (80035c0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800357e:	f005 f88d 	bl	800869c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003582:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003586:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003588:	4b0c      	ldr	r3, [pc, #48]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800358a:	2204      	movs	r2, #4
 800358c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800358e:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003590:	2208      	movs	r2, #8
 8003592:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003594:	4b09      	ldr	r3, [pc, #36]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003596:	2201      	movs	r2, #1
 8003598:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	4a07      	ldr	r2, [pc, #28]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800359e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80035a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035a4:	4905      	ldr	r1, [pc, #20]	; (80035bc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035a6:	4806      	ldr	r0, [pc, #24]	; (80035c0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035a8:	f005 f878 	bl	800869c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	4804      	ldr	r0, [pc, #16]	; (80035c0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035b0:	f005 f89f 	bl	80086f2 <HAL_SDRAM_ProgramRefreshRate>
}
 80035b4:	bf00      	nop
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000228 	.word	0x20000228
 80035c0:	200001d8 	.word	0x200001d8

080035c4 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b090      	sub	sp, #64	; 0x40
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 80ec 	beq.w	80037ae <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80035da:	4b77      	ldr	r3, [pc, #476]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80035dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035de:	4a76      	ldr	r2, [pc, #472]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6393      	str	r3, [r2, #56]	; 0x38
 80035e6:	4b74      	ldr	r3, [pc, #464]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80035e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80035f0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24
 80035f6:	4b70      	ldr	r3, [pc, #448]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	4a6f      	ldr	r2, [pc, #444]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80035fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003600:	6313      	str	r3, [r2, #48]	; 0x30
 8003602:	4b6d      	ldr	r3, [pc, #436]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	623b      	str	r3, [r7, #32]
 8003612:	4b69      	ldr	r3, [pc, #420]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	4a68      	ldr	r2, [pc, #416]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003618:	f043 0302 	orr.w	r3, r3, #2
 800361c:	6313      	str	r3, [r2, #48]	; 0x30
 800361e:	4b66      	ldr	r3, [pc, #408]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	623b      	str	r3, [r7, #32]
 8003628:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	4b62      	ldr	r3, [pc, #392]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	4a61      	ldr	r2, [pc, #388]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003634:	f043 0304 	orr.w	r3, r3, #4
 8003638:	6313      	str	r3, [r2, #48]	; 0x30
 800363a:	4b5f      	ldr	r3, [pc, #380]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003646:	2300      	movs	r3, #0
 8003648:	61bb      	str	r3, [r7, #24]
 800364a:	4b5b      	ldr	r3, [pc, #364]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	4a5a      	ldr	r2, [pc, #360]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003650:	f043 0308 	orr.w	r3, r3, #8
 8003654:	6313      	str	r3, [r2, #48]	; 0x30
 8003656:	4b58      	ldr	r3, [pc, #352]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	f003 0308 	and.w	r3, r3, #8
 800365e:	61bb      	str	r3, [r7, #24]
 8003660:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
 8003666:	4b54      	ldr	r3, [pc, #336]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366a:	4a53      	ldr	r2, [pc, #332]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 800366c:	f043 0310 	orr.w	r3, r3, #16
 8003670:	6313      	str	r3, [r2, #48]	; 0x30
 8003672:	4b51      	ldr	r3, [pc, #324]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	f003 0310 	and.w	r3, r3, #16
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]
 8003682:	4b4d      	ldr	r3, [pc, #308]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	4a4c      	ldr	r2, [pc, #304]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003688:	f043 0320 	orr.w	r3, r3, #32
 800368c:	6313      	str	r3, [r2, #48]	; 0x30
 800368e:	4b4a      	ldr	r3, [pc, #296]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 8003690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	613b      	str	r3, [r7, #16]
 8003698:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	60fb      	str	r3, [r7, #12]
 800369e:	4b46      	ldr	r3, [pc, #280]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	4a45      	ldr	r2, [pc, #276]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80036a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036a8:	6313      	str	r3, [r2, #48]	; 0x30
 80036aa:	4b43      	ldr	r3, [pc, #268]	; (80037b8 <BSP_SDRAM_MspInit+0x1f4>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80036b6:	2302      	movs	r3, #2
 80036b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80036ba:	2302      	movs	r3, #2
 80036bc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80036be:	2300      	movs	r3, #0
 80036c0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 80036c2:	230c      	movs	r3, #12
 80036c4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 80036c6:	2360      	movs	r3, #96	; 0x60
 80036c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 80036ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036ce:	4619      	mov	r1, r3
 80036d0:	483a      	ldr	r0, [pc, #232]	; (80037bc <BSP_SDRAM_MspInit+0x1f8>)
 80036d2:	f001 f829 	bl	8004728 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80036d6:	2301      	movs	r3, #1
 80036d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80036da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036de:	4619      	mov	r1, r3
 80036e0:	4837      	ldr	r0, [pc, #220]	; (80037c0 <BSP_SDRAM_MspInit+0x1fc>)
 80036e2:	f001 f821 	bl	8004728 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80036e6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80036ea:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80036ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036f0:	4619      	mov	r1, r3
 80036f2:	4834      	ldr	r0, [pc, #208]	; (80037c4 <BSP_SDRAM_MspInit+0x200>)
 80036f4:	f001 f818 	bl	8004728 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80036f8:	f64f 7383 	movw	r3, #65411	; 0xff83
 80036fc:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80036fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003702:	4619      	mov	r1, r3
 8003704:	4830      	ldr	r0, [pc, #192]	; (80037c8 <BSP_SDRAM_MspInit+0x204>)
 8003706:	f001 f80f 	bl	8004728 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800370a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800370e:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003710:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003714:	4619      	mov	r1, r3
 8003716:	482d      	ldr	r0, [pc, #180]	; (80037cc <BSP_SDRAM_MspInit+0x208>)
 8003718:	f001 f806 	bl	8004728 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800371c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003720:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003722:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003726:	4619      	mov	r1, r3
 8003728:	4829      	ldr	r0, [pc, #164]	; (80037d0 <BSP_SDRAM_MspInit+0x20c>)
 800372a:	f000 fffd 	bl	8004728 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800372e:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003730:	2200      	movs	r2, #0
 8003732:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003734:	4b27      	ldr	r3, [pc, #156]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003736:	2280      	movs	r2, #128	; 0x80
 8003738:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800373a:	4b26      	ldr	r3, [pc, #152]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800373c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003740:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003742:	4b24      	ldr	r3, [pc, #144]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003744:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003748:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800374a:	4b22      	ldr	r3, [pc, #136]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800374c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003750:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003752:	4b20      	ldr	r3, [pc, #128]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003754:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003758:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800375a:	4b1e      	ldr	r3, [pc, #120]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800375c:	2200      	movs	r2, #0
 800375e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003760:	4b1c      	ldr	r3, [pc, #112]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003762:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003766:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003768:	4b1a      	ldr	r3, [pc, #104]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800376a:	2200      	movs	r2, #0
 800376c:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800376e:	4b19      	ldr	r3, [pc, #100]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003770:	2203      	movs	r2, #3
 8003772:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003774:	4b17      	ldr	r3, [pc, #92]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003776:	2200      	movs	r2, #0
 8003778:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800377a:	4b16      	ldr	r3, [pc, #88]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800377c:	2200      	movs	r2, #0
 800377e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003780:	4b14      	ldr	r3, [pc, #80]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003782:	4a15      	ldr	r2, [pc, #84]	; (80037d8 <BSP_SDRAM_MspInit+0x214>)
 8003784:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a12      	ldr	r2, [pc, #72]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800378a:	631a      	str	r2, [r3, #48]	; 0x30
 800378c:	4a11      	ldr	r2, [pc, #68]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003792:	4810      	ldr	r0, [pc, #64]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 8003794:	f000 fb1e 	bl	8003dd4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003798:	480e      	ldr	r0, [pc, #56]	; (80037d4 <BSP_SDRAM_MspInit+0x210>)
 800379a:	f000 fa6d 	bl	8003c78 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800379e:	2200      	movs	r2, #0
 80037a0:	210f      	movs	r1, #15
 80037a2:	2038      	movs	r0, #56	; 0x38
 80037a4:	f000 fa22 	bl	8003bec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80037a8:	2038      	movs	r0, #56	; 0x38
 80037aa:	f000 fa3b 	bl	8003c24 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80037ae:	bf00      	nop
 80037b0:	3740      	adds	r7, #64	; 0x40
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800
 80037bc:	40020400 	.word	0x40020400
 80037c0:	40020800 	.word	0x40020800
 80037c4:	40020c00 	.word	0x40020c00
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40021400 	.word	0x40021400
 80037d0:	40021800 	.word	0x40021800
 80037d4:	20000238 	.word	0x20000238
 80037d8:	40026410 	.word	0x40026410

080037dc <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	4603      	mov	r3, r0
 80037e4:	460a      	mov	r2, r1
 80037e6:	80fb      	strh	r3, [r7, #6]
 80037e8:	4613      	mov	r3, r2
 80037ea:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80037f0:	4a13      	ldr	r2, [pc, #76]	; (8003840 <BSP_TS_Init+0x64>)
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80037f6:	4a13      	ldr	r2, [pc, #76]	; (8003844 <BSP_TS_Init+0x68>)
 80037f8:	88bb      	ldrh	r3, [r7, #4]
 80037fa:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80037fc:	4b12      	ldr	r3, [pc, #72]	; (8003848 <BSP_TS_Init+0x6c>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2082      	movs	r0, #130	; 0x82
 8003802:	4798      	blx	r3
 8003804:	4603      	mov	r3, r0
 8003806:	461a      	mov	r2, r3
 8003808:	f640 0311 	movw	r3, #2065	; 0x811
 800380c:	429a      	cmp	r2, r3
 800380e:	d104      	bne.n	800381a <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8003810:	4b0e      	ldr	r3, [pc, #56]	; (800384c <BSP_TS_Init+0x70>)
 8003812:	4a0d      	ldr	r2, [pc, #52]	; (8003848 <BSP_TS_Init+0x6c>)
 8003814:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 800381a:	7bfb      	ldrb	r3, [r7, #15]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d109      	bne.n	8003834 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8003820:	4b0a      	ldr	r3, [pc, #40]	; (800384c <BSP_TS_Init+0x70>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2082      	movs	r0, #130	; 0x82
 8003828:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 800382a:	4b08      	ldr	r3, [pc, #32]	; (800384c <BSP_TS_Init+0x70>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2082      	movs	r0, #130	; 0x82
 8003832:	4798      	blx	r3
  }

  return ret;
 8003834:	7bfb      	ldrb	r3, [r7, #15]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	2000029c 	.word	0x2000029c
 8003844:	2000029e 	.word	0x2000029e
 8003848:	2000006c 	.word	0x2000006c
 800384c:	20000298 	.word	0x20000298

08003850 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8003858:	4b4f      	ldr	r3, [pc, #316]	; (8003998 <BSP_TS_GetState+0x148>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	2082      	movs	r0, #130	; 0x82
 8003860:	4798      	blx	r3
 8003862:	4603      	mov	r3, r0
 8003864:	b29a      	uxth	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	881b      	ldrh	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 808d 	beq.w	800398e <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8003874:	4b48      	ldr	r3, [pc, #288]	; (8003998 <BSP_TS_GetState+0x148>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f107 020c 	add.w	r2, r7, #12
 800387e:	f107 010e 	add.w	r1, r7, #14
 8003882:	2082      	movs	r0, #130	; 0x82
 8003884:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8003886:	89bb      	ldrh	r3, [r7, #12]
 8003888:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800388c:	b29b      	uxth	r3, r3
 800388e:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 8003890:	89bb      	ldrh	r3, [r7, #12]
 8003892:	4a42      	ldr	r2, [pc, #264]	; (800399c <BSP_TS_GetState+0x14c>)
 8003894:	fba2 2303 	umull	r2, r3, r2, r3
 8003898:	08db      	lsrs	r3, r3, #3
 800389a:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 800389c:	8abb      	ldrh	r3, [r7, #20]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 80038a2:	2300      	movs	r3, #0
 80038a4:	82bb      	strh	r3, [r7, #20]
 80038a6:	e008      	b.n	80038ba <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 80038a8:	4b3d      	ldr	r3, [pc, #244]	; (80039a0 <BSP_TS_GetState+0x150>)
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	8aba      	ldrh	r2, [r7, #20]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d903      	bls.n	80038ba <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 80038b2:	4b3b      	ldr	r3, [pc, #236]	; (80039a0 <BSP_TS_GetState+0x150>)
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80038ba:	8abb      	ldrh	r3, [r7, #20]
 80038bc:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 80038be:	89fb      	ldrh	r3, [r7, #14]
 80038c0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d806      	bhi.n	80038d6 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80038c8:	89fb      	ldrh	r3, [r7, #14]
 80038ca:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80038ce:	330e      	adds	r3, #14
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	81fb      	strh	r3, [r7, #14]
 80038d4:	e005      	b.n	80038e2 <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80038d6:	89fb      	ldrh	r3, [r7, #14]
 80038d8:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80038dc:	3308      	adds	r3, #8
 80038de:	b29b      	uxth	r3, r3
 80038e0:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80038e2:	89fb      	ldrh	r3, [r7, #14]
 80038e4:	4a2f      	ldr	r2, [pc, #188]	; (80039a4 <BSP_TS_GetState+0x154>)
 80038e6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ea:	08db      	lsrs	r3, r3, #3
 80038ec:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80038ee:	8afb      	ldrh	r3, [r7, #22]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d102      	bne.n	80038fa <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80038f4:	2300      	movs	r3, #0
 80038f6:	82fb      	strh	r3, [r7, #22]
 80038f8:	e008      	b.n	800390c <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80038fa:	4b2b      	ldr	r3, [pc, #172]	; (80039a8 <BSP_TS_GetState+0x158>)
 80038fc:	881b      	ldrh	r3, [r3, #0]
 80038fe:	8afa      	ldrh	r2, [r7, #22]
 8003900:	429a      	cmp	r2, r3
 8003902:	d903      	bls.n	800390c <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8003904:	4b28      	ldr	r3, [pc, #160]	; (80039a8 <BSP_TS_GetState+0x158>)
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	3b01      	subs	r3, #1
 800390a:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 800390c:	8afb      	ldrh	r3, [r7, #22]
 800390e:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 8003910:	89fb      	ldrh	r3, [r7, #14]
 8003912:	461a      	mov	r2, r3
 8003914:	4b25      	ldr	r3, [pc, #148]	; (80039ac <BSP_TS_GetState+0x15c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	429a      	cmp	r2, r3
 800391a:	d906      	bls.n	800392a <BSP_TS_GetState+0xda>
 800391c:	89fa      	ldrh	r2, [r7, #14]
 800391e:	4b23      	ldr	r3, [pc, #140]	; (80039ac <BSP_TS_GetState+0x15c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	b29b      	uxth	r3, r3
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	b29b      	uxth	r3, r3
 8003928:	e005      	b.n	8003936 <BSP_TS_GetState+0xe6>
 800392a:	4b20      	ldr	r3, [pc, #128]	; (80039ac <BSP_TS_GetState+0x15c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	b29a      	uxth	r2, r3
 8003930:	89fb      	ldrh	r3, [r7, #14]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	b29b      	uxth	r3, r3
 8003936:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8003938:	89bb      	ldrh	r3, [r7, #12]
 800393a:	461a      	mov	r2, r3
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <BSP_TS_GetState+0x160>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	d906      	bls.n	8003952 <BSP_TS_GetState+0x102>
 8003944:	89ba      	ldrh	r2, [r7, #12]
 8003946:	4b1a      	ldr	r3, [pc, #104]	; (80039b0 <BSP_TS_GetState+0x160>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	b29b      	uxth	r3, r3
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	b29b      	uxth	r3, r3
 8003950:	e005      	b.n	800395e <BSP_TS_GetState+0x10e>
 8003952:	4b17      	ldr	r3, [pc, #92]	; (80039b0 <BSP_TS_GetState+0x160>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	b29a      	uxth	r2, r3
 8003958:	89bb      	ldrh	r3, [r7, #12]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	b29b      	uxth	r3, r3
 800395e:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 8003960:	8a7a      	ldrh	r2, [r7, #18]
 8003962:	8a3b      	ldrh	r3, [r7, #16]
 8003964:	4413      	add	r3, r2
 8003966:	2b05      	cmp	r3, #5
 8003968:	dd07      	ble.n	800397a <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800396a:	89fb      	ldrh	r3, [r7, #14]
 800396c:	461a      	mov	r2, r3
 800396e:	4b0f      	ldr	r3, [pc, #60]	; (80039ac <BSP_TS_GetState+0x15c>)
 8003970:	601a      	str	r2, [r3, #0]
      _y = y; 
 8003972:	89bb      	ldrh	r3, [r7, #12]
 8003974:	461a      	mov	r2, r3
 8003976:	4b0e      	ldr	r3, [pc, #56]	; (80039b0 <BSP_TS_GetState+0x160>)
 8003978:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800397a:	4b0c      	ldr	r3, [pc, #48]	; (80039ac <BSP_TS_GetState+0x15c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	b29a      	uxth	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <BSP_TS_GetState+0x160>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	b29a      	uxth	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	809a      	strh	r2, [r3, #4]
  }
}
 800398e:	bf00      	nop
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	20000298 	.word	0x20000298
 800399c:	ba2e8ba3 	.word	0xba2e8ba3
 80039a0:	2000029e 	.word	0x2000029e
 80039a4:	88888889 	.word	0x88888889
 80039a8:	2000029c 	.word	0x2000029c
 80039ac:	200002a0 	.word	0x200002a0
 80039b0:	200002a4 	.word	0x200002a4

080039b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <HAL_Init+0x40>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0d      	ldr	r2, [pc, #52]	; (80039f4 <HAL_Init+0x40>)
 80039be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80039c4:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_Init+0x40>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a0a      	ldr	r2, [pc, #40]	; (80039f4 <HAL_Init+0x40>)
 80039ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039d0:	4b08      	ldr	r3, [pc, #32]	; (80039f4 <HAL_Init+0x40>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a07      	ldr	r2, [pc, #28]	; (80039f4 <HAL_Init+0x40>)
 80039d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039dc:	2003      	movs	r0, #3
 80039de:	f000 f8fa 	bl	8003bd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039e2:	2000      	movs	r0, #0
 80039e4:	f7fd fe64 	bl	80016b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039e8:	f7fd fe36 	bl	8001658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	40023c00 	.word	0x40023c00

080039f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039fc:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <HAL_IncTick+0x20>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	461a      	mov	r2, r3
 8003a02:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_IncTick+0x24>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4413      	add	r3, r2
 8003a08:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <HAL_IncTick+0x24>)
 8003a0a:	6013      	str	r3, [r2, #0]
}
 8003a0c:	bf00      	nop
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	200000b4 	.word	0x200000b4
 8003a1c:	20000724 	.word	0x20000724

08003a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return uwTick;
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <HAL_GetTick+0x14>)
 8003a26:	681b      	ldr	r3, [r3, #0]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20000724 	.word	0x20000724

08003a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a40:	f7ff ffee 	bl	8003a20 <HAL_GetTick>
 8003a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a50:	d005      	beq.n	8003a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a52:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_Delay+0x40>)
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a5e:	bf00      	nop
 8003a60:	f7ff ffde 	bl	8003a20 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d8f7      	bhi.n	8003a60 <HAL_Delay+0x28>
  {
  }
}
 8003a70:	bf00      	nop
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	200000b4 	.word	0x200000b4

08003a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a8c:	4b0c      	ldr	r3, [pc, #48]	; (8003ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a92:	68ba      	ldr	r2, [r7, #8]
 8003a94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a98:	4013      	ands	r3, r2
 8003a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003aa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003aa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003aae:	4a04      	ldr	r2, [pc, #16]	; (8003ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	60d3      	str	r3, [r2, #12]
}
 8003ab4:	bf00      	nop
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr
 8003ac0:	e000ed00 	.word	0xe000ed00

08003ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ac8:	4b04      	ldr	r3, [pc, #16]	; (8003adc <__NVIC_GetPriorityGrouping+0x18>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	0a1b      	lsrs	r3, r3, #8
 8003ace:	f003 0307 	and.w	r3, r3, #7
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr
 8003adc:	e000ed00 	.word	0xe000ed00

08003ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	db0b      	blt.n	8003b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003af2:	79fb      	ldrb	r3, [r7, #7]
 8003af4:	f003 021f 	and.w	r2, r3, #31
 8003af8:	4907      	ldr	r1, [pc, #28]	; (8003b18 <__NVIC_EnableIRQ+0x38>)
 8003afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003afe:	095b      	lsrs	r3, r3, #5
 8003b00:	2001      	movs	r0, #1
 8003b02:	fa00 f202 	lsl.w	r2, r0, r2
 8003b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	e000e100 	.word	0xe000e100

08003b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	6039      	str	r1, [r7, #0]
 8003b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	db0a      	blt.n	8003b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	490c      	ldr	r1, [pc, #48]	; (8003b68 <__NVIC_SetPriority+0x4c>)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	0112      	lsls	r2, r2, #4
 8003b3c:	b2d2      	uxtb	r2, r2
 8003b3e:	440b      	add	r3, r1
 8003b40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b44:	e00a      	b.n	8003b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	4908      	ldr	r1, [pc, #32]	; (8003b6c <__NVIC_SetPriority+0x50>)
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	f003 030f 	and.w	r3, r3, #15
 8003b52:	3b04      	subs	r3, #4
 8003b54:	0112      	lsls	r2, r2, #4
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	440b      	add	r3, r1
 8003b5a:	761a      	strb	r2, [r3, #24]
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr
 8003b68:	e000e100 	.word	0xe000e100
 8003b6c:	e000ed00 	.word	0xe000ed00

08003b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b089      	sub	sp, #36	; 0x24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f1c3 0307 	rsb	r3, r3, #7
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	bf28      	it	cs
 8003b8e:	2304      	movcs	r3, #4
 8003b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	3304      	adds	r3, #4
 8003b96:	2b06      	cmp	r3, #6
 8003b98:	d902      	bls.n	8003ba0 <NVIC_EncodePriority+0x30>
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	3b03      	subs	r3, #3
 8003b9e:	e000      	b.n	8003ba2 <NVIC_EncodePriority+0x32>
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43da      	mvns	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc2:	43d9      	mvns	r1, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc8:	4313      	orrs	r3, r2
         );
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3724      	adds	r7, #36	; 0x24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7ff ff4c 	bl	8003a7c <__NVIC_SetPriorityGrouping>
}
 8003be4:	bf00      	nop
 8003be6:	3708      	adds	r7, #8
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bfe:	f7ff ff61 	bl	8003ac4 <__NVIC_GetPriorityGrouping>
 8003c02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	6978      	ldr	r0, [r7, #20]
 8003c0a:	f7ff ffb1 	bl	8003b70 <NVIC_EncodePriority>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c14:	4611      	mov	r1, r2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7ff ff80 	bl	8003b1c <__NVIC_SetPriority>
}
 8003c1c:	bf00      	nop
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff ff54 	bl	8003ae0 <__NVIC_EnableIRQ>
}
 8003c38:	bf00      	nop
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e00e      	b.n	8003c70 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	795b      	ldrb	r3, [r3, #5]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7fc fc58 	bl	8000518 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c80:	2300      	movs	r3, #0
 8003c82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003c84:	f7ff fecc 	bl	8003a20 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e099      	b.n	8003dc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0201 	bic.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cb4:	e00f      	b.n	8003cd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cb6:	f7ff feb3 	bl	8003a20 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b05      	cmp	r3, #5
 8003cc2:	d908      	bls.n	8003cd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2203      	movs	r2, #3
 8003cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e078      	b.n	8003dc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1e8      	bne.n	8003cb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4b38      	ldr	r3, [pc, #224]	; (8003dd0 <HAL_DMA_Init+0x158>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d107      	bne.n	8003d40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f023 0307 	bic.w	r3, r3, #7
 8003d56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d117      	bne.n	8003d9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00e      	beq.n	8003d9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 f8bd 	bl	8003efc <DMA_CheckFifoParam>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d008      	beq.n	8003d9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2240      	movs	r2, #64	; 0x40
 8003d8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003d96:	2301      	movs	r3, #1
 8003d98:	e016      	b.n	8003dc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f874 	bl	8003e90 <DMA_CalcBaseAndBitshift>
 8003da8:	4603      	mov	r3, r0
 8003daa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	223f      	movs	r2, #63	; 0x3f
 8003db2:	409a      	lsls	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3718      	adds	r7, #24
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	f010803f 	.word	0xf010803f

08003dd4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e050      	b.n	8003e88 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d101      	bne.n	8003df6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003df2:	2302      	movs	r3, #2
 8003df4:	e048      	b.n	8003e88 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 0201 	bic.w	r2, r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2200      	movs	r2, #0
 8003e14:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2200      	movs	r2, #0
 8003e24:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2221      	movs	r2, #33	; 0x21
 8003e34:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f82a 	bl	8003e90 <DMA_CalcBaseAndBitshift>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e68:	223f      	movs	r2, #63	; 0x3f
 8003e6a:	409a      	lsls	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	3b10      	subs	r3, #16
 8003ea0:	4a14      	ldr	r2, [pc, #80]	; (8003ef4 <DMA_CalcBaseAndBitshift+0x64>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	091b      	lsrs	r3, r3, #4
 8003ea8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003eaa:	4a13      	ldr	r2, [pc, #76]	; (8003ef8 <DMA_CalcBaseAndBitshift+0x68>)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4413      	add	r3, r2
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	d909      	bls.n	8003ed2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ec6:	f023 0303 	bic.w	r3, r3, #3
 8003eca:	1d1a      	adds	r2, r3, #4
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	659a      	str	r2, [r3, #88]	; 0x58
 8003ed0:	e007      	b.n	8003ee2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003eda:	f023 0303 	bic.w	r3, r3, #3
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	aaaaaaab 	.word	0xaaaaaaab
 8003ef8:	0800dcd0 	.word	0x0800dcd0

08003efc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f04:	2300      	movs	r3, #0
 8003f06:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d11f      	bne.n	8003f56 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d855      	bhi.n	8003fc8 <DMA_CheckFifoParam+0xcc>
 8003f1c:	a201      	add	r2, pc, #4	; (adr r2, 8003f24 <DMA_CheckFifoParam+0x28>)
 8003f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f22:	bf00      	nop
 8003f24:	08003f35 	.word	0x08003f35
 8003f28:	08003f47 	.word	0x08003f47
 8003f2c:	08003f35 	.word	0x08003f35
 8003f30:	08003fc9 	.word	0x08003fc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d045      	beq.n	8003fcc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f44:	e042      	b.n	8003fcc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f4e:	d13f      	bne.n	8003fd0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f54:	e03c      	b.n	8003fd0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699b      	ldr	r3, [r3, #24]
 8003f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f5e:	d121      	bne.n	8003fa4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d836      	bhi.n	8003fd4 <DMA_CheckFifoParam+0xd8>
 8003f66:	a201      	add	r2, pc, #4	; (adr r2, 8003f6c <DMA_CheckFifoParam+0x70>)
 8003f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6c:	08003f7d 	.word	0x08003f7d
 8003f70:	08003f83 	.word	0x08003f83
 8003f74:	08003f7d 	.word	0x08003f7d
 8003f78:	08003f95 	.word	0x08003f95
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f80:	e02f      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d024      	beq.n	8003fd8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f92:	e021      	b.n	8003fd8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f9c:	d11e      	bne.n	8003fdc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fa2:	e01b      	b.n	8003fdc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d902      	bls.n	8003fb0 <DMA_CheckFifoParam+0xb4>
 8003faa:	2b03      	cmp	r3, #3
 8003fac:	d003      	beq.n	8003fb6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fae:	e018      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb4:	e015      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00e      	beq.n	8003fe0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc6:	e00b      	b.n	8003fe0 <DMA_CheckFifoParam+0xe4>
      break;
 8003fc8:	bf00      	nop
 8003fca:	e00a      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fcc:	bf00      	nop
 8003fce:	e008      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fd0:	bf00      	nop
 8003fd2:	e006      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fd4:	bf00      	nop
 8003fd6:	e004      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fd8:	bf00      	nop
 8003fda:	e002      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;   
 8003fdc:	bf00      	nop
 8003fde:	e000      	b.n	8003fe2 <DMA_CheckFifoParam+0xe6>
      break;
 8003fe0:	bf00      	nop
    }
  } 
  
  return status; 
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3714      	adds	r7, #20
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e03b      	b.n	800407a <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7fc fad2 	bl	80005c0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004040:	f023 0107 	bic.w	r1, r3, #7
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800405a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	68d1      	ldr	r1, [r2, #12]
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	430b      	orrs	r3, r1
 8004068:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3708      	adds	r7, #8
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b086      	sub	sp, #24
 8004086:	af02      	add	r7, sp, #8
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
 800408e:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004096:	2b01      	cmp	r3, #1
 8004098:	d101      	bne.n	800409e <HAL_DMA2D_Start+0x1c>
 800409a:	2302      	movs	r3, #2
 800409c:	e018      	b.n	80040d0 <HAL_DMA2D_Start+0x4e>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	68b9      	ldr	r1, [r7, #8]
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fa99 	bl	80045f0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f042 0201 	orr.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80040e2:	2300      	movs	r3, #0
 80040e4:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d056      	beq.n	80041a2 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80040f4:	f7ff fc94 	bl	8003a20 <HAL_GetTick>
 80040f8:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80040fa:	e04b      	b.n	8004194 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800410a:	2b00      	cmp	r3, #0
 800410c:	d023      	beq.n	8004156 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f003 0320 	and.w	r3, r3, #32
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800411c:	f043 0202 	orr.w	r2, r3, #2
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d005      	beq.n	800413a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004132:	f043 0201 	orr.w	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2221      	movs	r2, #33	; 0x21
 8004140:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2204      	movs	r2, #4
 8004146:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e0a5      	b.n	80042a2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800415c:	d01a      	beq.n	8004194 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800415e:	f7ff fc5f 	bl	8003a20 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	683a      	ldr	r2, [r7, #0]
 800416a:	429a      	cmp	r2, r3
 800416c:	d302      	bcc.n	8004174 <HAL_DMA2D_PollForTransfer+0x9c>
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10f      	bne.n	8004194 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2203      	movs	r2, #3
 8004184:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e086      	b.n	80042a2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d0ac      	beq.n	80040fc <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b4:	f003 0320 	and.w	r3, r3, #32
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d061      	beq.n	8004288 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80041c4:	f7ff fc2c 	bl	8003a20 <HAL_GetTick>
 80041c8:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80041ca:	e056      	b.n	800427a <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d02e      	beq.n	800423c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0308 	and.w	r3, r3, #8
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ec:	f043 0204 	orr.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004202:	f043 0202 	orr.w	r2, r3, #2
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004218:	f043 0201 	orr.w	r2, r3, #1
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2229      	movs	r2, #41	; 0x29
 8004226:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2204      	movs	r2, #4
 800422c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e032      	b.n	80042a2 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004242:	d01a      	beq.n	800427a <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004244:	f7ff fbec 	bl	8003a20 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d302      	bcc.n	800425a <HAL_DMA2D_PollForTransfer+0x182>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10f      	bne.n	800427a <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425e:	f043 0220 	orr.w	r2, r3, #32
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2203      	movs	r2, #3
 800426a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e013      	b.n	80042a2 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 0310 	and.w	r3, r3, #16
 8004284:	2b00      	cmp	r3, #0
 8004286:	d0a1      	beq.n	80041cc <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2212      	movs	r2, #18
 800428e:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d026      	beq.n	800431a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d021      	beq.n	800431a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042e4:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ea:	f043 0201 	orr.w	r2, r3, #1
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2201      	movs	r2, #1
 80042f8:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2204      	movs	r2, #4
 80042fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f003 0320 	and.w	r3, r3, #32
 8004320:	2b00      	cmp	r3, #0
 8004322:	d026      	beq.n	8004372 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d021      	beq.n	8004372 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2220      	movs	r2, #32
 8004344:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434a:	f043 0202 	orr.w	r2, r3, #2
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2204      	movs	r2, #4
 8004356:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d026      	beq.n	80043ca <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004382:	2b00      	cmp	r3, #0
 8004384:	d021      	beq.n	80043ca <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004394:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2208      	movs	r2, #8
 800439c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	f043 0204 	orr.w	r2, r3, #4
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2204      	movs	r2, #4
 80043ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695b      	ldr	r3, [r3, #20]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d003      	beq.n	80043ca <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f003 0304 	and.w	r3, r3, #4
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d013      	beq.n	80043fc <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00e      	beq.n	80043fc <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ec:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2204      	movs	r2, #4
 80043f4:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f853 	bl	80044a2 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d024      	beq.n	8004450 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800440c:	2b00      	cmp	r3, #0
 800440e:	d01f      	beq.n	8004450 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800441e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2202      	movs	r2, #2
 8004426:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0310 	and.w	r3, r3, #16
 8004456:	2b00      	cmp	r3, #0
 8004458:	d01f      	beq.n	800449a <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d01a      	beq.n	800449a <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004472:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2210      	movs	r2, #16
 800447a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f80e 	bl	80044b6 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d101      	bne.n	80044ec <HAL_DMA2D_ConfigLayer+0x20>
 80044e8:	2302      	movs	r3, #2
 80044ea:	e079      	b.n	80045e0 <HAL_DMA2D_ConfigLayer+0x114>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2202      	movs	r2, #2
 80044f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	3318      	adds	r3, #24
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	4413      	add	r3, r2
 8004506:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	041b      	lsls	r3, r3, #16
 8004512:	4313      	orrs	r3, r2
 8004514:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004516:	4b35      	ldr	r3, [pc, #212]	; (80045ec <HAL_DMA2D_ConfigLayer+0x120>)
 8004518:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b0a      	cmp	r3, #10
 8004520:	d003      	beq.n	800452a <HAL_DMA2D_ConfigLayer+0x5e>
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b09      	cmp	r3, #9
 8004528:	d107      	bne.n	800453a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	4313      	orrs	r3, r2
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	e005      	b.n	8004546 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	061b      	lsls	r3, r3, #24
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	4313      	orrs	r3, r2
 8004544:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d120      	bne.n	800458e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	43db      	mvns	r3, r3
 8004556:	ea02 0103 	and.w	r1, r2, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	430a      	orrs	r2, r1
 8004562:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	6812      	ldr	r2, [r2, #0]
 800456c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b0a      	cmp	r3, #10
 8004574:	d003      	beq.n	800457e <HAL_DMA2D_ConfigLayer+0xb2>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	2b09      	cmp	r3, #9
 800457c:	d127      	bne.n	80045ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	68da      	ldr	r2, [r3, #12]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800458a:	629a      	str	r2, [r3, #40]	; 0x28
 800458c:	e01f      	b.n	80045ce <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	69da      	ldr	r2, [r3, #28]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	43db      	mvns	r3, r3
 8004598:	ea02 0103 	and.w	r1, r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	6812      	ldr	r2, [r2, #0]
 80045ae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b0a      	cmp	r3, #10
 80045b6:	d003      	beq.n	80045c0 <HAL_DMA2D_ConfigLayer+0xf4>
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	2b09      	cmp	r3, #9
 80045be:	d106      	bne.n	80045ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	68da      	ldr	r2, [r3, #12]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80045cc:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	371c      	adds	r7, #28
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	ff03000f 	.word	0xff03000f

080045f0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b08b      	sub	sp, #44	; 0x2c
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
 80045fc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004604:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	041a      	lsls	r2, r3, #16
 800460c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460e:	431a      	orrs	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004628:	d174      	bne.n	8004714 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004630:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004638:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004640:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d108      	bne.n	8004662 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	431a      	orrs	r2, r3
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	4313      	orrs	r3, r2
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	4313      	orrs	r3, r2
 800465e:	627b      	str	r3, [r7, #36]	; 0x24
 8004660:	e053      	b.n	800470a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d106      	bne.n	8004678 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	4313      	orrs	r3, r2
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	4313      	orrs	r3, r2
 8004674:	627b      	str	r3, [r7, #36]	; 0x24
 8004676:	e048      	b.n	800470a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	2b02      	cmp	r3, #2
 800467e:	d111      	bne.n	80046a4 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	0cdb      	lsrs	r3, r3, #19
 8004684:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	0a9b      	lsrs	r3, r3, #10
 800468a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	08db      	lsrs	r3, r3, #3
 8004690:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	015a      	lsls	r2, r3, #5
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	02db      	lsls	r3, r3, #11
 800469a:	4313      	orrs	r3, r2
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	4313      	orrs	r3, r2
 80046a0:	627b      	str	r3, [r7, #36]	; 0x24
 80046a2:	e032      	b.n	800470a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	2b03      	cmp	r3, #3
 80046aa:	d117      	bne.n	80046dc <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	0fdb      	lsrs	r3, r3, #31
 80046b0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	0cdb      	lsrs	r3, r3, #19
 80046b6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	0adb      	lsrs	r3, r3, #11
 80046bc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	08db      	lsrs	r3, r3, #3
 80046c2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	015a      	lsls	r2, r3, #5
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	029b      	lsls	r3, r3, #10
 80046cc:	431a      	orrs	r2, r3
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	03db      	lsls	r3, r3, #15
 80046d2:	4313      	orrs	r3, r2
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	627b      	str	r3, [r7, #36]	; 0x24
 80046da:	e016      	b.n	800470a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	0f1b      	lsrs	r3, r3, #28
 80046e0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	0d1b      	lsrs	r3, r3, #20
 80046e6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	0b1b      	lsrs	r3, r3, #12
 80046ec:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	091b      	lsrs	r3, r3, #4
 80046f2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	011a      	lsls	r2, r3, #4
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	021b      	lsls	r3, r3, #8
 80046fc:	431a      	orrs	r2, r3
 80046fe:	6a3b      	ldr	r3, [r7, #32]
 8004700:	031b      	lsls	r3, r3, #12
 8004702:	4313      	orrs	r3, r2
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4313      	orrs	r3, r2
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004710:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004712:	e003      	b.n	800471c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	60da      	str	r2, [r3, #12]
}
 800471c:	bf00      	nop
 800471e:	372c      	adds	r7, #44	; 0x2c
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004728:	b480      	push	{r7}
 800472a:	b089      	sub	sp, #36	; 0x24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004736:	2300      	movs	r3, #0
 8004738:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800473a:	2300      	movs	r3, #0
 800473c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800473e:	2300      	movs	r3, #0
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	e177      	b.n	8004a34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004744:	2201      	movs	r2, #1
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	697a      	ldr	r2, [r7, #20]
 8004754:	4013      	ands	r3, r2
 8004756:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	429a      	cmp	r2, r3
 800475e:	f040 8166 	bne.w	8004a2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d00b      	beq.n	8004782 <HAL_GPIO_Init+0x5a>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b02      	cmp	r3, #2
 8004770:	d007      	beq.n	8004782 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004776:	2b11      	cmp	r3, #17
 8004778:	d003      	beq.n	8004782 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b12      	cmp	r3, #18
 8004780:	d130      	bne.n	80047e4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	2203      	movs	r2, #3
 800478e:	fa02 f303 	lsl.w	r3, r2, r3
 8004792:	43db      	mvns	r3, r3
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	4013      	ands	r3, r2
 8004798:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047b8:	2201      	movs	r2, #1
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	43db      	mvns	r3, r3
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	4013      	ands	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f003 0201 	and.w	r2, r3, #1
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	fa02 f303 	lsl.w	r3, r2, r3
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	4313      	orrs	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	2203      	movs	r2, #3
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	43db      	mvns	r3, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4013      	ands	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689a      	ldr	r2, [r3, #8]
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	69ba      	ldr	r2, [r7, #24]
 800480a:	4313      	orrs	r3, r2
 800480c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	69ba      	ldr	r2, [r7, #24]
 8004812:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b02      	cmp	r3, #2
 800481a:	d003      	beq.n	8004824 <HAL_GPIO_Init+0xfc>
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b12      	cmp	r3, #18
 8004822:	d123      	bne.n	800486c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	08da      	lsrs	r2, r3, #3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3208      	adds	r2, #8
 800482c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004830:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	220f      	movs	r2, #15
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43db      	mvns	r3, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4013      	ands	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	69ba      	ldr	r2, [r7, #24]
 800485a:	4313      	orrs	r3, r2
 800485c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	08da      	lsrs	r2, r3, #3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	3208      	adds	r2, #8
 8004866:	69b9      	ldr	r1, [r7, #24]
 8004868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	2203      	movs	r2, #3
 8004878:	fa02 f303 	lsl.w	r3, r2, r3
 800487c:	43db      	mvns	r3, r3
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	4013      	ands	r3, r2
 8004882:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f003 0203 	and.w	r2, r3, #3
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	fa02 f303 	lsl.w	r3, r2, r3
 8004894:	69ba      	ldr	r2, [r7, #24]
 8004896:	4313      	orrs	r3, r2
 8004898:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f000 80c0 	beq.w	8004a2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ae:	2300      	movs	r3, #0
 80048b0:	60fb      	str	r3, [r7, #12]
 80048b2:	4b65      	ldr	r3, [pc, #404]	; (8004a48 <HAL_GPIO_Init+0x320>)
 80048b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048b6:	4a64      	ldr	r2, [pc, #400]	; (8004a48 <HAL_GPIO_Init+0x320>)
 80048b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048bc:	6453      	str	r3, [r2, #68]	; 0x44
 80048be:	4b62      	ldr	r3, [pc, #392]	; (8004a48 <HAL_GPIO_Init+0x320>)
 80048c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048c6:	60fb      	str	r3, [r7, #12]
 80048c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048ca:	4a60      	ldr	r2, [pc, #384]	; (8004a4c <HAL_GPIO_Init+0x324>)
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	089b      	lsrs	r3, r3, #2
 80048d0:	3302      	adds	r3, #2
 80048d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	220f      	movs	r2, #15
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43db      	mvns	r3, r3
 80048e8:	69ba      	ldr	r2, [r7, #24]
 80048ea:	4013      	ands	r3, r2
 80048ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a57      	ldr	r2, [pc, #348]	; (8004a50 <HAL_GPIO_Init+0x328>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d037      	beq.n	8004966 <HAL_GPIO_Init+0x23e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a56      	ldr	r2, [pc, #344]	; (8004a54 <HAL_GPIO_Init+0x32c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d031      	beq.n	8004962 <HAL_GPIO_Init+0x23a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a55      	ldr	r2, [pc, #340]	; (8004a58 <HAL_GPIO_Init+0x330>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d02b      	beq.n	800495e <HAL_GPIO_Init+0x236>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a54      	ldr	r2, [pc, #336]	; (8004a5c <HAL_GPIO_Init+0x334>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d025      	beq.n	800495a <HAL_GPIO_Init+0x232>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a53      	ldr	r2, [pc, #332]	; (8004a60 <HAL_GPIO_Init+0x338>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d01f      	beq.n	8004956 <HAL_GPIO_Init+0x22e>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a52      	ldr	r2, [pc, #328]	; (8004a64 <HAL_GPIO_Init+0x33c>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d019      	beq.n	8004952 <HAL_GPIO_Init+0x22a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a51      	ldr	r2, [pc, #324]	; (8004a68 <HAL_GPIO_Init+0x340>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d013      	beq.n	800494e <HAL_GPIO_Init+0x226>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a50      	ldr	r2, [pc, #320]	; (8004a6c <HAL_GPIO_Init+0x344>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d00d      	beq.n	800494a <HAL_GPIO_Init+0x222>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a4f      	ldr	r2, [pc, #316]	; (8004a70 <HAL_GPIO_Init+0x348>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d007      	beq.n	8004946 <HAL_GPIO_Init+0x21e>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a4e      	ldr	r2, [pc, #312]	; (8004a74 <HAL_GPIO_Init+0x34c>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d101      	bne.n	8004942 <HAL_GPIO_Init+0x21a>
 800493e:	2309      	movs	r3, #9
 8004940:	e012      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004942:	230a      	movs	r3, #10
 8004944:	e010      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004946:	2308      	movs	r3, #8
 8004948:	e00e      	b.n	8004968 <HAL_GPIO_Init+0x240>
 800494a:	2307      	movs	r3, #7
 800494c:	e00c      	b.n	8004968 <HAL_GPIO_Init+0x240>
 800494e:	2306      	movs	r3, #6
 8004950:	e00a      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004952:	2305      	movs	r3, #5
 8004954:	e008      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004956:	2304      	movs	r3, #4
 8004958:	e006      	b.n	8004968 <HAL_GPIO_Init+0x240>
 800495a:	2303      	movs	r3, #3
 800495c:	e004      	b.n	8004968 <HAL_GPIO_Init+0x240>
 800495e:	2302      	movs	r3, #2
 8004960:	e002      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004962:	2301      	movs	r3, #1
 8004964:	e000      	b.n	8004968 <HAL_GPIO_Init+0x240>
 8004966:	2300      	movs	r3, #0
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	f002 0203 	and.w	r2, r2, #3
 800496e:	0092      	lsls	r2, r2, #2
 8004970:	4093      	lsls	r3, r2
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	4313      	orrs	r3, r2
 8004976:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004978:	4934      	ldr	r1, [pc, #208]	; (8004a4c <HAL_GPIO_Init+0x324>)
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	089b      	lsrs	r3, r3, #2
 800497e:	3302      	adds	r3, #2
 8004980:	69ba      	ldr	r2, [r7, #24]
 8004982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004986:	4b3c      	ldr	r3, [pc, #240]	; (8004a78 <HAL_GPIO_Init+0x350>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	43db      	mvns	r3, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4013      	ands	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049aa:	4a33      	ldr	r2, [pc, #204]	; (8004a78 <HAL_GPIO_Init+0x350>)
 80049ac:	69bb      	ldr	r3, [r7, #24]
 80049ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80049b0:	4b31      	ldr	r3, [pc, #196]	; (8004a78 <HAL_GPIO_Init+0x350>)
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	43db      	mvns	r3, r3
 80049ba:	69ba      	ldr	r2, [r7, #24]
 80049bc:	4013      	ands	r3, r2
 80049be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049d4:	4a28      	ldr	r2, [pc, #160]	; (8004a78 <HAL_GPIO_Init+0x350>)
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049da:	4b27      	ldr	r3, [pc, #156]	; (8004a78 <HAL_GPIO_Init+0x350>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d003      	beq.n	80049fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80049fe:	4a1e      	ldr	r2, [pc, #120]	; (8004a78 <HAL_GPIO_Init+0x350>)
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a04:	4b1c      	ldr	r3, [pc, #112]	; (8004a78 <HAL_GPIO_Init+0x350>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	43db      	mvns	r3, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4013      	ands	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a28:	4a13      	ldr	r2, [pc, #76]	; (8004a78 <HAL_GPIO_Init+0x350>)
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3301      	adds	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b0f      	cmp	r3, #15
 8004a38:	f67f ae84 	bls.w	8004744 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	3724      	adds	r7, #36	; 0x24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40023800 	.word	0x40023800
 8004a4c:	40013800 	.word	0x40013800
 8004a50:	40020000 	.word	0x40020000
 8004a54:	40020400 	.word	0x40020400
 8004a58:	40020800 	.word	0x40020800
 8004a5c:	40020c00 	.word	0x40020c00
 8004a60:	40021000 	.word	0x40021000
 8004a64:	40021400 	.word	0x40021400
 8004a68:	40021800 	.word	0x40021800
 8004a6c:	40021c00 	.word	0x40021c00
 8004a70:	40022000 	.word	0x40022000
 8004a74:	40022400 	.word	0x40022400
 8004a78:	40013c00 	.word	0x40013c00

08004a7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a86:	2300      	movs	r3, #0
 8004a88:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a92:	2300      	movs	r3, #0
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	e0d9      	b.n	8004c4c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a98:	2201      	movs	r2, #1
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	693b      	ldr	r3, [r7, #16]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	f040 80c9 	bne.w	8004c46 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004ab4:	4a6a      	ldr	r2, [pc, #424]	; (8004c60 <HAL_GPIO_DeInit+0x1e4>)
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	089b      	lsrs	r3, r3, #2
 8004aba:	3302      	adds	r3, #2
 8004abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f003 0303 	and.w	r3, r3, #3
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	220f      	movs	r2, #15
 8004acc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a62      	ldr	r2, [pc, #392]	; (8004c64 <HAL_GPIO_DeInit+0x1e8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d037      	beq.n	8004b4e <HAL_GPIO_DeInit+0xd2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a61      	ldr	r2, [pc, #388]	; (8004c68 <HAL_GPIO_DeInit+0x1ec>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d031      	beq.n	8004b4a <HAL_GPIO_DeInit+0xce>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a60      	ldr	r2, [pc, #384]	; (8004c6c <HAL_GPIO_DeInit+0x1f0>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d02b      	beq.n	8004b46 <HAL_GPIO_DeInit+0xca>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a5f      	ldr	r2, [pc, #380]	; (8004c70 <HAL_GPIO_DeInit+0x1f4>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d025      	beq.n	8004b42 <HAL_GPIO_DeInit+0xc6>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a5e      	ldr	r2, [pc, #376]	; (8004c74 <HAL_GPIO_DeInit+0x1f8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d01f      	beq.n	8004b3e <HAL_GPIO_DeInit+0xc2>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4a5d      	ldr	r2, [pc, #372]	; (8004c78 <HAL_GPIO_DeInit+0x1fc>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d019      	beq.n	8004b3a <HAL_GPIO_DeInit+0xbe>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a5c      	ldr	r2, [pc, #368]	; (8004c7c <HAL_GPIO_DeInit+0x200>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d013      	beq.n	8004b36 <HAL_GPIO_DeInit+0xba>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a5b      	ldr	r2, [pc, #364]	; (8004c80 <HAL_GPIO_DeInit+0x204>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00d      	beq.n	8004b32 <HAL_GPIO_DeInit+0xb6>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a5a      	ldr	r2, [pc, #360]	; (8004c84 <HAL_GPIO_DeInit+0x208>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d007      	beq.n	8004b2e <HAL_GPIO_DeInit+0xb2>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a59      	ldr	r2, [pc, #356]	; (8004c88 <HAL_GPIO_DeInit+0x20c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d101      	bne.n	8004b2a <HAL_GPIO_DeInit+0xae>
 8004b26:	2309      	movs	r3, #9
 8004b28:	e012      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b2a:	230a      	movs	r3, #10
 8004b2c:	e010      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b2e:	2308      	movs	r3, #8
 8004b30:	e00e      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b32:	2307      	movs	r3, #7
 8004b34:	e00c      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b36:	2306      	movs	r3, #6
 8004b38:	e00a      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b3a:	2305      	movs	r3, #5
 8004b3c:	e008      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b3e:	2304      	movs	r3, #4
 8004b40:	e006      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b42:	2303      	movs	r3, #3
 8004b44:	e004      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b46:	2302      	movs	r3, #2
 8004b48:	e002      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <HAL_GPIO_DeInit+0xd4>
 8004b4e:	2300      	movs	r3, #0
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	f002 0203 	and.w	r2, r2, #3
 8004b56:	0092      	lsls	r2, r2, #2
 8004b58:	4093      	lsls	r3, r2
 8004b5a:	68ba      	ldr	r2, [r7, #8]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d132      	bne.n	8004bc6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004b60:	4b4a      	ldr	r3, [pc, #296]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	43db      	mvns	r3, r3
 8004b68:	4948      	ldr	r1, [pc, #288]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004b6e:	4b47      	ldr	r3, [pc, #284]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	43db      	mvns	r3, r3
 8004b76:	4945      	ldr	r1, [pc, #276]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b78:	4013      	ands	r3, r2
 8004b7a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004b7c:	4b43      	ldr	r3, [pc, #268]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	43db      	mvns	r3, r3
 8004b84:	4941      	ldr	r1, [pc, #260]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004b8a:	4b40      	ldr	r3, [pc, #256]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	43db      	mvns	r3, r3
 8004b92:	493e      	ldr	r1, [pc, #248]	; (8004c8c <HAL_GPIO_DeInit+0x210>)
 8004b94:	4013      	ands	r3, r2
 8004b96:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	220f      	movs	r2, #15
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004ba8:	4a2d      	ldr	r2, [pc, #180]	; (8004c60 <HAL_GPIO_DeInit+0x1e4>)
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	089b      	lsrs	r3, r3, #2
 8004bae:	3302      	adds	r3, #2
 8004bb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	43da      	mvns	r2, r3
 8004bb8:	4829      	ldr	r0, [pc, #164]	; (8004c60 <HAL_GPIO_DeInit+0x1e4>)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	089b      	lsrs	r3, r3, #2
 8004bbe:	400a      	ands	r2, r1
 8004bc0:	3302      	adds	r3, #2
 8004bc2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	005b      	lsls	r3, r3, #1
 8004bce:	2103      	movs	r1, #3
 8004bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd4:	43db      	mvns	r3, r3
 8004bd6:	401a      	ands	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	08da      	lsrs	r2, r3, #3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3208      	adds	r2, #8
 8004be4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f003 0307 	and.w	r3, r3, #7
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	220f      	movs	r2, #15
 8004bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	08d2      	lsrs	r2, r2, #3
 8004bfc:	4019      	ands	r1, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	3208      	adds	r2, #8
 8004c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	005b      	lsls	r3, r3, #1
 8004c0e:	2103      	movs	r1, #3
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	43db      	mvns	r3, r3
 8004c16:	401a      	ands	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685a      	ldr	r2, [r3, #4]
 8004c20:	2101      	movs	r1, #1
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	fa01 f303 	lsl.w	r3, r1, r3
 8004c28:	43db      	mvns	r3, r3
 8004c2a:	401a      	ands	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	005b      	lsls	r3, r3, #1
 8004c38:	2103      	movs	r1, #3
 8004c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3e:	43db      	mvns	r3, r3
 8004c40:	401a      	ands	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	3301      	adds	r3, #1
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	2b0f      	cmp	r3, #15
 8004c50:	f67f af22 	bls.w	8004a98 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004c54:	bf00      	nop
 8004c56:	371c      	adds	r7, #28
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	40013800 	.word	0x40013800
 8004c64:	40020000 	.word	0x40020000
 8004c68:	40020400 	.word	0x40020400
 8004c6c:	40020800 	.word	0x40020800
 8004c70:	40020c00 	.word	0x40020c00
 8004c74:	40021000 	.word	0x40021000
 8004c78:	40021400 	.word	0x40021400
 8004c7c:	40021800 	.word	0x40021800
 8004c80:	40021c00 	.word	0x40021c00
 8004c84:	40022000 	.word	0x40022000
 8004c88:	40022400 	.word	0x40022400
 8004c8c:	40013c00 	.word	0x40013c00

08004c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	460b      	mov	r3, r1
 8004c9a:	807b      	strh	r3, [r7, #2]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ca0:	787b      	ldrb	r3, [r7, #1]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ca6:	887a      	ldrh	r2, [r7, #2]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cac:	e003      	b.n	8004cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cae:	887b      	ldrh	r3, [r7, #2]
 8004cb0:	041a      	lsls	r2, r3, #16
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	619a      	str	r2, [r3, #24]
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b086      	sub	sp, #24
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f005 fc67 	bl	800a5ac <USB_GetMode>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	f040 80ef 	bne.w	8004ec4 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f005 fc4b 	bl	800a586 <USB_ReadInterrupts>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80e5 	beq.w	8004ec2 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f005 fc42 	bl	800a586 <USB_ReadInterrupts>
 8004d02:	4603      	mov	r3, r0
 8004d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d0c:	d104      	bne.n	8004d18 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004d16:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f005 fc32 	bl	800a586 <USB_ReadInterrupts>
 8004d22:	4603      	mov	r3, r0
 8004d24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2c:	d104      	bne.n	8004d38 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d36:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f005 fc22 	bl	800a586 <USB_ReadInterrupts>
 8004d42:	4603      	mov	r3, r0
 8004d44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004d48:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d4c:	d104      	bne.n	8004d58 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004d56:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f005 fc12 	bl	800a586 <USB_ReadInterrupts>
 8004d62:	4603      	mov	r3, r0
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d103      	bne.n	8004d74 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	2202      	movs	r2, #2
 8004d72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f005 fc04 	bl	800a586 <USB_ReadInterrupts>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d88:	d115      	bne.n	8004db6 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004d92:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0301 	and.w	r3, r3, #1
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d108      	bne.n	8004db6 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f006 ff29 	bl	800bbfc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2101      	movs	r1, #1
 8004db0:	4618      	mov	r0, r3
 8004db2:	f005 fc09 	bl	800a5c8 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f005 fbe3 	bl	800a586 <USB_ReadInterrupts>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dc6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dca:	d102      	bne.n	8004dd2 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f001 f8ef 	bl	8005fb0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f005 fbd5 	bl	800a586 <USB_ReadInterrupts>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	f003 0308 	and.w	r3, r3, #8
 8004de2:	2b08      	cmp	r3, #8
 8004de4:	d106      	bne.n	8004df4 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f006 feec 	bl	800bbc4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2208      	movs	r2, #8
 8004df2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f005 fbc4 	bl	800a586 <USB_ReadInterrupts>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e04:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e08:	d138      	bne.n	8004e7c <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f005 fc14 	bl	800a63c <USB_HC_ReadInterrupt>
 8004e14:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004e16:	2300      	movs	r3, #0
 8004e18:	617b      	str	r3, [r7, #20]
 8004e1a:	e025      	b.n	8004e68 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	68ba      	ldr	r2, [r7, #8]
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d018      	beq.n	8004e62 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e46:	d106      	bne.n	8004e56 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 f858 	bl	8004f04 <HCD_HC_IN_IRQHandler>
 8004e54:	e005      	b.n	8004e62 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fc86 	bl	800576e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	3301      	adds	r3, #1
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d3d4      	bcc.n	8004e1c <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4618      	mov	r0, r3
 8004e82:	f005 fb80 	bl	800a586 <USB_ReadInterrupts>
 8004e86:	4603      	mov	r3, r0
 8004e88:	f003 0310 	and.w	r3, r3, #16
 8004e8c:	2b10      	cmp	r3, #16
 8004e8e:	d101      	bne.n	8004e94 <HAL_HCD_IRQHandler+0x1d2>
 8004e90:	2301      	movs	r3, #1
 8004e92:	e000      	b.n	8004e96 <HAL_HCD_IRQHandler+0x1d4>
 8004e94:	2300      	movs	r3, #0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d014      	beq.n	8004ec4 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699a      	ldr	r2, [r3, #24]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0210 	bic.w	r2, r2, #16
 8004ea8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 ffd4 	bl	8005e58 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0210 	orr.w	r2, r2, #16
 8004ebe:	619a      	str	r2, [r3, #24]
 8004ec0:	e000      	b.n	8004ec4 <HAL_HCD_IRQHandler+0x202>
      return;
 8004ec2:	bf00      	nop
    }
  }
}
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b082      	sub	sp, #8
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <HAL_HCD_Stop+0x16>
 8004edc:	2302      	movs	r3, #2
 8004ede:	e00d      	b.n	8004efc <HAL_HCD_Stop+0x32>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f005 fcb5 	bl	800a85c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b086      	sub	sp, #24
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004f1a:	78fb      	ldrb	r3, [r7, #3]
 8004f1c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	015a      	lsls	r2, r3, #5
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4413      	add	r3, r2
 8004f26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b04      	cmp	r3, #4
 8004f32:	d119      	bne.n	8004f68 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f40:	461a      	mov	r2, r3
 8004f42:	2304      	movs	r3, #4
 8004f44:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	015a      	lsls	r2, r3, #5
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	0151      	lsls	r1, r2, #5
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	440a      	add	r2, r1
 8004f5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f60:	f043 0302 	orr.w	r3, r3, #2
 8004f64:	60d3      	str	r3, [r2, #12]
 8004f66:	e0ce      	b.n	8005106 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	015a      	lsls	r2, r3, #5
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	4413      	add	r3, r2
 8004f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f7e:	d12c      	bne.n	8004fda <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	015a      	lsls	r2, r3, #5
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	4413      	add	r3, r2
 8004f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f92:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4413      	add	r3, r2
 8004f9e:	00db      	lsls	r3, r3, #3
 8004fa0:	440b      	add	r3, r1
 8004fa2:	335d      	adds	r3, #93	; 0x5d
 8004fa4:	2207      	movs	r2, #7
 8004fa6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	68fa      	ldr	r2, [r7, #12]
 8004fb8:	0151      	lsls	r1, r2, #5
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	440a      	add	r2, r1
 8004fbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fc2:	f043 0302 	orr.w	r3, r3, #2
 8004fc6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	4611      	mov	r1, r2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f005 fb43 	bl	800a65e <USB_HC_Halt>
 8004fd8:	e095      	b.n	8005106 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	015a      	lsls	r2, r3, #5
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	d109      	bne.n	8005004 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	2320      	movs	r3, #32
 8005000:	6093      	str	r3, [r2, #8]
 8005002:	e080      	b.n	8005106 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	4413      	add	r3, r2
 800500c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f003 0308 	and.w	r3, r3, #8
 8005016:	2b08      	cmp	r3, #8
 8005018:	d134      	bne.n	8005084 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	015a      	lsls	r2, r3, #5
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4413      	add	r3, r2
 8005022:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	0151      	lsls	r1, r2, #5
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	440a      	add	r2, r1
 8005030:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005034:	f043 0302 	orr.w	r3, r3, #2
 8005038:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800503a:	6879      	ldr	r1, [r7, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	440b      	add	r3, r1
 8005048:	335d      	adds	r3, #93	; 0x5d
 800504a:	2205      	movs	r2, #5
 800504c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	015a      	lsls	r2, r3, #5
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4413      	add	r3, r2
 8005056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800505a:	461a      	mov	r2, r3
 800505c:	2310      	movs	r3, #16
 800505e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	015a      	lsls	r2, r3, #5
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	4413      	add	r3, r2
 8005068:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800506c:	461a      	mov	r2, r3
 800506e:	2308      	movs	r3, #8
 8005070:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	4611      	mov	r1, r2
 800507c:	4618      	mov	r0, r3
 800507e:	f005 faee 	bl	800a65e <USB_HC_Halt>
 8005082:	e040      	b.n	8005106 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	4413      	add	r3, r2
 800508c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800509a:	d134      	bne.n	8005106 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	0151      	lsls	r1, r2, #5
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	440a      	add	r2, r1
 80050b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050b6:	f043 0302 	orr.w	r3, r3, #2
 80050ba:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	4611      	mov	r1, r2
 80050c6:	4618      	mov	r0, r3
 80050c8:	f005 fac9 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d8:	461a      	mov	r2, r3
 80050da:	2310      	movs	r3, #16
 80050dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4613      	mov	r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	00db      	lsls	r3, r3, #3
 80050ea:	440b      	add	r3, r1
 80050ec:	335d      	adds	r3, #93	; 0x5d
 80050ee:	2208      	movs	r2, #8
 80050f0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	015a      	lsls	r2, r3, #5
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050fe:	461a      	mov	r2, r3
 8005100:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005104:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	015a      	lsls	r2, r3, #5
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4413      	add	r3, r2
 800510e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005118:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800511c:	d122      	bne.n	8005164 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	015a      	lsls	r2, r3, #5
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	4413      	add	r3, r2
 8005126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	0151      	lsls	r1, r2, #5
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	440a      	add	r2, r1
 8005134:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005138:	f043 0302 	orr.w	r3, r3, #2
 800513c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	4611      	mov	r1, r2
 8005148:	4618      	mov	r0, r3
 800514a:	f005 fa88 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	015a      	lsls	r2, r3, #5
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	4413      	add	r3, r2
 8005156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800515a:	461a      	mov	r2, r3
 800515c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005160:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005162:	e300      	b.n	8005766 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	015a      	lsls	r2, r3, #5
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	4413      	add	r3, r2
 800516c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b01      	cmp	r3, #1
 8005178:	f040 80fd 	bne.w	8005376 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d01b      	beq.n	80051bc <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8005184:	6879      	ldr	r1, [r7, #4]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	4613      	mov	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4413      	add	r3, r2
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	440b      	add	r3, r1
 8005192:	3348      	adds	r3, #72	; 0x48
 8005194:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	0159      	lsls	r1, r3, #5
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	440b      	add	r3, r1
 800519e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80051a8:	1ad1      	subs	r1, r2, r3
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4613      	mov	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	00db      	lsls	r3, r3, #3
 80051b6:	4403      	add	r3, r0
 80051b8:	334c      	adds	r3, #76	; 0x4c
 80051ba:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	4613      	mov	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	4413      	add	r3, r2
 80051c6:	00db      	lsls	r3, r3, #3
 80051c8:	440b      	add	r3, r1
 80051ca:	335d      	adds	r3, #93	; 0x5d
 80051cc:	2201      	movs	r2, #1
 80051ce:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80051d0:	6879      	ldr	r1, [r7, #4]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4613      	mov	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	440b      	add	r3, r1
 80051de:	3358      	adds	r3, #88	; 0x58
 80051e0:	2200      	movs	r2, #0
 80051e2:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051f0:	461a      	mov	r2, r3
 80051f2:	2301      	movs	r3, #1
 80051f4:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	68fa      	ldr	r2, [r7, #12]
 80051fa:	4613      	mov	r3, r2
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	440b      	add	r3, r1
 8005204:	333f      	adds	r3, #63	; 0x3f
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00a      	beq.n	8005222 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800520c:	6879      	ldr	r1, [r7, #4]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4613      	mov	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	440b      	add	r3, r1
 800521a:	333f      	adds	r3, #63	; 0x3f
 800521c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800521e:	2b02      	cmp	r3, #2
 8005220:	d121      	bne.n	8005266 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	4413      	add	r3, r2
 800522a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	68fa      	ldr	r2, [r7, #12]
 8005232:	0151      	lsls	r1, r2, #5
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	440a      	add	r2, r1
 8005238:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800523c:	f043 0302 	orr.w	r3, r3, #2
 8005240:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	4611      	mov	r1, r2
 800524c:	4618      	mov	r0, r3
 800524e:	f005 fa06 	bl	800a65e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	4413      	add	r3, r2
 800525a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800525e:	461a      	mov	r2, r3
 8005260:	2310      	movs	r3, #16
 8005262:	6093      	str	r3, [r2, #8]
 8005264:	e070      	b.n	8005348 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005266:	6879      	ldr	r1, [r7, #4]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	00db      	lsls	r3, r3, #3
 8005272:	440b      	add	r3, r1
 8005274:	333f      	adds	r3, #63	; 0x3f
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	2b03      	cmp	r3, #3
 800527a:	d12a      	bne.n	80052d2 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	015a      	lsls	r2, r3, #5
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	4413      	add	r3, r2
 8005284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	0151      	lsls	r1, r2, #5
 800528e:	693a      	ldr	r2, [r7, #16]
 8005290:	440a      	add	r2, r1
 8005292:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005296:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800529a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	4613      	mov	r3, r2
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	4413      	add	r3, r2
 80052a6:	00db      	lsls	r3, r3, #3
 80052a8:	440b      	add	r3, r1
 80052aa:	335c      	adds	r3, #92	; 0x5c
 80052ac:	2201      	movs	r2, #1
 80052ae:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	b2d8      	uxtb	r0, r3
 80052b4:	6879      	ldr	r1, [r7, #4]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	4613      	mov	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	440b      	add	r3, r1
 80052c2:	335c      	adds	r3, #92	; 0x5c
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	461a      	mov	r2, r3
 80052c8:	4601      	mov	r1, r0
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f006 fca4 	bl	800bc18 <HAL_HCD_HC_NotifyURBChange_Callback>
 80052d0:	e03a      	b.n	8005348 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80052d2:	6879      	ldr	r1, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4613      	mov	r3, r2
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	440b      	add	r3, r1
 80052e0:	333f      	adds	r3, #63	; 0x3f
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d12f      	bne.n	8005348 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	4613      	mov	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	440b      	add	r3, r1
 80052f6:	335c      	adds	r3, #92	; 0x5c
 80052f8:	2201      	movs	r2, #1
 80052fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80052fc:	6879      	ldr	r1, [r7, #4]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4613      	mov	r3, r2
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	4413      	add	r3, r2
 8005306:	00db      	lsls	r3, r3, #3
 8005308:	440b      	add	r3, r1
 800530a:	3350      	adds	r3, #80	; 0x50
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	f083 0301 	eor.w	r3, r3, #1
 8005312:	b2d8      	uxtb	r0, r3
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4613      	mov	r3, r2
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	00db      	lsls	r3, r3, #3
 8005320:	440b      	add	r3, r1
 8005322:	3350      	adds	r3, #80	; 0x50
 8005324:	4602      	mov	r2, r0
 8005326:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	b2d8      	uxtb	r0, r3
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4613      	mov	r3, r2
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4413      	add	r3, r2
 8005336:	00db      	lsls	r3, r3, #3
 8005338:	440b      	add	r3, r1
 800533a:	335c      	adds	r3, #92	; 0x5c
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	461a      	mov	r2, r3
 8005340:	4601      	mov	r1, r0
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f006 fc68 	bl	800bc18 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005348:	6879      	ldr	r1, [r7, #4]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	440b      	add	r3, r1
 8005356:	3350      	adds	r3, #80	; 0x50
 8005358:	781b      	ldrb	r3, [r3, #0]
 800535a:	f083 0301 	eor.w	r3, r3, #1
 800535e:	b2d8      	uxtb	r0, r3
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	440b      	add	r3, r1
 800536e:	3350      	adds	r3, #80	; 0x50
 8005370:	4602      	mov	r2, r0
 8005372:	701a      	strb	r2, [r3, #0]
}
 8005374:	e1f7      	b.n	8005766 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	4413      	add	r3, r2
 800537e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b02      	cmp	r3, #2
 800538a:	f040 811a 	bne.w	80055c2 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	015a      	lsls	r2, r3, #5
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	4413      	add	r3, r2
 8005396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	0151      	lsls	r1, r2, #5
 80053a0:	693a      	ldr	r2, [r7, #16]
 80053a2:	440a      	add	r2, r1
 80053a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053a8:	f023 0302 	bic.w	r3, r3, #2
 80053ac:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	00db      	lsls	r3, r3, #3
 80053ba:	440b      	add	r3, r1
 80053bc:	335d      	adds	r3, #93	; 0x5d
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d10a      	bne.n	80053da <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80053c4:	6879      	ldr	r1, [r7, #4]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	440b      	add	r3, r1
 80053d2:	335c      	adds	r3, #92	; 0x5c
 80053d4:	2201      	movs	r2, #1
 80053d6:	701a      	strb	r2, [r3, #0]
 80053d8:	e0d9      	b.n	800558e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80053da:	6879      	ldr	r1, [r7, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	4613      	mov	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	4413      	add	r3, r2
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	440b      	add	r3, r1
 80053e8:	335d      	adds	r3, #93	; 0x5d
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	2b05      	cmp	r3, #5
 80053ee:	d10a      	bne.n	8005406 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80053f0:	6879      	ldr	r1, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	440b      	add	r3, r1
 80053fe:	335c      	adds	r3, #92	; 0x5c
 8005400:	2205      	movs	r2, #5
 8005402:	701a      	strb	r2, [r3, #0]
 8005404:	e0c3      	b.n	800558e <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005406:	6879      	ldr	r1, [r7, #4]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	4613      	mov	r3, r2
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	4413      	add	r3, r2
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	440b      	add	r3, r1
 8005414:	335d      	adds	r3, #93	; 0x5d
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	2b06      	cmp	r3, #6
 800541a:	d00a      	beq.n	8005432 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4613      	mov	r3, r2
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	335d      	adds	r3, #93	; 0x5d
 800542c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800542e:	2b08      	cmp	r3, #8
 8005430:	d156      	bne.n	80054e0 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8005432:	6879      	ldr	r1, [r7, #4]
 8005434:	68fa      	ldr	r2, [r7, #12]
 8005436:	4613      	mov	r3, r2
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4413      	add	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	440b      	add	r3, r1
 8005440:	3358      	adds	r3, #88	; 0x58
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	1c59      	adds	r1, r3, #1
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	4613      	mov	r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	00db      	lsls	r3, r3, #3
 8005452:	4403      	add	r3, r0
 8005454:	3358      	adds	r3, #88	; 0x58
 8005456:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4613      	mov	r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	440b      	add	r3, r1
 8005466:	3358      	adds	r3, #88	; 0x58
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2b03      	cmp	r3, #3
 800546c:	d914      	bls.n	8005498 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	4613      	mov	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	00db      	lsls	r3, r3, #3
 800547a:	440b      	add	r3, r1
 800547c:	3358      	adds	r3, #88	; 0x58
 800547e:	2200      	movs	r2, #0
 8005480:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005482:	6879      	ldr	r1, [r7, #4]
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	4613      	mov	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	4413      	add	r3, r2
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	440b      	add	r3, r1
 8005490:	335c      	adds	r3, #92	; 0x5c
 8005492:	2204      	movs	r2, #4
 8005494:	701a      	strb	r2, [r3, #0]
 8005496:	e009      	b.n	80054ac <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005498:	6879      	ldr	r1, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	4613      	mov	r3, r2
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	440b      	add	r3, r1
 80054a6:	335c      	adds	r3, #92	; 0x5c
 80054a8:	2202      	movs	r2, #2
 80054aa:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4413      	add	r3, r2
 80054b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054c2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054ca:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	015a      	lsls	r2, r3, #5
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	4413      	add	r3, r2
 80054d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054d8:	461a      	mov	r2, r3
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	e056      	b.n	800558e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4613      	mov	r3, r2
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	4413      	add	r3, r2
 80054ea:	00db      	lsls	r3, r3, #3
 80054ec:	440b      	add	r3, r1
 80054ee:	335d      	adds	r3, #93	; 0x5d
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	2b03      	cmp	r3, #3
 80054f4:	d123      	bne.n	800553e <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	4613      	mov	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	440b      	add	r3, r1
 8005504:	335c      	adds	r3, #92	; 0x5c
 8005506:	2202      	movs	r2, #2
 8005508:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	015a      	lsls	r2, r3, #5
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4413      	add	r3, r2
 8005512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005520:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005528:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	4413      	add	r3, r2
 8005532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005536:	461a      	mov	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	6013      	str	r3, [r2, #0]
 800553c:	e027      	b.n	800558e <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4613      	mov	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	440b      	add	r3, r1
 800554c:	335d      	adds	r3, #93	; 0x5d
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	2b07      	cmp	r3, #7
 8005552:	d11c      	bne.n	800558e <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8005554:	6879      	ldr	r1, [r7, #4]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	4613      	mov	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4413      	add	r3, r2
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	440b      	add	r3, r1
 8005562:	3358      	adds	r3, #88	; 0x58
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	1c59      	adds	r1, r3, #1
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	4403      	add	r3, r0
 8005576:	3358      	adds	r3, #88	; 0x58
 8005578:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800557a:	6879      	ldr	r1, [r7, #4]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4613      	mov	r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	00db      	lsls	r3, r3, #3
 8005586:	440b      	add	r3, r1
 8005588:	335c      	adds	r3, #92	; 0x5c
 800558a:	2204      	movs	r2, #4
 800558c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	015a      	lsls	r2, r3, #5
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	4413      	add	r3, r2
 8005596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800559a:	461a      	mov	r2, r3
 800559c:	2302      	movs	r3, #2
 800559e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	b2d8      	uxtb	r0, r3
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4613      	mov	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4413      	add	r3, r2
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	440b      	add	r3, r1
 80055b2:	335c      	adds	r3, #92	; 0x5c
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	461a      	mov	r2, r3
 80055b8:	4601      	mov	r1, r0
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f006 fb2c 	bl	800bc18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80055c0:	e0d1      	b.n	8005766 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d4:	2b80      	cmp	r3, #128	; 0x80
 80055d6:	d13e      	bne.n	8005656 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	015a      	lsls	r2, r3, #5
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	4413      	add	r3, r2
 80055e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	0151      	lsls	r1, r2, #5
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	440a      	add	r2, r1
 80055ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055f2:	f043 0302 	orr.w	r3, r3, #2
 80055f6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80055f8:	6879      	ldr	r1, [r7, #4]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	440b      	add	r3, r1
 8005606:	3358      	adds	r3, #88	; 0x58
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	1c59      	adds	r1, r3, #1
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	4613      	mov	r3, r2
 8005612:	009b      	lsls	r3, r3, #2
 8005614:	4413      	add	r3, r2
 8005616:	00db      	lsls	r3, r3, #3
 8005618:	4403      	add	r3, r0
 800561a:	3358      	adds	r3, #88	; 0x58
 800561c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	68fa      	ldr	r2, [r7, #12]
 8005622:	4613      	mov	r3, r2
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	4413      	add	r3, r2
 8005628:	00db      	lsls	r3, r3, #3
 800562a:	440b      	add	r3, r1
 800562c:	335d      	adds	r3, #93	; 0x5d
 800562e:	2206      	movs	r2, #6
 8005630:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	b2d2      	uxtb	r2, r2
 800563a:	4611      	mov	r1, r2
 800563c:	4618      	mov	r0, r3
 800563e:	f005 f80e 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564e:	461a      	mov	r2, r3
 8005650:	2380      	movs	r3, #128	; 0x80
 8005652:	6093      	str	r3, [r2, #8]
}
 8005654:	e087      	b.n	8005766 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	015a      	lsls	r2, r3, #5
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	4413      	add	r3, r2
 800565e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 0310 	and.w	r3, r3, #16
 8005668:	2b10      	cmp	r3, #16
 800566a:	d17c      	bne.n	8005766 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800566c:	6879      	ldr	r1, [r7, #4]
 800566e:	68fa      	ldr	r2, [r7, #12]
 8005670:	4613      	mov	r3, r2
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	4413      	add	r3, r2
 8005676:	00db      	lsls	r3, r3, #3
 8005678:	440b      	add	r3, r1
 800567a:	333f      	adds	r3, #63	; 0x3f
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	2b03      	cmp	r3, #3
 8005680:	d122      	bne.n	80056c8 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005682:	6879      	ldr	r1, [r7, #4]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	4613      	mov	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	00db      	lsls	r3, r3, #3
 800568e:	440b      	add	r3, r1
 8005690:	3358      	adds	r3, #88	; 0x58
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	4413      	add	r3, r2
 800569e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	0151      	lsls	r1, r2, #5
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	440a      	add	r2, r1
 80056ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056b0:	f043 0302 	orr.w	r3, r3, #2
 80056b4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	b2d2      	uxtb	r2, r2
 80056be:	4611      	mov	r1, r2
 80056c0:	4618      	mov	r0, r3
 80056c2:	f004 ffcc 	bl	800a65e <USB_HC_Halt>
 80056c6:	e045      	b.n	8005754 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056c8:	6879      	ldr	r1, [r7, #4]
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4613      	mov	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	00db      	lsls	r3, r3, #3
 80056d4:	440b      	add	r3, r1
 80056d6:	333f      	adds	r3, #63	; 0x3f
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80056de:	6879      	ldr	r1, [r7, #4]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	4613      	mov	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	4413      	add	r3, r2
 80056e8:	00db      	lsls	r3, r3, #3
 80056ea:	440b      	add	r3, r1
 80056ec:	333f      	adds	r3, #63	; 0x3f
 80056ee:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d12f      	bne.n	8005754 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80056f4:	6879      	ldr	r1, [r7, #4]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	4613      	mov	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	440b      	add	r3, r1
 8005702:	3358      	adds	r3, #88	; 0x58
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d121      	bne.n	8005754 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	440b      	add	r3, r1
 800571e:	335d      	adds	r3, #93	; 0x5d
 8005720:	2203      	movs	r2, #3
 8005722:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	4413      	add	r3, r2
 800572c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	68fa      	ldr	r2, [r7, #12]
 8005734:	0151      	lsls	r1, r2, #5
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	440a      	add	r2, r1
 800573a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800573e:	f043 0302 	orr.w	r3, r3, #2
 8005742:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	4611      	mov	r1, r2
 800574e:	4618      	mov	r0, r3
 8005750:	f004 ff85 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	015a      	lsls	r2, r3, #5
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	4413      	add	r3, r2
 800575c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005760:	461a      	mov	r2, r3
 8005762:	2310      	movs	r3, #16
 8005764:	6093      	str	r3, [r2, #8]
}
 8005766:	bf00      	nop
 8005768:	3718      	adds	r7, #24
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	460b      	mov	r3, r1
 8005778:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005784:	78fb      	ldrb	r3, [r7, #3]
 8005786:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4413      	add	r3, r2
 8005790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 0304 	and.w	r3, r3, #4
 800579a:	2b04      	cmp	r3, #4
 800579c:	d119      	bne.n	80057d2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	015a      	lsls	r2, r3, #5
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4413      	add	r3, r2
 80057a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057aa:	461a      	mov	r2, r3
 80057ac:	2304      	movs	r3, #4
 80057ae:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	0151      	lsls	r1, r2, #5
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	440a      	add	r2, r1
 80057c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057ca:	f043 0302 	orr.w	r3, r3, #2
 80057ce:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80057d0:	e33e      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	015a      	lsls	r2, r3, #5
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	4413      	add	r3, r2
 80057da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f003 0320 	and.w	r3, r3, #32
 80057e4:	2b20      	cmp	r3, #32
 80057e6:	d141      	bne.n	800586c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057f4:	461a      	mov	r2, r3
 80057f6:	2320      	movs	r3, #32
 80057f8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	4613      	mov	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	00db      	lsls	r3, r3, #3
 8005806:	440b      	add	r3, r1
 8005808:	333d      	adds	r3, #61	; 0x3d
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b01      	cmp	r3, #1
 800580e:	f040 831f 	bne.w	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4613      	mov	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4413      	add	r3, r2
 800581c:	00db      	lsls	r3, r3, #3
 800581e:	440b      	add	r3, r1
 8005820:	333d      	adds	r3, #61	; 0x3d
 8005822:	2200      	movs	r2, #0
 8005824:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005826:	6879      	ldr	r1, [r7, #4]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4613      	mov	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	4413      	add	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	440b      	add	r3, r1
 8005834:	335c      	adds	r3, #92	; 0x5c
 8005836:	2202      	movs	r2, #2
 8005838:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	015a      	lsls	r2, r3, #5
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	4413      	add	r3, r2
 8005842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	0151      	lsls	r1, r2, #5
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	440a      	add	r2, r1
 8005850:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005854:	f043 0302 	orr.w	r3, r3, #2
 8005858:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	4611      	mov	r1, r2
 8005864:	4618      	mov	r0, r3
 8005866:	f004 fefa 	bl	800a65e <USB_HC_Halt>
}
 800586a:	e2f1      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	4413      	add	r3, r2
 8005874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800587e:	2b40      	cmp	r3, #64	; 0x40
 8005880:	d13f      	bne.n	8005902 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005882:	6879      	ldr	r1, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	440b      	add	r3, r1
 8005890:	335d      	adds	r3, #93	; 0x5d
 8005892:	2204      	movs	r2, #4
 8005894:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	4613      	mov	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4413      	add	r3, r2
 80058a0:	00db      	lsls	r3, r3, #3
 80058a2:	440b      	add	r3, r1
 80058a4:	333d      	adds	r3, #61	; 0x3d
 80058a6:	2201      	movs	r2, #1
 80058a8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4613      	mov	r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	4413      	add	r3, r2
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	440b      	add	r3, r1
 80058b8:	3358      	adds	r3, #88	; 0x58
 80058ba:	2200      	movs	r2, #0
 80058bc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	015a      	lsls	r2, r3, #5
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	4413      	add	r3, r2
 80058c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	0151      	lsls	r1, r2, #5
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	440a      	add	r2, r1
 80058d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058d8:	f043 0302 	orr.w	r3, r3, #2
 80058dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	4611      	mov	r1, r2
 80058e8:	4618      	mov	r0, r3
 80058ea:	f004 feb8 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	015a      	lsls	r2, r3, #5
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	4413      	add	r3, r2
 80058f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058fa:	461a      	mov	r2, r3
 80058fc:	2340      	movs	r3, #64	; 0x40
 80058fe:	6093      	str	r3, [r2, #8]
}
 8005900:	e2a6      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	015a      	lsls	r2, r3, #5
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	4413      	add	r3, r2
 800590a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005918:	d122      	bne.n	8005960 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4413      	add	r3, r2
 8005922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	0151      	lsls	r1, r2, #5
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	440a      	add	r2, r1
 8005930:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005934:	f043 0302 	orr.w	r3, r3, #2
 8005938:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	b2d2      	uxtb	r2, r2
 8005942:	4611      	mov	r1, r2
 8005944:	4618      	mov	r0, r3
 8005946:	f004 fe8a 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	015a      	lsls	r2, r3, #5
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	4413      	add	r3, r2
 8005952:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005956:	461a      	mov	r2, r3
 8005958:	f44f 7300 	mov.w	r3, #512	; 0x200
 800595c:	6093      	str	r3, [r2, #8]
}
 800595e:	e277      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	015a      	lsls	r2, r3, #5
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	4413      	add	r3, r2
 8005968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b01      	cmp	r3, #1
 8005974:	d135      	bne.n	80059e2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	4613      	mov	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	440b      	add	r3, r1
 8005984:	3358      	adds	r3, #88	; 0x58
 8005986:	2200      	movs	r2, #0
 8005988:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	015a      	lsls	r2, r3, #5
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	4413      	add	r3, r2
 8005992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	0151      	lsls	r1, r2, #5
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	440a      	add	r2, r1
 80059a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059a4:	f043 0302 	orr.w	r3, r3, #2
 80059a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	b2d2      	uxtb	r2, r2
 80059b2:	4611      	mov	r1, r2
 80059b4:	4618      	mov	r0, r3
 80059b6:	f004 fe52 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059c6:	461a      	mov	r2, r3
 80059c8:	2301      	movs	r3, #1
 80059ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	440b      	add	r3, r1
 80059da:	335d      	adds	r3, #93	; 0x5d
 80059dc:	2201      	movs	r2, #1
 80059de:	701a      	strb	r2, [r3, #0]
}
 80059e0:	e236      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	015a      	lsls	r2, r3, #5
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	4413      	add	r3, r2
 80059ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	f003 0308 	and.w	r3, r3, #8
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d12b      	bne.n	8005a50 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	015a      	lsls	r2, r3, #5
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	4413      	add	r3, r2
 8005a00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a04:	461a      	mov	r2, r3
 8005a06:	2308      	movs	r3, #8
 8005a08:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	015a      	lsls	r2, r3, #5
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	4413      	add	r3, r2
 8005a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	68fa      	ldr	r2, [r7, #12]
 8005a1a:	0151      	lsls	r1, r2, #5
 8005a1c:	693a      	ldr	r2, [r7, #16]
 8005a1e:	440a      	add	r2, r1
 8005a20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a24:	f043 0302 	orr.w	r3, r3, #2
 8005a28:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	4611      	mov	r1, r2
 8005a34:	4618      	mov	r0, r3
 8005a36:	f004 fe12 	bl	800a65e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	00db      	lsls	r3, r3, #3
 8005a46:	440b      	add	r3, r1
 8005a48:	335d      	adds	r3, #93	; 0x5d
 8005a4a:	2205      	movs	r2, #5
 8005a4c:	701a      	strb	r2, [r3, #0]
}
 8005a4e:	e1ff      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d155      	bne.n	8005b12 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005a66:	6879      	ldr	r1, [r7, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	4413      	add	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	440b      	add	r3, r1
 8005a74:	3358      	adds	r3, #88	; 0x58
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	4413      	add	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	440b      	add	r3, r1
 8005a88:	335d      	adds	r3, #93	; 0x5d
 8005a8a:	2203      	movs	r2, #3
 8005a8c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8005a8e:	6879      	ldr	r1, [r7, #4]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4613      	mov	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4413      	add	r3, r2
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	440b      	add	r3, r1
 8005a9c:	333d      	adds	r3, #61	; 0x3d
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d114      	bne.n	8005ace <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8005aa4:	6879      	ldr	r1, [r7, #4]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	440b      	add	r3, r1
 8005ab2:	333c      	adds	r3, #60	; 0x3c
 8005ab4:	781b      	ldrb	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d109      	bne.n	8005ace <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8005aba:	6879      	ldr	r1, [r7, #4]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	440b      	add	r3, r1
 8005ac8:	333d      	adds	r3, #61	; 0x3d
 8005aca:	2201      	movs	r2, #1
 8005acc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	015a      	lsls	r2, r3, #5
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	0151      	lsls	r1, r2, #5
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	440a      	add	r2, r1
 8005ae4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ae8:	f043 0302 	orr.w	r3, r3, #2
 8005aec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	b2d2      	uxtb	r2, r2
 8005af6:	4611      	mov	r1, r2
 8005af8:	4618      	mov	r0, r3
 8005afa:	f004 fdb0 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	015a      	lsls	r2, r3, #5
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	4413      	add	r3, r2
 8005b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	2310      	movs	r3, #16
 8005b0e:	6093      	str	r3, [r2, #8]
}
 8005b10:	e19e      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	015a      	lsls	r2, r3, #5
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	4413      	add	r3, r2
 8005b1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b24:	2b80      	cmp	r3, #128	; 0x80
 8005b26:	d12b      	bne.n	8005b80 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	015a      	lsls	r2, r3, #5
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	4413      	add	r3, r2
 8005b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	0151      	lsls	r1, r2, #5
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	440a      	add	r2, r1
 8005b3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b42:	f043 0302 	orr.w	r3, r3, #2
 8005b46:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	4611      	mov	r1, r2
 8005b52:	4618      	mov	r0, r3
 8005b54:	f004 fd83 	bl	800a65e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	440b      	add	r3, r1
 8005b66:	335d      	adds	r3, #93	; 0x5d
 8005b68:	2206      	movs	r2, #6
 8005b6a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	015a      	lsls	r2, r3, #5
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	4413      	add	r3, r2
 8005b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b78:	461a      	mov	r2, r3
 8005b7a:	2380      	movs	r3, #128	; 0x80
 8005b7c:	6093      	str	r3, [r2, #8]
}
 8005b7e:	e167      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b96:	d135      	bne.n	8005c04 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	0151      	lsls	r1, r2, #5
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	440a      	add	r2, r1
 8005bae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bb2:	f043 0302 	orr.w	r3, r3, #2
 8005bb6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f004 fd4b 	bl	800a65e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	2310      	movs	r3, #16
 8005bd8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	015a      	lsls	r2, r3, #5
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	4413      	add	r3, r2
 8005be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be6:	461a      	mov	r2, r3
 8005be8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005bee:	6879      	ldr	r1, [r7, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	440b      	add	r3, r1
 8005bfc:	335d      	adds	r3, #93	; 0x5d
 8005bfe:	2208      	movs	r2, #8
 8005c00:	701a      	strb	r2, [r3, #0]
}
 8005c02:	e125      	b.n	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	f040 811a 	bne.w	8005e50 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	015a      	lsls	r2, r3, #5
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	4413      	add	r3, r2
 8005c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	0151      	lsls	r1, r2, #5
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	440a      	add	r2, r1
 8005c32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c36:	f023 0302 	bic.w	r3, r3, #2
 8005c3a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005c3c:	6879      	ldr	r1, [r7, #4]
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	4613      	mov	r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	4413      	add	r3, r2
 8005c46:	00db      	lsls	r3, r3, #3
 8005c48:	440b      	add	r3, r1
 8005c4a:	335d      	adds	r3, #93	; 0x5d
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d137      	bne.n	8005cc2 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005c52:	6879      	ldr	r1, [r7, #4]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4613      	mov	r3, r2
 8005c58:	009b      	lsls	r3, r3, #2
 8005c5a:	4413      	add	r3, r2
 8005c5c:	00db      	lsls	r3, r3, #3
 8005c5e:	440b      	add	r3, r1
 8005c60:	335c      	adds	r3, #92	; 0x5c
 8005c62:	2201      	movs	r2, #1
 8005c64:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	4613      	mov	r3, r2
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4413      	add	r3, r2
 8005c70:	00db      	lsls	r3, r3, #3
 8005c72:	440b      	add	r3, r1
 8005c74:	333f      	adds	r3, #63	; 0x3f
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d00b      	beq.n	8005c94 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4613      	mov	r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	440b      	add	r3, r1
 8005c8a:	333f      	adds	r3, #63	; 0x3f
 8005c8c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005c8e:	2b03      	cmp	r3, #3
 8005c90:	f040 80c5 	bne.w	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005c94:	6879      	ldr	r1, [r7, #4]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	00db      	lsls	r3, r3, #3
 8005ca0:	440b      	add	r3, r1
 8005ca2:	3351      	adds	r3, #81	; 0x51
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	f083 0301 	eor.w	r3, r3, #1
 8005caa:	b2d8      	uxtb	r0, r3
 8005cac:	6879      	ldr	r1, [r7, #4]
 8005cae:	68fa      	ldr	r2, [r7, #12]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	00db      	lsls	r3, r3, #3
 8005cb8:	440b      	add	r3, r1
 8005cba:	3351      	adds	r3, #81	; 0x51
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	701a      	strb	r2, [r3, #0]
 8005cc0:	e0ad      	b.n	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005cc2:	6879      	ldr	r1, [r7, #4]
 8005cc4:	68fa      	ldr	r2, [r7, #12]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	00db      	lsls	r3, r3, #3
 8005cce:	440b      	add	r3, r1
 8005cd0:	335d      	adds	r3, #93	; 0x5d
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d10a      	bne.n	8005cee <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005cd8:	6879      	ldr	r1, [r7, #4]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	00db      	lsls	r3, r3, #3
 8005ce4:	440b      	add	r3, r1
 8005ce6:	335c      	adds	r3, #92	; 0x5c
 8005ce8:	2202      	movs	r2, #2
 8005cea:	701a      	strb	r2, [r3, #0]
 8005cec:	e097      	b.n	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005cee:	6879      	ldr	r1, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	4413      	add	r3, r2
 8005cf8:	00db      	lsls	r3, r3, #3
 8005cfa:	440b      	add	r3, r1
 8005cfc:	335d      	adds	r3, #93	; 0x5d
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	2b04      	cmp	r3, #4
 8005d02:	d10a      	bne.n	8005d1a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	440b      	add	r3, r1
 8005d12:	335c      	adds	r3, #92	; 0x5c
 8005d14:	2202      	movs	r2, #2
 8005d16:	701a      	strb	r2, [r3, #0]
 8005d18:	e081      	b.n	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005d1a:	6879      	ldr	r1, [r7, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4413      	add	r3, r2
 8005d24:	00db      	lsls	r3, r3, #3
 8005d26:	440b      	add	r3, r1
 8005d28:	335d      	adds	r3, #93	; 0x5d
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	2b05      	cmp	r3, #5
 8005d2e:	d10a      	bne.n	8005d46 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	440b      	add	r3, r1
 8005d3e:	335c      	adds	r3, #92	; 0x5c
 8005d40:	2205      	movs	r2, #5
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	e06b      	b.n	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	440b      	add	r3, r1
 8005d54:	335d      	adds	r3, #93	; 0x5d
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	2b06      	cmp	r3, #6
 8005d5a:	d00a      	beq.n	8005d72 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	4613      	mov	r3, r2
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	440b      	add	r3, r1
 8005d6a:	335d      	adds	r3, #93	; 0x5d
 8005d6c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d155      	bne.n	8005e1e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	4613      	mov	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	440b      	add	r3, r1
 8005d80:	3358      	adds	r3, #88	; 0x58
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	1c59      	adds	r1, r3, #1
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	00db      	lsls	r3, r3, #3
 8005d92:	4403      	add	r3, r0
 8005d94:	3358      	adds	r3, #88	; 0x58
 8005d96:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005d98:	6879      	ldr	r1, [r7, #4]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	440b      	add	r3, r1
 8005da6:	3358      	adds	r3, #88	; 0x58
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b03      	cmp	r3, #3
 8005dac:	d914      	bls.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005dae:	6879      	ldr	r1, [r7, #4]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	4613      	mov	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4413      	add	r3, r2
 8005db8:	00db      	lsls	r3, r3, #3
 8005dba:	440b      	add	r3, r1
 8005dbc:	3358      	adds	r3, #88	; 0x58
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005dc2:	6879      	ldr	r1, [r7, #4]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	00db      	lsls	r3, r3, #3
 8005dce:	440b      	add	r3, r1
 8005dd0:	335c      	adds	r3, #92	; 0x5c
 8005dd2:	2204      	movs	r2, #4
 8005dd4:	701a      	strb	r2, [r3, #0]
 8005dd6:	e009      	b.n	8005dec <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005dd8:	6879      	ldr	r1, [r7, #4]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4413      	add	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	440b      	add	r3, r1
 8005de6:	335c      	adds	r3, #92	; 0x5c
 8005de8:	2202      	movs	r2, #2
 8005dea:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	015a      	lsls	r2, r3, #5
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005e02:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e0a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	015a      	lsls	r2, r3, #5
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	4413      	add	r3, r2
 8005e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e18:	461a      	mov	r2, r3
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	015a      	lsls	r2, r3, #5
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	4413      	add	r3, r2
 8005e26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	b2d8      	uxtb	r0, r3
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4413      	add	r3, r2
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	440b      	add	r3, r1
 8005e42:	335c      	adds	r3, #92	; 0x5c
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	4601      	mov	r1, r0
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f005 fee4 	bl	800bc18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005e50:	bf00      	nop
 8005e52:	3718      	adds	r7, #24
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	; 0x28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e68:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	f003 030f 	and.w	r3, r3, #15
 8005e78:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	0c5b      	lsrs	r3, r3, #17
 8005e7e:	f003 030f 	and.w	r3, r3, #15
 8005e82:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	091b      	lsrs	r3, r3, #4
 8005e88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e8c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d003      	beq.n	8005e9c <HCD_RXQLVL_IRQHandler+0x44>
 8005e94:	2b05      	cmp	r3, #5
 8005e96:	f000 8082 	beq.w	8005f9e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005e9a:	e083      	b.n	8005fa4 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d07f      	beq.n	8005fa2 <HCD_RXQLVL_IRQHandler+0x14a>
 8005ea2:	6879      	ldr	r1, [r7, #4]
 8005ea4:	69ba      	ldr	r2, [r7, #24]
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	440b      	add	r3, r1
 8005eb0:	3344      	adds	r3, #68	; 0x44
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d074      	beq.n	8005fa2 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6818      	ldr	r0, [r3, #0]
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	440b      	add	r3, r1
 8005eca:	3344      	adds	r3, #68	; 0x44
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	b292      	uxth	r2, r2
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f004 fb2e 	bl	800a534 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005ed8:	6879      	ldr	r1, [r7, #4]
 8005eda:	69ba      	ldr	r2, [r7, #24]
 8005edc:	4613      	mov	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	440b      	add	r3, r1
 8005ee6:	3344      	adds	r3, #68	; 0x44
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	18d1      	adds	r1, r2, r3
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4413      	add	r3, r2
 8005ef8:	00db      	lsls	r3, r3, #3
 8005efa:	4403      	add	r3, r0
 8005efc:	3344      	adds	r3, #68	; 0x44
 8005efe:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005f00:	6879      	ldr	r1, [r7, #4]
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	440b      	add	r3, r1
 8005f0e:	334c      	adds	r3, #76	; 0x4c
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	18d1      	adds	r1, r2, r3
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4413      	add	r3, r2
 8005f20:	00db      	lsls	r3, r3, #3
 8005f22:	4403      	add	r3, r0
 8005f24:	334c      	adds	r3, #76	; 0x4c
 8005f26:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f34:	691a      	ldr	r2, [r3, #16]
 8005f36:	4b1d      	ldr	r3, [pc, #116]	; (8005fac <HCD_RXQLVL_IRQHandler+0x154>)
 8005f38:	4013      	ands	r3, r2
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d031      	beq.n	8005fa2 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	015a      	lsls	r2, r3, #5
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	4413      	add	r3, r2
 8005f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f54:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f5c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	015a      	lsls	r2, r3, #5
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	4413      	add	r3, r2
 8005f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	440b      	add	r3, r1
 8005f7e:	3350      	adds	r3, #80	; 0x50
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	f083 0301 	eor.w	r3, r3, #1
 8005f86:	b2d8      	uxtb	r0, r3
 8005f88:	6879      	ldr	r1, [r7, #4]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	440b      	add	r3, r1
 8005f96:	3350      	adds	r3, #80	; 0x50
 8005f98:	4602      	mov	r2, r0
 8005f9a:	701a      	strb	r2, [r3, #0]
      break;
 8005f9c:	e001      	b.n	8005fa2 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8005f9e:	bf00      	nop
 8005fa0:	e000      	b.n	8005fa4 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8005fa2:	bf00      	nop
  }
}
 8005fa4:	bf00      	nop
 8005fa6:	3728      	adds	r7, #40	; 0x28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	1ff80000 	.word	0x1ff80000

08005fb0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b086      	sub	sp, #24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005fdc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f003 0302 	and.w	r3, r3, #2
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d10b      	bne.n	8006000 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d102      	bne.n	8005ff8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f005 fdf4 	bl	800bbe0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f043 0302 	orr.w	r3, r3, #2
 8005ffe:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b08      	cmp	r3, #8
 8006008:	d132      	bne.n	8006070 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	f043 0308 	orr.w	r3, r3, #8
 8006010:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b04      	cmp	r3, #4
 800601a:	d126      	bne.n	800606a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	2b02      	cmp	r3, #2
 8006022:	d113      	bne.n	800604c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800602a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800602e:	d106      	bne.n	800603e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2102      	movs	r1, #2
 8006036:	4618      	mov	r0, r3
 8006038:	f004 fac6 	bl	800a5c8 <USB_InitFSLSPClkSel>
 800603c:	e011      	b.n	8006062 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2101      	movs	r1, #1
 8006044:	4618      	mov	r0, r3
 8006046:	f004 fabf 	bl	800a5c8 <USB_InitFSLSPClkSel>
 800604a:	e00a      	b.n	8006062 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d106      	bne.n	8006062 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800605a:	461a      	mov	r2, r3
 800605c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006060:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f005 fdea 	bl	800bc3c <HAL_HCD_PortEnabled_Callback>
 8006068:	e002      	b.n	8006070 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f005 fdf4 	bl	800bc58 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f003 0320 	and.w	r3, r3, #32
 8006076:	2b20      	cmp	r3, #32
 8006078:	d103      	bne.n	8006082 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f043 0320 	orr.w	r3, r3, #32
 8006080:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006088:	461a      	mov	r2, r3
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	6013      	str	r3, [r2, #0]
}
 800608e:	bf00      	nop
 8006090:	3718      	adds	r7, #24
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
	...

08006098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e11f      	b.n	80062ea <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fa fcee 	bl	8000aa0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2224      	movs	r2, #36	; 0x24
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0201 	bic.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060fc:	f002 f882 	bl	8008204 <HAL_RCC_GetPCLK1Freq>
 8006100:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	4a7b      	ldr	r2, [pc, #492]	; (80062f4 <HAL_I2C_Init+0x25c>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d807      	bhi.n	800611c <HAL_I2C_Init+0x84>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4a7a      	ldr	r2, [pc, #488]	; (80062f8 <HAL_I2C_Init+0x260>)
 8006110:	4293      	cmp	r3, r2
 8006112:	bf94      	ite	ls
 8006114:	2301      	movls	r3, #1
 8006116:	2300      	movhi	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	e006      	b.n	800612a <HAL_I2C_Init+0x92>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	4a77      	ldr	r2, [pc, #476]	; (80062fc <HAL_I2C_Init+0x264>)
 8006120:	4293      	cmp	r3, r2
 8006122:	bf94      	ite	ls
 8006124:	2301      	movls	r3, #1
 8006126:	2300      	movhi	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e0db      	b.n	80062ea <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4a72      	ldr	r2, [pc, #456]	; (8006300 <HAL_I2C_Init+0x268>)
 8006136:	fba2 2303 	umull	r2, r3, r2, r3
 800613a:	0c9b      	lsrs	r3, r3, #18
 800613c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	430a      	orrs	r2, r1
 8006150:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	4a64      	ldr	r2, [pc, #400]	; (80062f4 <HAL_I2C_Init+0x25c>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d802      	bhi.n	800616c <HAL_I2C_Init+0xd4>
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	3301      	adds	r3, #1
 800616a:	e009      	b.n	8006180 <HAL_I2C_Init+0xe8>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	4a63      	ldr	r2, [pc, #396]	; (8006304 <HAL_I2C_Init+0x26c>)
 8006178:	fba2 2303 	umull	r2, r3, r2, r3
 800617c:	099b      	lsrs	r3, r3, #6
 800617e:	3301      	adds	r3, #1
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	430b      	orrs	r3, r1
 8006186:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006192:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	4956      	ldr	r1, [pc, #344]	; (80062f4 <HAL_I2C_Init+0x25c>)
 800619c:	428b      	cmp	r3, r1
 800619e:	d80d      	bhi.n	80061bc <HAL_I2C_Init+0x124>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	1e59      	subs	r1, r3, #1
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80061ae:	3301      	adds	r3, #1
 80061b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061b4:	2b04      	cmp	r3, #4
 80061b6:	bf38      	it	cc
 80061b8:	2304      	movcc	r3, #4
 80061ba:	e04f      	b.n	800625c <HAL_I2C_Init+0x1c4>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d111      	bne.n	80061e8 <HAL_I2C_Init+0x150>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	1e58      	subs	r0, r3, #1
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6859      	ldr	r1, [r3, #4]
 80061cc:	460b      	mov	r3, r1
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	440b      	add	r3, r1
 80061d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80061d6:	3301      	adds	r3, #1
 80061d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061dc:	2b00      	cmp	r3, #0
 80061de:	bf0c      	ite	eq
 80061e0:	2301      	moveq	r3, #1
 80061e2:	2300      	movne	r3, #0
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	e012      	b.n	800620e <HAL_I2C_Init+0x176>
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	1e58      	subs	r0, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6859      	ldr	r1, [r3, #4]
 80061f0:	460b      	mov	r3, r1
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	440b      	add	r3, r1
 80061f6:	0099      	lsls	r1, r3, #2
 80061f8:	440b      	add	r3, r1
 80061fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80061fe:	3301      	adds	r3, #1
 8006200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006204:	2b00      	cmp	r3, #0
 8006206:	bf0c      	ite	eq
 8006208:	2301      	moveq	r3, #1
 800620a:	2300      	movne	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Init+0x17e>
 8006212:	2301      	movs	r3, #1
 8006214:	e022      	b.n	800625c <HAL_I2C_Init+0x1c4>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10e      	bne.n	800623c <HAL_I2C_Init+0x1a4>
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	1e58      	subs	r0, r3, #1
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6859      	ldr	r1, [r3, #4]
 8006226:	460b      	mov	r3, r1
 8006228:	005b      	lsls	r3, r3, #1
 800622a:	440b      	add	r3, r1
 800622c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006230:	3301      	adds	r3, #1
 8006232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006236:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800623a:	e00f      	b.n	800625c <HAL_I2C_Init+0x1c4>
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	1e58      	subs	r0, r3, #1
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6859      	ldr	r1, [r3, #4]
 8006244:	460b      	mov	r3, r1
 8006246:	009b      	lsls	r3, r3, #2
 8006248:	440b      	add	r3, r1
 800624a:	0099      	lsls	r1, r3, #2
 800624c:	440b      	add	r3, r1
 800624e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006252:	3301      	adds	r3, #1
 8006254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006258:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800625c:	6879      	ldr	r1, [r7, #4]
 800625e:	6809      	ldr	r1, [r1, #0]
 8006260:	4313      	orrs	r3, r2
 8006262:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	69da      	ldr	r2, [r3, #28]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a1b      	ldr	r3, [r3, #32]
 8006276:	431a      	orrs	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800628a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	6911      	ldr	r1, [r2, #16]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	68d2      	ldr	r2, [r2, #12]
 8006296:	4311      	orrs	r1, r2
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	430b      	orrs	r3, r1
 800629e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	695a      	ldr	r2, [r3, #20]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	699b      	ldr	r3, [r3, #24]
 80062b2:	431a      	orrs	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0201 	orr.w	r2, r2, #1
 80062ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2220      	movs	r2, #32
 80062d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	000186a0 	.word	0x000186a0
 80062f8:	001e847f 	.word	0x001e847f
 80062fc:	003d08ff 	.word	0x003d08ff
 8006300:	431bde83 	.word	0x431bde83
 8006304:	10624dd3 	.word	0x10624dd3

08006308 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b082      	sub	sp, #8
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e021      	b.n	800635e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2224      	movs	r2, #36	; 0x24
 800631e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f022 0201 	bic.w	r2, r2, #1
 8006330:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f7fa fc1e 	bl	8000b74 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2200      	movs	r2, #0
 800633c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
	...

08006368 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b088      	sub	sp, #32
 800636c:	af02      	add	r7, sp, #8
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	4608      	mov	r0, r1
 8006372:	4611      	mov	r1, r2
 8006374:	461a      	mov	r2, r3
 8006376:	4603      	mov	r3, r0
 8006378:	817b      	strh	r3, [r7, #10]
 800637a:	460b      	mov	r3, r1
 800637c:	813b      	strh	r3, [r7, #8]
 800637e:	4613      	mov	r3, r2
 8006380:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006382:	f7fd fb4d 	bl	8003a20 <HAL_GetTick>
 8006386:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b20      	cmp	r3, #32
 8006392:	f040 80d9 	bne.w	8006548 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	2319      	movs	r3, #25
 800639c:	2201      	movs	r2, #1
 800639e:	496d      	ldr	r1, [pc, #436]	; (8006554 <HAL_I2C_Mem_Write+0x1ec>)
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 fc8d 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80063ac:	2302      	movs	r3, #2
 80063ae:	e0cc      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d101      	bne.n	80063be <HAL_I2C_Mem_Write+0x56>
 80063ba:	2302      	movs	r3, #2
 80063bc:	e0c5      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 0301 	and.w	r3, r3, #1
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d007      	beq.n	80063e4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f042 0201 	orr.w	r2, r2, #1
 80063e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2221      	movs	r2, #33	; 0x21
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2240      	movs	r2, #64	; 0x40
 8006400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a3a      	ldr	r2, [r7, #32]
 800640e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006414:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800641a:	b29a      	uxth	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4a4d      	ldr	r2, [pc, #308]	; (8006558 <HAL_I2C_Mem_Write+0x1f0>)
 8006424:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006426:	88f8      	ldrh	r0, [r7, #6]
 8006428:	893a      	ldrh	r2, [r7, #8]
 800642a:	8979      	ldrh	r1, [r7, #10]
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	9301      	str	r3, [sp, #4]
 8006430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	4603      	mov	r3, r0
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 fac4 	bl	80069c4 <I2C_RequestMemoryWrite>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d052      	beq.n	80064e8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e081      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 fd0e 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00d      	beq.n	8006472 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	2b04      	cmp	r3, #4
 800645c:	d107      	bne.n	800646e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800646c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e06b      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006476:	781a      	ldrb	r2, [r3, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800648c:	3b01      	subs	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	695b      	ldr	r3, [r3, #20]
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d11b      	bne.n	80064e8 <HAL_I2C_Mem_Write+0x180>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d017      	beq.n	80064e8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	781a      	ldrb	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c8:	1c5a      	adds	r2, r3, #1
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064de:	b29b      	uxth	r3, r3
 80064e0:	3b01      	subs	r3, #1
 80064e2:	b29a      	uxth	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1aa      	bne.n	8006446 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 fcfa 	bl	8006eee <I2C_WaitOnBTFFlagUntilTimeout>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00d      	beq.n	800651c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006504:	2b04      	cmp	r3, #4
 8006506:	d107      	bne.n	8006518 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006516:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e016      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800652a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2220      	movs	r2, #32
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	e000      	b.n	800654a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006548:	2302      	movs	r3, #2
  }
}
 800654a:	4618      	mov	r0, r3
 800654c:	3718      	adds	r7, #24
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	00100002 	.word	0x00100002
 8006558:	ffff0000 	.word	0xffff0000

0800655c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b08c      	sub	sp, #48	; 0x30
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	4608      	mov	r0, r1
 8006566:	4611      	mov	r1, r2
 8006568:	461a      	mov	r2, r3
 800656a:	4603      	mov	r3, r0
 800656c:	817b      	strh	r3, [r7, #10]
 800656e:	460b      	mov	r3, r1
 8006570:	813b      	strh	r3, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006576:	f7fd fa53 	bl	8003a20 <HAL_GetTick>
 800657a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b20      	cmp	r3, #32
 8006586:	f040 8208 	bne.w	800699a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658c:	9300      	str	r3, [sp, #0]
 800658e:	2319      	movs	r3, #25
 8006590:	2201      	movs	r2, #1
 8006592:	497b      	ldr	r1, [pc, #492]	; (8006780 <HAL_I2C_Mem_Read+0x224>)
 8006594:	68f8      	ldr	r0, [r7, #12]
 8006596:	f000 fb93 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d001      	beq.n	80065a4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80065a0:	2302      	movs	r3, #2
 80065a2:	e1fb      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d101      	bne.n	80065b2 <HAL_I2C_Mem_Read+0x56>
 80065ae:	2302      	movs	r3, #2
 80065b0:	e1f4      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0301 	and.w	r3, r3, #1
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d007      	beq.n	80065d8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2222      	movs	r2, #34	; 0x22
 80065ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2240      	movs	r2, #64	; 0x40
 80065f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006602:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006608:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800660e:	b29a      	uxth	r2, r3
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4a5b      	ldr	r2, [pc, #364]	; (8006784 <HAL_I2C_Mem_Read+0x228>)
 8006618:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800661a:	88f8      	ldrh	r0, [r7, #6]
 800661c:	893a      	ldrh	r2, [r7, #8]
 800661e:	8979      	ldrh	r1, [r7, #10]
 8006620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006622:	9301      	str	r3, [sp, #4]
 8006624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006626:	9300      	str	r3, [sp, #0]
 8006628:	4603      	mov	r3, r0
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f000 fa60 	bl	8006af0 <I2C_RequestMemoryRead>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e1b0      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800663e:	2b00      	cmp	r3, #0
 8006640:	d113      	bne.n	800666a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006642:	2300      	movs	r3, #0
 8006644:	623b      	str	r3, [r7, #32]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	623b      	str	r3, [r7, #32]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	623b      	str	r3, [r7, #32]
 8006656:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	e184      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800666e:	2b01      	cmp	r3, #1
 8006670:	d11b      	bne.n	80066aa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006680:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006682:	2300      	movs	r3, #0
 8006684:	61fb      	str	r3, [r7, #28]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	61fb      	str	r3, [r7, #28]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	61fb      	str	r3, [r7, #28]
 8006696:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066a6:	601a      	str	r2, [r3, #0]
 80066a8:	e164      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d11b      	bne.n	80066ea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d2:	2300      	movs	r3, #0
 80066d4:	61bb      	str	r3, [r7, #24]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	61bb      	str	r3, [r7, #24]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	699b      	ldr	r3, [r3, #24]
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	e144      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ea:	2300      	movs	r3, #0
 80066ec:	617b      	str	r3, [r7, #20]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	617b      	str	r3, [r7, #20]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	617b      	str	r3, [r7, #20]
 80066fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006700:	e138      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006706:	2b03      	cmp	r3, #3
 8006708:	f200 80f1 	bhi.w	80068ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006710:	2b01      	cmp	r3, #1
 8006712:	d123      	bne.n	800675c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006716:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006718:	68f8      	ldr	r0, [r7, #12]
 800671a:	f000 fc29 	bl	8006f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800671e:	4603      	mov	r3, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	d001      	beq.n	8006728 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e139      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691a      	ldr	r2, [r3, #16]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	b2d2      	uxtb	r2, r2
 8006734:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	1c5a      	adds	r2, r3, #1
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006744:	3b01      	subs	r3, #1
 8006746:	b29a      	uxth	r2, r3
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006750:	b29b      	uxth	r3, r3
 8006752:	3b01      	subs	r3, #1
 8006754:	b29a      	uxth	r2, r3
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	855a      	strh	r2, [r3, #42]	; 0x2a
 800675a:	e10b      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006760:	2b02      	cmp	r3, #2
 8006762:	d14e      	bne.n	8006802 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006766:	9300      	str	r3, [sp, #0]
 8006768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800676a:	2200      	movs	r2, #0
 800676c:	4906      	ldr	r1, [pc, #24]	; (8006788 <HAL_I2C_Mem_Read+0x22c>)
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	f000 faa6 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d008      	beq.n	800678c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e10e      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
 800677e:	bf00      	nop
 8006780:	00100002 	.word	0x00100002
 8006784:	ffff0000 	.word	0xffff0000
 8006788:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800679a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691a      	ldr	r2, [r3, #16]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	b2d2      	uxtb	r2, r2
 80067a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b8:	3b01      	subs	r3, #1
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	3b01      	subs	r3, #1
 80067c8:	b29a      	uxth	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e0:	1c5a      	adds	r2, r3, #1
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ea:	3b01      	subs	r3, #1
 80067ec:	b29a      	uxth	r2, r3
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006800:	e0b8      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006808:	2200      	movs	r2, #0
 800680a:	4966      	ldr	r1, [pc, #408]	; (80069a4 <HAL_I2C_Mem_Read+0x448>)
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 fa57 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e0bf      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800682a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	691a      	ldr	r2, [r3, #16]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006836:	b2d2      	uxtb	r2, r2
 8006838:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	1c5a      	adds	r2, r3, #1
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006848:	3b01      	subs	r3, #1
 800684a:	b29a      	uxth	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006854:	b29b      	uxth	r3, r3
 8006856:	3b01      	subs	r3, #1
 8006858:	b29a      	uxth	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800685e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006860:	9300      	str	r3, [sp, #0]
 8006862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006864:	2200      	movs	r2, #0
 8006866:	494f      	ldr	r1, [pc, #316]	; (80069a4 <HAL_I2C_Mem_Read+0x448>)
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 fa29 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 800686e:	4603      	mov	r3, r0
 8006870:	2b00      	cmp	r3, #0
 8006872:	d001      	beq.n	8006878 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e091      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006886:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	691a      	ldr	r2, [r3, #16]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006892:	b2d2      	uxtb	r2, r2
 8006894:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	1c5a      	adds	r2, r3, #1
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	3b01      	subs	r3, #1
 80068b4:	b29a      	uxth	r2, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	691a      	ldr	r2, [r3, #16]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c4:	b2d2      	uxtb	r2, r2
 80068c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068cc:	1c5a      	adds	r2, r3, #1
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d6:	3b01      	subs	r3, #1
 80068d8:	b29a      	uxth	r2, r3
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	3b01      	subs	r3, #1
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068ec:	e042      	b.n	8006974 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 fb3c 	bl	8006f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e04c      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	691a      	ldr	r2, [r3, #16]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	b2d2      	uxtb	r2, r2
 800690e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006914:	1c5a      	adds	r2, r3, #1
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800691e:	3b01      	subs	r3, #1
 8006920:	b29a      	uxth	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800692a:	b29b      	uxth	r3, r3
 800692c:	3b01      	subs	r3, #1
 800692e:	b29a      	uxth	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	f003 0304 	and.w	r3, r3, #4
 800693e:	2b04      	cmp	r3, #4
 8006940:	d118      	bne.n	8006974 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	691a      	ldr	r2, [r3, #16]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694c:	b2d2      	uxtb	r2, r2
 800694e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006954:	1c5a      	adds	r2, r3, #1
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800695e:	3b01      	subs	r3, #1
 8006960:	b29a      	uxth	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696a:	b29b      	uxth	r3, r3
 800696c:	3b01      	subs	r3, #1
 800696e:	b29a      	uxth	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006978:	2b00      	cmp	r3, #0
 800697a:	f47f aec2 	bne.w	8006702 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2220      	movs	r2, #32
 8006982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006996:	2300      	movs	r3, #0
 8006998:	e000      	b.n	800699c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800699a:	2302      	movs	r3, #2
  }
}
 800699c:	4618      	mov	r0, r3
 800699e:	3728      	adds	r7, #40	; 0x28
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	00010004 	.word	0x00010004

080069a8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b6:	b2db      	uxtb	r3, r3
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b088      	sub	sp, #32
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	4608      	mov	r0, r1
 80069ce:	4611      	mov	r1, r2
 80069d0:	461a      	mov	r2, r3
 80069d2:	4603      	mov	r3, r0
 80069d4:	817b      	strh	r3, [r7, #10]
 80069d6:	460b      	mov	r3, r1
 80069d8:	813b      	strh	r3, [r7, #8]
 80069da:	4613      	mov	r3, r2
 80069dc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f0:	9300      	str	r3, [sp, #0]
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f000 f960 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d00d      	beq.n	8006a22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a14:	d103      	bne.n	8006a1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e05f      	b.n	8006ae2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a22:	897b      	ldrh	r3, [r7, #10]
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	461a      	mov	r2, r3
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a34:	6a3a      	ldr	r2, [r7, #32]
 8006a36:	492d      	ldr	r1, [pc, #180]	; (8006aec <I2C_RequestMemoryWrite+0x128>)
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f000 f998 	bl	8006d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d001      	beq.n	8006a48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e04c      	b.n	8006ae2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a48:	2300      	movs	r3, #0
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	617b      	str	r3, [r7, #20]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	617b      	str	r3, [r7, #20]
 8006a5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a60:	6a39      	ldr	r1, [r7, #32]
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f000 fa02 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d00d      	beq.n	8006a8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a72:	2b04      	cmp	r3, #4
 8006a74:	d107      	bne.n	8006a86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e02b      	b.n	8006ae2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a8a:	88fb      	ldrh	r3, [r7, #6]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d105      	bne.n	8006a9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a90:	893b      	ldrh	r3, [r7, #8]
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	611a      	str	r2, [r3, #16]
 8006a9a:	e021      	b.n	8006ae0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a9c:	893b      	ldrh	r3, [r7, #8]
 8006a9e:	0a1b      	lsrs	r3, r3, #8
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	b2da      	uxtb	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006aac:	6a39      	ldr	r1, [r7, #32]
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 f9dc 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00d      	beq.n	8006ad6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d107      	bne.n	8006ad2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e005      	b.n	8006ae2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ad6:	893b      	ldrh	r3, [r7, #8]
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3718      	adds	r7, #24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop
 8006aec:	00010002 	.word	0x00010002

08006af0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af02      	add	r7, sp, #8
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	4608      	mov	r0, r1
 8006afa:	4611      	mov	r1, r2
 8006afc:	461a      	mov	r2, r3
 8006afe:	4603      	mov	r3, r0
 8006b00:	817b      	strh	r3, [r7, #10]
 8006b02:	460b      	mov	r3, r1
 8006b04:	813b      	strh	r3, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2c:	9300      	str	r3, [sp, #0]
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b36:	68f8      	ldr	r0, [r7, #12]
 8006b38:	f000 f8c2 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d00d      	beq.n	8006b5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b50:	d103      	bne.n	8006b5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e0aa      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b5e:	897b      	ldrh	r3, [r7, #10]
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	461a      	mov	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006b6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b70:	6a3a      	ldr	r2, [r7, #32]
 8006b72:	4952      	ldr	r1, [pc, #328]	; (8006cbc <I2C_RequestMemoryRead+0x1cc>)
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f000 f8fa 	bl	8006d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d001      	beq.n	8006b84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e097      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b84:	2300      	movs	r3, #0
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	695b      	ldr	r3, [r3, #20]
 8006b8e:	617b      	str	r3, [r7, #20]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	699b      	ldr	r3, [r3, #24]
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b9c:	6a39      	ldr	r1, [r7, #32]
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f000 f964 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00d      	beq.n	8006bc6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bae:	2b04      	cmp	r3, #4
 8006bb0:	d107      	bne.n	8006bc2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e076      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bc6:	88fb      	ldrh	r3, [r7, #6]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d105      	bne.n	8006bd8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006bcc:	893b      	ldrh	r3, [r7, #8]
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	611a      	str	r2, [r3, #16]
 8006bd6:	e021      	b.n	8006c1c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006bd8:	893b      	ldrh	r3, [r7, #8]
 8006bda:	0a1b      	lsrs	r3, r3, #8
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be8:	6a39      	ldr	r1, [r7, #32]
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f000 f93e 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00d      	beq.n	8006c12 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bfa:	2b04      	cmp	r3, #4
 8006bfc:	d107      	bne.n	8006c0e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e050      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c12:	893b      	ldrh	r3, [r7, #8]
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c1e:	6a39      	ldr	r1, [r7, #32]
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f923 	bl	8006e6c <I2C_WaitOnTXEFlagUntilTimeout>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00d      	beq.n	8006c48 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c30:	2b04      	cmp	r3, #4
 8006c32:	d107      	bne.n	8006c44 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c42:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e035      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c56:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f000 f82b 	bl	8006cc0 <I2C_WaitOnFlagUntilTimeout>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00d      	beq.n	8006c8c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c7e:	d103      	bne.n	8006c88 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e013      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006c8c:	897b      	ldrh	r3, [r7, #10]
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	f043 0301 	orr.w	r3, r3, #1
 8006c94:	b2da      	uxtb	r2, r3
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9e:	6a3a      	ldr	r2, [r7, #32]
 8006ca0:	4906      	ldr	r1, [pc, #24]	; (8006cbc <I2C_RequestMemoryRead+0x1cc>)
 8006ca2:	68f8      	ldr	r0, [r7, #12]
 8006ca4:	f000 f863 	bl	8006d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d001      	beq.n	8006cb2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e000      	b.n	8006cb4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	00010002 	.word	0x00010002

08006cc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	60b9      	str	r1, [r7, #8]
 8006cca:	603b      	str	r3, [r7, #0]
 8006ccc:	4613      	mov	r3, r2
 8006cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cd0:	e025      	b.n	8006d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cd8:	d021      	beq.n	8006d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cda:	f7fc fea1 	bl	8003a20 <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	683a      	ldr	r2, [r7, #0]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d302      	bcc.n	8006cf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d116      	bne.n	8006d1e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2220      	movs	r2, #32
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0a:	f043 0220 	orr.w	r2, r3, #32
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e023      	b.n	8006d66 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	0c1b      	lsrs	r3, r3, #16
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d10d      	bne.n	8006d44 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	43da      	mvns	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	4013      	ands	r3, r2
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	bf0c      	ite	eq
 8006d3a:	2301      	moveq	r3, #1
 8006d3c:	2300      	movne	r3, #0
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	461a      	mov	r2, r3
 8006d42:	e00c      	b.n	8006d5e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	43da      	mvns	r2, r3
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	bf0c      	ite	eq
 8006d56:	2301      	moveq	r3, #1
 8006d58:	2300      	movne	r3, #0
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	79fb      	ldrb	r3, [r7, #7]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d0b6      	beq.n	8006cd2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3710      	adds	r7, #16
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}

08006d6e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d6e:	b580      	push	{r7, lr}
 8006d70:	b084      	sub	sp, #16
 8006d72:	af00      	add	r7, sp, #0
 8006d74:	60f8      	str	r0, [r7, #12]
 8006d76:	60b9      	str	r1, [r7, #8]
 8006d78:	607a      	str	r2, [r7, #4]
 8006d7a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d7c:	e051      	b.n	8006e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8c:	d123      	bne.n	8006dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d9c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006da6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2220      	movs	r2, #32
 8006db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dc2:	f043 0204 	orr.w	r2, r3, #4
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e046      	b.n	8006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ddc:	d021      	beq.n	8006e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dde:	f7fc fe1f 	bl	8003a20 <HAL_GetTick>
 8006de2:	4602      	mov	r2, r0
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d302      	bcc.n	8006df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d116      	bne.n	8006e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2220      	movs	r2, #32
 8006dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0e:	f043 0220 	orr.w	r2, r3, #32
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e020      	b.n	8006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	0c1b      	lsrs	r3, r3, #16
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d10c      	bne.n	8006e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	43da      	mvns	r2, r3
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	4013      	ands	r3, r2
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	bf14      	ite	ne
 8006e3e:	2301      	movne	r3, #1
 8006e40:	2300      	moveq	r3, #0
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	e00b      	b.n	8006e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	43da      	mvns	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	4013      	ands	r3, r2
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	bf14      	ite	ne
 8006e58:	2301      	movne	r3, #1
 8006e5a:	2300      	moveq	r3, #0
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d18d      	bne.n	8006d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e78:	e02d      	b.n	8006ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 f8ce 	bl	800701c <I2C_IsAcknowledgeFailed>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006e86:	2301      	movs	r3, #1
 8006e88:	e02d      	b.n	8006ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e90:	d021      	beq.n	8006ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e92:	f7fc fdc5 	bl	8003a20 <HAL_GetTick>
 8006e96:	4602      	mov	r2, r0
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d302      	bcc.n	8006ea8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d116      	bne.n	8006ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec2:	f043 0220 	orr.w	r2, r3, #32
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e007      	b.n	8006ee6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ee0:	2b80      	cmp	r3, #128	; 0x80
 8006ee2:	d1ca      	bne.n	8006e7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}

08006eee <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006eee:	b580      	push	{r7, lr}
 8006ef0:	b084      	sub	sp, #16
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	60f8      	str	r0, [r7, #12]
 8006ef6:	60b9      	str	r1, [r7, #8]
 8006ef8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006efa:	e02d      	b.n	8006f58 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 f88d 	bl	800701c <I2C_IsAcknowledgeFailed>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	e02d      	b.n	8006f68 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f12:	d021      	beq.n	8006f58 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f14:	f7fc fd84 	bl	8003a20 <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d302      	bcc.n	8006f2a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d116      	bne.n	8006f58 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f44:	f043 0220 	orr.w	r2, r3, #32
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e007      	b.n	8006f68 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	f003 0304 	and.w	r3, r3, #4
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d1ca      	bne.n	8006efc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f66:	2300      	movs	r3, #0
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f7c:	e042      	b.n	8007004 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	f003 0310 	and.w	r3, r3, #16
 8006f88:	2b10      	cmp	r3, #16
 8006f8a:	d119      	bne.n	8006fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f06f 0210 	mvn.w	r2, #16
 8006f94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2220      	movs	r2, #32
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e029      	b.n	8007014 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc0:	f7fc fd2e 	bl	8003a20 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d302      	bcc.n	8006fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d116      	bne.n	8007004 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2220      	movs	r2, #32
 8006fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff0:	f043 0220 	orr.w	r2, r3, #32
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e007      	b.n	8007014 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700e:	2b40      	cmp	r3, #64	; 0x40
 8007010:	d1b5      	bne.n	8006f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800701c:	b480      	push	{r7}
 800701e:	b083      	sub	sp, #12
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	695b      	ldr	r3, [r3, #20]
 800702a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800702e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007032:	d11b      	bne.n	800706c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800703c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2220      	movs	r2, #32
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007058:	f043 0204 	orr.w	r2, r3, #4
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e000      	b.n	800706e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
 8007082:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b20      	cmp	r3, #32
 800708e:	d129      	bne.n	80070e4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2224      	movs	r2, #36	; 0x24
 8007094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0201 	bic.w	r2, r2, #1
 80070a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f022 0210 	bic.w	r2, r2, #16
 80070b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0201 	orr.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2220      	movs	r2, #32
 80070dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80070e0:	2300      	movs	r3, #0
 80070e2:	e000      	b.n	80070e6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80070e4:	2302      	movs	r3, #2
  }
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr

080070f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80070f2:	b480      	push	{r7}
 80070f4:	b085      	sub	sp, #20
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80070fc:	2300      	movs	r3, #0
 80070fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007106:	b2db      	uxtb	r3, r3
 8007108:	2b20      	cmp	r3, #32
 800710a:	d12a      	bne.n	8007162 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2224      	movs	r2, #36	; 0x24
 8007110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681a      	ldr	r2, [r3, #0]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f022 0201 	bic.w	r2, r2, #1
 8007122:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800712c:	89fb      	ldrh	r3, [r7, #14]
 800712e:	f023 030f 	bic.w	r3, r3, #15
 8007132:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	b29a      	uxth	r2, r3
 8007138:	89fb      	ldrh	r3, [r7, #14]
 800713a:	4313      	orrs	r3, r2
 800713c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	89fa      	ldrh	r2, [r7, #14]
 8007144:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0201 	orr.w	r2, r2, #1
 8007154:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2220      	movs	r2, #32
 800715a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800715e:	2300      	movs	r3, #0
 8007160:	e000      	b.n	8007164 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007162:	2302      	movs	r3, #2
  }
}
 8007164:	4618      	mov	r0, r3
 8007166:	3714      	adds	r7, #20
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d101      	bne.n	8007182 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	e0bf      	b.n	8007302 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b00      	cmp	r3, #0
 800718c:	d106      	bne.n	800719c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f7f9 fdc6 	bl	8000d28 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2202      	movs	r2, #2
 80071a0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	699a      	ldr	r2, [r3, #24]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80071b2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6999      	ldr	r1, [r3, #24]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80071c8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	430a      	orrs	r2, r1
 80071d6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	6899      	ldr	r1, [r3, #8]
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4b4a      	ldr	r3, [pc, #296]	; (800730c <HAL_LTDC_Init+0x19c>)
 80071e4:	400b      	ands	r3, r1
 80071e6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	041b      	lsls	r3, r3, #16
 80071ee:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6899      	ldr	r1, [r3, #8]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	699a      	ldr	r2, [r3, #24]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	431a      	orrs	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	430a      	orrs	r2, r1
 8007204:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68d9      	ldr	r1, [r3, #12]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	4b3e      	ldr	r3, [pc, #248]	; (800730c <HAL_LTDC_Init+0x19c>)
 8007212:	400b      	ands	r3, r1
 8007214:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	041b      	lsls	r3, r3, #16
 800721c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68d9      	ldr	r1, [r3, #12]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a1a      	ldr	r2, [r3, #32]
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	431a      	orrs	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	6919      	ldr	r1, [r3, #16]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	4b33      	ldr	r3, [pc, #204]	; (800730c <HAL_LTDC_Init+0x19c>)
 8007240:	400b      	ands	r3, r1
 8007242:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007248:	041b      	lsls	r3, r3, #16
 800724a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	6919      	ldr	r1, [r3, #16]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	431a      	orrs	r2, r3
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	430a      	orrs	r2, r1
 8007260:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6959      	ldr	r1, [r3, #20]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	4b27      	ldr	r3, [pc, #156]	; (800730c <HAL_LTDC_Init+0x19c>)
 800726e:	400b      	ands	r3, r1
 8007270:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007276:	041b      	lsls	r3, r3, #16
 8007278:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	6959      	ldr	r1, [r3, #20]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	431a      	orrs	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	430a      	orrs	r2, r1
 800728e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007296:	021b      	lsls	r3, r3, #8
 8007298:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80072a0:	041b      	lsls	r3, r3, #16
 80072a2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80072b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80072ba:	68ba      	ldr	r2, [r7, #8]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f042 0206 	orr.w	r2, r2, #6
 80072de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	699a      	ldr	r2, [r3, #24]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0201 	orr.w	r2, r2, #1
 80072ee:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2200      	movs	r2, #0
 80072f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	f000f800 	.word	0xf000f800

08007310 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007326:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d023      	beq.n	800737a <HAL_LTDC_IRQHandler+0x6a>
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f003 0304 	and.w	r3, r3, #4
 8007338:	2b00      	cmp	r3, #0
 800733a:	d01e      	beq.n	800737a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f022 0204 	bic.w	r2, r2, #4
 800734a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2204      	movs	r2, #4
 8007352:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800735a:	f043 0201 	orr.w	r2, r3, #1
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2204      	movs	r2, #4
 8007368:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2200      	movs	r2, #0
 8007370:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f86f 	bl	8007458 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f003 0302 	and.w	r3, r3, #2
 8007380:	2b00      	cmp	r3, #0
 8007382:	d023      	beq.n	80073cc <HAL_LTDC_IRQHandler+0xbc>
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d01e      	beq.n	80073cc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0202 	bic.w	r2, r2, #2
 800739c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2202      	movs	r2, #2
 80073a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80073ac:	f043 0202 	orr.w	r2, r3, #2
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2204      	movs	r2, #4
 80073ba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f846 	bl	8007458 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f003 0301 	and.w	r3, r3, #1
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d01b      	beq.n	800740e <HAL_LTDC_IRQHandler+0xfe>
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d016      	beq.n	800740e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f022 0201 	bic.w	r2, r2, #1
 80073ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2201      	movs	r2, #1
 80073f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f82f 	bl	800746c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f003 0308 	and.w	r3, r3, #8
 8007414:	2b00      	cmp	r3, #0
 8007416:	d01b      	beq.n	8007450 <HAL_LTDC_IRQHandler+0x140>
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	f003 0308 	and.w	r3, r3, #8
 800741e:	2b00      	cmp	r3, #0
 8007420:	d016      	beq.n	8007450 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0208 	bic.w	r2, r2, #8
 8007430:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2208      	movs	r2, #8
 8007438:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f818 	bl	8007480 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007450:	bf00      	nop
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007494:	b5b0      	push	{r4, r5, r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_LTDC_ConfigLayer+0x1a>
 80074aa:	2302      	movs	r3, #2
 80074ac:	e02c      	b.n	8007508 <HAL_LTDC_ConfigLayer+0x74>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2202      	movs	r2, #2
 80074ba:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2134      	movs	r1, #52	; 0x34
 80074c4:	fb01 f303 	mul.w	r3, r1, r3
 80074c8:	4413      	add	r3, r2
 80074ca:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	4614      	mov	r4, r2
 80074d2:	461d      	mov	r5, r3
 80074d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074e0:	682b      	ldr	r3, [r5, #0]
 80074e2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	68b9      	ldr	r1, [r7, #8]
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f000 f8b9 	bl	8007660 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2201      	movs	r2, #1
 80074f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bdb0      	pop	{r4, r5, r7, pc}

08007510 <HAL_LTDC_ConfigColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t RGBValue, uint32_t LayerIdx)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007522:	2b01      	cmp	r3, #1
 8007524:	d101      	bne.n	800752a <HAL_LTDC_ConfigColorKeying+0x1a>
 8007526:	2302      	movs	r3, #2
 8007528:	e030      	b.n	800758c <HAL_LTDC_ConfigColorKeying+0x7c>
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2201      	movs	r2, #1
 800752e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2202      	movs	r2, #2
 8007536:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the default color values */
  LTDC_LAYER(hltdc, LayerIdx)->CKCR &=  ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	01db      	lsls	r3, r3, #7
 8007544:	4413      	add	r3, r2
 8007546:	3384      	adds	r3, #132	; 0x84
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	6812      	ldr	r2, [r2, #0]
 800754e:	4611      	mov	r1, r2
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	01d2      	lsls	r2, r2, #7
 8007554:	440a      	add	r2, r1
 8007556:	3284      	adds	r2, #132	; 0x84
 8007558:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800755c:	60d3      	str	r3, [r2, #12]
  LTDC_LAYER(hltdc, LayerIdx)->CKCR  = RGBValue;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	461a      	mov	r2, r3
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	01db      	lsls	r3, r3, #7
 8007568:	4413      	add	r3, r2
 800756a:	3384      	adds	r3, #132	; 0x84
 800756c:	461a      	mov	r2, r3
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	60d3      	str	r3, [r2, #12]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2201      	movs	r2, #1
 8007578:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	3714      	adds	r7, #20
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_LTDC_EnableColorKeying>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableColorKeying(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d101      	bne.n	80075b0 <HAL_LTDC_EnableColorKeying+0x18>
 80075ac:	2302      	movs	r3, #2
 80075ae:	e026      	b.n	80075fe <HAL_LTDC_EnableColorKeying+0x66>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2202      	movs	r2, #2
 80075bc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color keying by setting COLKEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	461a      	mov	r2, r3
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	01db      	lsls	r3, r3, #7
 80075ca:	4413      	add	r3, r2
 80075cc:	3384      	adds	r3, #132	; 0x84
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	6812      	ldr	r2, [r2, #0]
 80075d4:	4611      	mov	r1, r2
 80075d6:	683a      	ldr	r2, [r7, #0]
 80075d8:	01d2      	lsls	r2, r2, #7
 80075da:	440a      	add	r2, r1
 80075dc:	3284      	adds	r2, #132	; 0x84
 80075de:	f043 0302 	orr.w	r3, r3, #2
 80075e2:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2201      	movs	r2, #1
 80075ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	370c      	adds	r7, #12
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
	...

0800760c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_LTDC_EnableDither+0x16>
 800761e:	2302      	movs	r3, #2
 8007620:	e016      	b.n	8007650 <HAL_LTDC_EnableDither+0x44>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2202      	movs	r2, #2
 800762e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8007632:	4b0a      	ldr	r3, [pc, #40]	; (800765c <HAL_LTDC_EnableDither+0x50>)
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	4a09      	ldr	r2, [pc, #36]	; (800765c <HAL_LTDC_EnableDither+0x50>)
 8007638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800763c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr
 800765c:	40016800 	.word	0x40016800

08007660 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007660:	b480      	push	{r7}
 8007662:	b089      	sub	sp, #36	; 0x24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	685a      	ldr	r2, [r3, #4]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	0c1b      	lsrs	r3, r3, #16
 8007678:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800767c:	4413      	add	r3, r2
 800767e:	041b      	lsls	r3, r3, #16
 8007680:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	461a      	mov	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	01db      	lsls	r3, r3, #7
 800768c:	4413      	add	r3, r2
 800768e:	3384      	adds	r3, #132	; 0x84
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	68fa      	ldr	r2, [r7, #12]
 8007694:	6812      	ldr	r2, [r2, #0]
 8007696:	4611      	mov	r1, r2
 8007698:	687a      	ldr	r2, [r7, #4]
 800769a:	01d2      	lsls	r2, r2, #7
 800769c:	440a      	add	r2, r1
 800769e:	3284      	adds	r2, #132	; 0x84
 80076a0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80076a4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	68db      	ldr	r3, [r3, #12]
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076b6:	4413      	add	r3, r2
 80076b8:	1c5a      	adds	r2, r3, #1
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4619      	mov	r1, r3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	01db      	lsls	r3, r3, #7
 80076c4:	440b      	add	r3, r1
 80076c6:	3384      	adds	r3, #132	; 0x84
 80076c8:	4619      	mov	r1, r3
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	68da      	ldr	r2, [r3, #12]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076de:	4413      	add	r3, r2
 80076e0:	041b      	lsls	r3, r3, #16
 80076e2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	461a      	mov	r2, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	01db      	lsls	r3, r3, #7
 80076ee:	4413      	add	r3, r2
 80076f0:	3384      	adds	r3, #132	; 0x84
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	6812      	ldr	r2, [r2, #0]
 80076f8:	4611      	mov	r1, r2
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	01d2      	lsls	r2, r2, #7
 80076fe:	440a      	add	r2, r1
 8007700:	3284      	adds	r2, #132	; 0x84
 8007702:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007706:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	689a      	ldr	r2, [r3, #8]
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007716:	4413      	add	r3, r2
 8007718:	1c5a      	adds	r2, r3, #1
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4619      	mov	r1, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	01db      	lsls	r3, r3, #7
 8007724:	440b      	add	r3, r1
 8007726:	3384      	adds	r3, #132	; 0x84
 8007728:	4619      	mov	r1, r3
 800772a:	69fb      	ldr	r3, [r7, #28]
 800772c:	4313      	orrs	r3, r2
 800772e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	461a      	mov	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	01db      	lsls	r3, r3, #7
 800773a:	4413      	add	r3, r2
 800773c:	3384      	adds	r3, #132	; 0x84
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	4611      	mov	r1, r2
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	01d2      	lsls	r2, r2, #7
 800774a:	440a      	add	r2, r1
 800774c:	3284      	adds	r2, #132	; 0x84
 800774e:	f023 0307 	bic.w	r3, r3, #7
 8007752:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	461a      	mov	r2, r3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	01db      	lsls	r3, r3, #7
 800775e:	4413      	add	r3, r2
 8007760:	3384      	adds	r3, #132	; 0x84
 8007762:	461a      	mov	r2, r3
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007770:	021b      	lsls	r3, r3, #8
 8007772:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800777a:	041b      	lsls	r3, r3, #16
 800777c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	061b      	lsls	r3, r3, #24
 8007784:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	461a      	mov	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	01db      	lsls	r3, r3, #7
 8007790:	4413      	add	r3, r2
 8007792:	3384      	adds	r3, #132	; 0x84
 8007794:	699b      	ldr	r3, [r3, #24]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	461a      	mov	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	01db      	lsls	r3, r3, #7
 80077a0:	4413      	add	r3, r2
 80077a2:	3384      	adds	r3, #132	; 0x84
 80077a4:	461a      	mov	r2, r3
 80077a6:	2300      	movs	r3, #0
 80077a8:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077b0:	461a      	mov	r2, r3
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	431a      	orrs	r2, r3
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	431a      	orrs	r2, r3
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4619      	mov	r1, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	01db      	lsls	r3, r3, #7
 80077c4:	440b      	add	r3, r1
 80077c6:	3384      	adds	r3, #132	; 0x84
 80077c8:	4619      	mov	r1, r3
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	461a      	mov	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	01db      	lsls	r3, r3, #7
 80077da:	4413      	add	r3, r2
 80077dc:	3384      	adds	r3, #132	; 0x84
 80077de:	695b      	ldr	r3, [r3, #20]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	6812      	ldr	r2, [r2, #0]
 80077e4:	4611      	mov	r1, r2
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	01d2      	lsls	r2, r2, #7
 80077ea:	440a      	add	r2, r1
 80077ec:	3284      	adds	r2, #132	; 0x84
 80077ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80077f2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	461a      	mov	r2, r3
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	01db      	lsls	r3, r3, #7
 80077fe:	4413      	add	r3, r2
 8007800:	3384      	adds	r3, #132	; 0x84
 8007802:	461a      	mov	r2, r3
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	461a      	mov	r2, r3
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	01db      	lsls	r3, r3, #7
 8007814:	4413      	add	r3, r2
 8007816:	3384      	adds	r3, #132	; 0x84
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	6812      	ldr	r2, [r2, #0]
 800781e:	4611      	mov	r1, r2
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	01d2      	lsls	r2, r2, #7
 8007824:	440a      	add	r2, r1
 8007826:	3284      	adds	r2, #132	; 0x84
 8007828:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800782c:	f023 0307 	bic.w	r3, r3, #7
 8007830:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	69da      	ldr	r2, [r3, #28]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	68f9      	ldr	r1, [r7, #12]
 800783c:	6809      	ldr	r1, [r1, #0]
 800783e:	4608      	mov	r0, r1
 8007840:	6879      	ldr	r1, [r7, #4]
 8007842:	01c9      	lsls	r1, r1, #7
 8007844:	4401      	add	r1, r0
 8007846:	3184      	adds	r1, #132	; 0x84
 8007848:	4313      	orrs	r3, r2
 800784a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	461a      	mov	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	01db      	lsls	r3, r3, #7
 8007856:	4413      	add	r3, r2
 8007858:	3384      	adds	r3, #132	; 0x84
 800785a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	461a      	mov	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	01db      	lsls	r3, r3, #7
 8007866:	4413      	add	r3, r2
 8007868:	3384      	adds	r3, #132	; 0x84
 800786a:	461a      	mov	r2, r3
 800786c:	2300      	movs	r3, #0
 800786e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	461a      	mov	r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	01db      	lsls	r3, r3, #7
 800787a:	4413      	add	r3, r2
 800787c:	3384      	adds	r3, #132	; 0x84
 800787e:	461a      	mov	r2, r3
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007884:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d102      	bne.n	8007894 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800788e:	2304      	movs	r3, #4
 8007890:	61fb      	str	r3, [r7, #28]
 8007892:	e01b      	b.n	80078cc <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	2b01      	cmp	r3, #1
 800789a:	d102      	bne.n	80078a2 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800789c:	2303      	movs	r3, #3
 800789e:	61fb      	str	r3, [r7, #28]
 80078a0:	e014      	b.n	80078cc <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	d00b      	beq.n	80078c2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d007      	beq.n	80078c2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80078b6:	2b03      	cmp	r3, #3
 80078b8:	d003      	beq.n	80078c2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80078be:	2b07      	cmp	r3, #7
 80078c0:	d102      	bne.n	80078c8 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80078c2:	2302      	movs	r3, #2
 80078c4:	61fb      	str	r3, [r7, #28]
 80078c6:	e001      	b.n	80078cc <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80078c8:	2301      	movs	r3, #1
 80078ca:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	01db      	lsls	r3, r3, #7
 80078d6:	4413      	add	r3, r2
 80078d8:	3384      	adds	r3, #132	; 0x84
 80078da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	6812      	ldr	r2, [r2, #0]
 80078e0:	4611      	mov	r1, r2
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	01d2      	lsls	r2, r2, #7
 80078e6:	440a      	add	r2, r1
 80078e8:	3284      	adds	r2, #132	; 0x84
 80078ea:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80078ee:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f4:	69fa      	ldr	r2, [r7, #28]
 80078f6:	fb02 f303 	mul.w	r3, r2, r3
 80078fa:	041a      	lsls	r2, r3, #16
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	6859      	ldr	r1, [r3, #4]
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	1acb      	subs	r3, r1, r3
 8007906:	69f9      	ldr	r1, [r7, #28]
 8007908:	fb01 f303 	mul.w	r3, r1, r3
 800790c:	3303      	adds	r3, #3
 800790e:	68f9      	ldr	r1, [r7, #12]
 8007910:	6809      	ldr	r1, [r1, #0]
 8007912:	4608      	mov	r0, r1
 8007914:	6879      	ldr	r1, [r7, #4]
 8007916:	01c9      	lsls	r1, r1, #7
 8007918:	4401      	add	r1, r0
 800791a:	3184      	adds	r1, #132	; 0x84
 800791c:	4313      	orrs	r3, r2
 800791e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	461a      	mov	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	01db      	lsls	r3, r3, #7
 800792a:	4413      	add	r3, r2
 800792c:	3384      	adds	r3, #132	; 0x84
 800792e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	6812      	ldr	r2, [r2, #0]
 8007934:	4611      	mov	r1, r2
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	01d2      	lsls	r2, r2, #7
 800793a:	440a      	add	r2, r1
 800793c:	3284      	adds	r2, #132	; 0x84
 800793e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007942:	f023 0307 	bic.w	r3, r3, #7
 8007946:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	461a      	mov	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	01db      	lsls	r3, r3, #7
 8007952:	4413      	add	r3, r2
 8007954:	3384      	adds	r3, #132	; 0x84
 8007956:	461a      	mov	r2, r3
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800795c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	01db      	lsls	r3, r3, #7
 8007968:	4413      	add	r3, r2
 800796a:	3384      	adds	r3, #132	; 0x84
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	6812      	ldr	r2, [r2, #0]
 8007972:	4611      	mov	r1, r2
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	01d2      	lsls	r2, r2, #7
 8007978:	440a      	add	r2, r1
 800797a:	3284      	adds	r2, #132	; 0x84
 800797c:	f043 0301 	orr.w	r3, r3, #1
 8007980:	6013      	str	r3, [r2, #0]
}
 8007982:	bf00      	nop
 8007984:	3724      	adds	r7, #36	; 0x24
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
	...

08007990 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b086      	sub	sp, #24
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e25b      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d075      	beq.n	8007a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079ae:	4ba3      	ldr	r3, [pc, #652]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 030c 	and.w	r3, r3, #12
 80079b6:	2b04      	cmp	r3, #4
 80079b8:	d00c      	beq.n	80079d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079ba:	4ba0      	ldr	r3, [pc, #640]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80079c2:	2b08      	cmp	r3, #8
 80079c4:	d112      	bne.n	80079ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079c6:	4b9d      	ldr	r3, [pc, #628]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079d2:	d10b      	bne.n	80079ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079d4:	4b99      	ldr	r3, [pc, #612]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d05b      	beq.n	8007a98 <HAL_RCC_OscConfig+0x108>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d157      	bne.n	8007a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e236      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079f4:	d106      	bne.n	8007a04 <HAL_RCC_OscConfig+0x74>
 80079f6:	4b91      	ldr	r3, [pc, #580]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a90      	ldr	r2, [pc, #576]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 80079fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a00:	6013      	str	r3, [r2, #0]
 8007a02:	e01d      	b.n	8007a40 <HAL_RCC_OscConfig+0xb0>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a0c:	d10c      	bne.n	8007a28 <HAL_RCC_OscConfig+0x98>
 8007a0e:	4b8b      	ldr	r3, [pc, #556]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a8a      	ldr	r2, [pc, #552]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a18:	6013      	str	r3, [r2, #0]
 8007a1a:	4b88      	ldr	r3, [pc, #544]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a87      	ldr	r2, [pc, #540]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a24:	6013      	str	r3, [r2, #0]
 8007a26:	e00b      	b.n	8007a40 <HAL_RCC_OscConfig+0xb0>
 8007a28:	4b84      	ldr	r3, [pc, #528]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a83      	ldr	r2, [pc, #524]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a32:	6013      	str	r3, [r2, #0]
 8007a34:	4b81      	ldr	r3, [pc, #516]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a80      	ldr	r2, [pc, #512]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d013      	beq.n	8007a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a48:	f7fb ffea 	bl	8003a20 <HAL_GetTick>
 8007a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a4e:	e008      	b.n	8007a62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a50:	f7fb ffe6 	bl	8003a20 <HAL_GetTick>
 8007a54:	4602      	mov	r2, r0
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	1ad3      	subs	r3, r2, r3
 8007a5a:	2b64      	cmp	r3, #100	; 0x64
 8007a5c:	d901      	bls.n	8007a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	e1fb      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a62:	4b76      	ldr	r3, [pc, #472]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d0f0      	beq.n	8007a50 <HAL_RCC_OscConfig+0xc0>
 8007a6e:	e014      	b.n	8007a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a70:	f7fb ffd6 	bl	8003a20 <HAL_GetTick>
 8007a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a76:	e008      	b.n	8007a8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007a78:	f7fb ffd2 	bl	8003a20 <HAL_GetTick>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	1ad3      	subs	r3, r2, r3
 8007a82:	2b64      	cmp	r3, #100	; 0x64
 8007a84:	d901      	bls.n	8007a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e1e7      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007a8a:	4b6c      	ldr	r3, [pc, #432]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d1f0      	bne.n	8007a78 <HAL_RCC_OscConfig+0xe8>
 8007a96:	e000      	b.n	8007a9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 0302 	and.w	r3, r3, #2
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d063      	beq.n	8007b6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007aa6:	4b65      	ldr	r3, [pc, #404]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f003 030c 	and.w	r3, r3, #12
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007ab2:	4b62      	ldr	r3, [pc, #392]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007aba:	2b08      	cmp	r3, #8
 8007abc:	d11c      	bne.n	8007af8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007abe:	4b5f      	ldr	r3, [pc, #380]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d116      	bne.n	8007af8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007aca:	4b5c      	ldr	r3, [pc, #368]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0302 	and.w	r3, r3, #2
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d005      	beq.n	8007ae2 <HAL_RCC_OscConfig+0x152>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d001      	beq.n	8007ae2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e1bb      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ae2:	4b56      	ldr	r3, [pc, #344]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	00db      	lsls	r3, r3, #3
 8007af0:	4952      	ldr	r1, [pc, #328]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007af2:	4313      	orrs	r3, r2
 8007af4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007af6:	e03a      	b.n	8007b6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d020      	beq.n	8007b42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b00:	4b4f      	ldr	r3, [pc, #316]	; (8007c40 <HAL_RCC_OscConfig+0x2b0>)
 8007b02:	2201      	movs	r2, #1
 8007b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b06:	f7fb ff8b 	bl	8003a20 <HAL_GetTick>
 8007b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b0c:	e008      	b.n	8007b20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b0e:	f7fb ff87 	bl	8003a20 <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d901      	bls.n	8007b20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	e19c      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b20:	4b46      	ldr	r3, [pc, #280]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d0f0      	beq.n	8007b0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b2c:	4b43      	ldr	r3, [pc, #268]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	00db      	lsls	r3, r3, #3
 8007b3a:	4940      	ldr	r1, [pc, #256]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	600b      	str	r3, [r1, #0]
 8007b40:	e015      	b.n	8007b6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b42:	4b3f      	ldr	r3, [pc, #252]	; (8007c40 <HAL_RCC_OscConfig+0x2b0>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b48:	f7fb ff6a 	bl	8003a20 <HAL_GetTick>
 8007b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b4e:	e008      	b.n	8007b62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b50:	f7fb ff66 	bl	8003a20 <HAL_GetTick>
 8007b54:	4602      	mov	r2, r0
 8007b56:	693b      	ldr	r3, [r7, #16]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d901      	bls.n	8007b62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e17b      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b62:	4b36      	ldr	r3, [pc, #216]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 0302 	and.w	r3, r3, #2
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1f0      	bne.n	8007b50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0308 	and.w	r3, r3, #8
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d030      	beq.n	8007bdc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	695b      	ldr	r3, [r3, #20]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d016      	beq.n	8007bb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b82:	4b30      	ldr	r3, [pc, #192]	; (8007c44 <HAL_RCC_OscConfig+0x2b4>)
 8007b84:	2201      	movs	r2, #1
 8007b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b88:	f7fb ff4a 	bl	8003a20 <HAL_GetTick>
 8007b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b8e:	e008      	b.n	8007ba2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b90:	f7fb ff46 	bl	8003a20 <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d901      	bls.n	8007ba2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	e15b      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ba2:	4b26      	ldr	r3, [pc, #152]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ba6:	f003 0302 	and.w	r3, r3, #2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d0f0      	beq.n	8007b90 <HAL_RCC_OscConfig+0x200>
 8007bae:	e015      	b.n	8007bdc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007bb0:	4b24      	ldr	r3, [pc, #144]	; (8007c44 <HAL_RCC_OscConfig+0x2b4>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007bb6:	f7fb ff33 	bl	8003a20 <HAL_GetTick>
 8007bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bbc:	e008      	b.n	8007bd0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007bbe:	f7fb ff2f 	bl	8003a20 <HAL_GetTick>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	1ad3      	subs	r3, r2, r3
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d901      	bls.n	8007bd0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	e144      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007bd0:	4b1a      	ldr	r3, [pc, #104]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007bd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007bd4:	f003 0302 	and.w	r3, r3, #2
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1f0      	bne.n	8007bbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0304 	and.w	r3, r3, #4
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 80a0 	beq.w	8007d2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bea:	2300      	movs	r3, #0
 8007bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007bee:	4b13      	ldr	r3, [pc, #76]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d10f      	bne.n	8007c1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	60bb      	str	r3, [r7, #8]
 8007bfe:	4b0f      	ldr	r3, [pc, #60]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c02:	4a0e      	ldr	r2, [pc, #56]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c08:	6413      	str	r3, [r2, #64]	; 0x40
 8007c0a:	4b0c      	ldr	r3, [pc, #48]	; (8007c3c <HAL_RCC_OscConfig+0x2ac>)
 8007c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c12:	60bb      	str	r3, [r7, #8]
 8007c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c16:	2301      	movs	r3, #1
 8007c18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c1a:	4b0b      	ldr	r3, [pc, #44]	; (8007c48 <HAL_RCC_OscConfig+0x2b8>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d121      	bne.n	8007c6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007c26:	4b08      	ldr	r3, [pc, #32]	; (8007c48 <HAL_RCC_OscConfig+0x2b8>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a07      	ldr	r2, [pc, #28]	; (8007c48 <HAL_RCC_OscConfig+0x2b8>)
 8007c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c32:	f7fb fef5 	bl	8003a20 <HAL_GetTick>
 8007c36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c38:	e011      	b.n	8007c5e <HAL_RCC_OscConfig+0x2ce>
 8007c3a:	bf00      	nop
 8007c3c:	40023800 	.word	0x40023800
 8007c40:	42470000 	.word	0x42470000
 8007c44:	42470e80 	.word	0x42470e80
 8007c48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c4c:	f7fb fee8 	bl	8003a20 <HAL_GetTick>
 8007c50:	4602      	mov	r2, r0
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	1ad3      	subs	r3, r2, r3
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d901      	bls.n	8007c5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	e0fd      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c5e:	4b81      	ldr	r3, [pc, #516]	; (8007e64 <HAL_RCC_OscConfig+0x4d4>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d0f0      	beq.n	8007c4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d106      	bne.n	8007c80 <HAL_RCC_OscConfig+0x2f0>
 8007c72:	4b7d      	ldr	r3, [pc, #500]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c76:	4a7c      	ldr	r2, [pc, #496]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c78:	f043 0301 	orr.w	r3, r3, #1
 8007c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8007c7e:	e01c      	b.n	8007cba <HAL_RCC_OscConfig+0x32a>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	2b05      	cmp	r3, #5
 8007c86:	d10c      	bne.n	8007ca2 <HAL_RCC_OscConfig+0x312>
 8007c88:	4b77      	ldr	r3, [pc, #476]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c8c:	4a76      	ldr	r2, [pc, #472]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c8e:	f043 0304 	orr.w	r3, r3, #4
 8007c92:	6713      	str	r3, [r2, #112]	; 0x70
 8007c94:	4b74      	ldr	r3, [pc, #464]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c98:	4a73      	ldr	r2, [pc, #460]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007c9a:	f043 0301 	orr.w	r3, r3, #1
 8007c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8007ca0:	e00b      	b.n	8007cba <HAL_RCC_OscConfig+0x32a>
 8007ca2:	4b71      	ldr	r3, [pc, #452]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ca6:	4a70      	ldr	r2, [pc, #448]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007ca8:	f023 0301 	bic.w	r3, r3, #1
 8007cac:	6713      	str	r3, [r2, #112]	; 0x70
 8007cae:	4b6e      	ldr	r3, [pc, #440]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb2:	4a6d      	ldr	r2, [pc, #436]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007cb4:	f023 0304 	bic.w	r3, r3, #4
 8007cb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d015      	beq.n	8007cee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cc2:	f7fb fead 	bl	8003a20 <HAL_GetTick>
 8007cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cc8:	e00a      	b.n	8007ce0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cca:	f7fb fea9 	bl	8003a20 <HAL_GetTick>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	1ad3      	subs	r3, r2, r3
 8007cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d901      	bls.n	8007ce0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e0bc      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ce0:	4b61      	ldr	r3, [pc, #388]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce4:	f003 0302 	and.w	r3, r3, #2
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d0ee      	beq.n	8007cca <HAL_RCC_OscConfig+0x33a>
 8007cec:	e014      	b.n	8007d18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cee:	f7fb fe97 	bl	8003a20 <HAL_GetTick>
 8007cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007cf4:	e00a      	b.n	8007d0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007cf6:	f7fb fe93 	bl	8003a20 <HAL_GetTick>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d901      	bls.n	8007d0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e0a6      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d0c:	4b56      	ldr	r3, [pc, #344]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d10:	f003 0302 	and.w	r3, r3, #2
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d1ee      	bne.n	8007cf6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007d18:	7dfb      	ldrb	r3, [r7, #23]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d105      	bne.n	8007d2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d1e:	4b52      	ldr	r3, [pc, #328]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d22:	4a51      	ldr	r2, [pc, #324]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 8092 	beq.w	8007e58 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007d34:	4b4c      	ldr	r3, [pc, #304]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f003 030c 	and.w	r3, r3, #12
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	d05c      	beq.n	8007dfa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	699b      	ldr	r3, [r3, #24]
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d141      	bne.n	8007dcc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d48:	4b48      	ldr	r3, [pc, #288]	; (8007e6c <HAL_RCC_OscConfig+0x4dc>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d4e:	f7fb fe67 	bl	8003a20 <HAL_GetTick>
 8007d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d54:	e008      	b.n	8007d68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d56:	f7fb fe63 	bl	8003a20 <HAL_GetTick>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	d901      	bls.n	8007d68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007d64:	2303      	movs	r3, #3
 8007d66:	e078      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d68:	4b3f      	ldr	r3, [pc, #252]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d1f0      	bne.n	8007d56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	69da      	ldr	r2, [r3, #28]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a1b      	ldr	r3, [r3, #32]
 8007d7c:	431a      	orrs	r2, r3
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d82:	019b      	lsls	r3, r3, #6
 8007d84:	431a      	orrs	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8a:	085b      	lsrs	r3, r3, #1
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	041b      	lsls	r3, r3, #16
 8007d90:	431a      	orrs	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d96:	061b      	lsls	r3, r3, #24
 8007d98:	4933      	ldr	r1, [pc, #204]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d9e:	4b33      	ldr	r3, [pc, #204]	; (8007e6c <HAL_RCC_OscConfig+0x4dc>)
 8007da0:	2201      	movs	r2, #1
 8007da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007da4:	f7fb fe3c 	bl	8003a20 <HAL_GetTick>
 8007da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007daa:	e008      	b.n	8007dbe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dac:	f7fb fe38 	bl	8003a20 <HAL_GetTick>
 8007db0:	4602      	mov	r2, r0
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d901      	bls.n	8007dbe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007dba:	2303      	movs	r3, #3
 8007dbc:	e04d      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dbe:	4b2a      	ldr	r3, [pc, #168]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d0f0      	beq.n	8007dac <HAL_RCC_OscConfig+0x41c>
 8007dca:	e045      	b.n	8007e58 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dcc:	4b27      	ldr	r3, [pc, #156]	; (8007e6c <HAL_RCC_OscConfig+0x4dc>)
 8007dce:	2200      	movs	r2, #0
 8007dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dd2:	f7fb fe25 	bl	8003a20 <HAL_GetTick>
 8007dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dd8:	e008      	b.n	8007dec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dda:	f7fb fe21 	bl	8003a20 <HAL_GetTick>
 8007dde:	4602      	mov	r2, r0
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	1ad3      	subs	r3, r2, r3
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d901      	bls.n	8007dec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e036      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dec:	4b1e      	ldr	r3, [pc, #120]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d1f0      	bne.n	8007dda <HAL_RCC_OscConfig+0x44a>
 8007df8:	e02e      	b.n	8007e58 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	699b      	ldr	r3, [r3, #24]
 8007dfe:	2b01      	cmp	r3, #1
 8007e00:	d101      	bne.n	8007e06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e029      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e06:	4b18      	ldr	r3, [pc, #96]	; (8007e68 <HAL_RCC_OscConfig+0x4d8>)
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d11c      	bne.n	8007e54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d115      	bne.n	8007e54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007e2e:	4013      	ands	r3, r2
 8007e30:	687a      	ldr	r2, [r7, #4]
 8007e32:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d10d      	bne.n	8007e54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d106      	bne.n	8007e54 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d001      	beq.n	8007e58 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e000      	b.n	8007e5a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3718      	adds	r7, #24
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	40007000 	.word	0x40007000
 8007e68:	40023800 	.word	0x40023800
 8007e6c:	42470060 	.word	0x42470060

08007e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d101      	bne.n	8007e84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e0cc      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007e84:	4b68      	ldr	r3, [pc, #416]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 030f 	and.w	r3, r3, #15
 8007e8c:	683a      	ldr	r2, [r7, #0]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d90c      	bls.n	8007eac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e92:	4b65      	ldr	r3, [pc, #404]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007e94:	683a      	ldr	r2, [r7, #0]
 8007e96:	b2d2      	uxtb	r2, r2
 8007e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e9a:	4b63      	ldr	r3, [pc, #396]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 030f 	and.w	r3, r3, #15
 8007ea2:	683a      	ldr	r2, [r7, #0]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d001      	beq.n	8007eac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	e0b8      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f003 0302 	and.w	r3, r3, #2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d020      	beq.n	8007efa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 0304 	and.w	r3, r3, #4
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d005      	beq.n	8007ed0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007ec4:	4b59      	ldr	r3, [pc, #356]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	4a58      	ldr	r2, [pc, #352]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007eca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007ece:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 0308 	and.w	r3, r3, #8
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d005      	beq.n	8007ee8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007edc:	4b53      	ldr	r3, [pc, #332]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	4a52      	ldr	r2, [pc, #328]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ee2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007ee6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ee8:	4b50      	ldr	r3, [pc, #320]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	494d      	ldr	r1, [pc, #308]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d044      	beq.n	8007f90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d107      	bne.n	8007f1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007f0e:	4b47      	ldr	r3, [pc, #284]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d119      	bne.n	8007f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e07f      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d003      	beq.n	8007f2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	d107      	bne.n	8007f3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f2e:	4b3f      	ldr	r3, [pc, #252]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d109      	bne.n	8007f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e06f      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f3e:	4b3b      	ldr	r3, [pc, #236]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0302 	and.w	r3, r3, #2
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d101      	bne.n	8007f4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e067      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f4e:	4b37      	ldr	r3, [pc, #220]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	f023 0203 	bic.w	r2, r3, #3
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	4934      	ldr	r1, [pc, #208]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f60:	f7fb fd5e 	bl	8003a20 <HAL_GetTick>
 8007f64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f66:	e00a      	b.n	8007f7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f68:	f7fb fd5a 	bl	8003a20 <HAL_GetTick>
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	1ad3      	subs	r3, r2, r3
 8007f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d901      	bls.n	8007f7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	e04f      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f7e:	4b2b      	ldr	r3, [pc, #172]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	f003 020c 	and.w	r2, r3, #12
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d1eb      	bne.n	8007f68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007f90:	4b25      	ldr	r3, [pc, #148]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 030f 	and.w	r3, r3, #15
 8007f98:	683a      	ldr	r2, [r7, #0]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d20c      	bcs.n	8007fb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f9e:	4b22      	ldr	r3, [pc, #136]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007fa0:	683a      	ldr	r2, [r7, #0]
 8007fa2:	b2d2      	uxtb	r2, r2
 8007fa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fa6:	4b20      	ldr	r3, [pc, #128]	; (8008028 <HAL_RCC_ClockConfig+0x1b8>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f003 030f 	and.w	r3, r3, #15
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d001      	beq.n	8007fb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e032      	b.n	800801e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 0304 	and.w	r3, r3, #4
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d008      	beq.n	8007fd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007fc4:	4b19      	ldr	r3, [pc, #100]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007fc6:	689b      	ldr	r3, [r3, #8]
 8007fc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	4916      	ldr	r1, [pc, #88]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007fd2:	4313      	orrs	r3, r2
 8007fd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0308 	and.w	r3, r3, #8
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d009      	beq.n	8007ff6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fe2:	4b12      	ldr	r3, [pc, #72]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	00db      	lsls	r3, r3, #3
 8007ff0:	490e      	ldr	r1, [pc, #56]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007ff6:	f000 f821 	bl	800803c <HAL_RCC_GetSysClockFreq>
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	4b0b      	ldr	r3, [pc, #44]	; (800802c <HAL_RCC_ClockConfig+0x1bc>)
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	091b      	lsrs	r3, r3, #4
 8008002:	f003 030f 	and.w	r3, r3, #15
 8008006:	4a0a      	ldr	r2, [pc, #40]	; (8008030 <HAL_RCC_ClockConfig+0x1c0>)
 8008008:	5cd3      	ldrb	r3, [r2, r3]
 800800a:	fa21 f303 	lsr.w	r3, r1, r3
 800800e:	4a09      	ldr	r2, [pc, #36]	; (8008034 <HAL_RCC_ClockConfig+0x1c4>)
 8008010:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008012:	4b09      	ldr	r3, [pc, #36]	; (8008038 <HAL_RCC_ClockConfig+0x1c8>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4618      	mov	r0, r3
 8008018:	f7f9 fb4a 	bl	80016b0 <HAL_InitTick>

  return HAL_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	4618      	mov	r0, r3
 8008020:	3710      	adds	r7, #16
 8008022:	46bd      	mov	sp, r7
 8008024:	bd80      	pop	{r7, pc}
 8008026:	bf00      	nop
 8008028:	40023c00 	.word	0x40023c00
 800802c:	40023800 	.word	0x40023800
 8008030:	0800bd8c 	.word	0x0800bd8c
 8008034:	20000030 	.word	0x20000030
 8008038:	200000b0 	.word	0x200000b0

0800803c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800803c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800803e:	b085      	sub	sp, #20
 8008040:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008042:	2300      	movs	r3, #0
 8008044:	607b      	str	r3, [r7, #4]
 8008046:	2300      	movs	r3, #0
 8008048:	60fb      	str	r3, [r7, #12]
 800804a:	2300      	movs	r3, #0
 800804c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800804e:	2300      	movs	r3, #0
 8008050:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008052:	4b63      	ldr	r3, [pc, #396]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008054:	689b      	ldr	r3, [r3, #8]
 8008056:	f003 030c 	and.w	r3, r3, #12
 800805a:	2b04      	cmp	r3, #4
 800805c:	d007      	beq.n	800806e <HAL_RCC_GetSysClockFreq+0x32>
 800805e:	2b08      	cmp	r3, #8
 8008060:	d008      	beq.n	8008074 <HAL_RCC_GetSysClockFreq+0x38>
 8008062:	2b00      	cmp	r3, #0
 8008064:	f040 80b4 	bne.w	80081d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008068:	4b5e      	ldr	r3, [pc, #376]	; (80081e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800806a:	60bb      	str	r3, [r7, #8]
       break;
 800806c:	e0b3      	b.n	80081d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800806e:	4b5e      	ldr	r3, [pc, #376]	; (80081e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008070:	60bb      	str	r3, [r7, #8]
      break;
 8008072:	e0b0      	b.n	80081d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008074:	4b5a      	ldr	r3, [pc, #360]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800807c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800807e:	4b58      	ldr	r3, [pc, #352]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d04a      	beq.n	8008120 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800808a:	4b55      	ldr	r3, [pc, #340]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	099b      	lsrs	r3, r3, #6
 8008090:	f04f 0400 	mov.w	r4, #0
 8008094:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008098:	f04f 0200 	mov.w	r2, #0
 800809c:	ea03 0501 	and.w	r5, r3, r1
 80080a0:	ea04 0602 	and.w	r6, r4, r2
 80080a4:	4629      	mov	r1, r5
 80080a6:	4632      	mov	r2, r6
 80080a8:	f04f 0300 	mov.w	r3, #0
 80080ac:	f04f 0400 	mov.w	r4, #0
 80080b0:	0154      	lsls	r4, r2, #5
 80080b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80080b6:	014b      	lsls	r3, r1, #5
 80080b8:	4619      	mov	r1, r3
 80080ba:	4622      	mov	r2, r4
 80080bc:	1b49      	subs	r1, r1, r5
 80080be:	eb62 0206 	sbc.w	r2, r2, r6
 80080c2:	f04f 0300 	mov.w	r3, #0
 80080c6:	f04f 0400 	mov.w	r4, #0
 80080ca:	0194      	lsls	r4, r2, #6
 80080cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80080d0:	018b      	lsls	r3, r1, #6
 80080d2:	1a5b      	subs	r3, r3, r1
 80080d4:	eb64 0402 	sbc.w	r4, r4, r2
 80080d8:	f04f 0100 	mov.w	r1, #0
 80080dc:	f04f 0200 	mov.w	r2, #0
 80080e0:	00e2      	lsls	r2, r4, #3
 80080e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80080e6:	00d9      	lsls	r1, r3, #3
 80080e8:	460b      	mov	r3, r1
 80080ea:	4614      	mov	r4, r2
 80080ec:	195b      	adds	r3, r3, r5
 80080ee:	eb44 0406 	adc.w	r4, r4, r6
 80080f2:	f04f 0100 	mov.w	r1, #0
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	0262      	lsls	r2, r4, #9
 80080fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008100:	0259      	lsls	r1, r3, #9
 8008102:	460b      	mov	r3, r1
 8008104:	4614      	mov	r4, r2
 8008106:	4618      	mov	r0, r3
 8008108:	4621      	mov	r1, r4
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f04f 0400 	mov.w	r4, #0
 8008110:	461a      	mov	r2, r3
 8008112:	4623      	mov	r3, r4
 8008114:	f7f8 f86c 	bl	80001f0 <__aeabi_uldivmod>
 8008118:	4603      	mov	r3, r0
 800811a:	460c      	mov	r4, r1
 800811c:	60fb      	str	r3, [r7, #12]
 800811e:	e049      	b.n	80081b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008120:	4b2f      	ldr	r3, [pc, #188]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	099b      	lsrs	r3, r3, #6
 8008126:	f04f 0400 	mov.w	r4, #0
 800812a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800812e:	f04f 0200 	mov.w	r2, #0
 8008132:	ea03 0501 	and.w	r5, r3, r1
 8008136:	ea04 0602 	and.w	r6, r4, r2
 800813a:	4629      	mov	r1, r5
 800813c:	4632      	mov	r2, r6
 800813e:	f04f 0300 	mov.w	r3, #0
 8008142:	f04f 0400 	mov.w	r4, #0
 8008146:	0154      	lsls	r4, r2, #5
 8008148:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800814c:	014b      	lsls	r3, r1, #5
 800814e:	4619      	mov	r1, r3
 8008150:	4622      	mov	r2, r4
 8008152:	1b49      	subs	r1, r1, r5
 8008154:	eb62 0206 	sbc.w	r2, r2, r6
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	f04f 0400 	mov.w	r4, #0
 8008160:	0194      	lsls	r4, r2, #6
 8008162:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008166:	018b      	lsls	r3, r1, #6
 8008168:	1a5b      	subs	r3, r3, r1
 800816a:	eb64 0402 	sbc.w	r4, r4, r2
 800816e:	f04f 0100 	mov.w	r1, #0
 8008172:	f04f 0200 	mov.w	r2, #0
 8008176:	00e2      	lsls	r2, r4, #3
 8008178:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800817c:	00d9      	lsls	r1, r3, #3
 800817e:	460b      	mov	r3, r1
 8008180:	4614      	mov	r4, r2
 8008182:	195b      	adds	r3, r3, r5
 8008184:	eb44 0406 	adc.w	r4, r4, r6
 8008188:	f04f 0100 	mov.w	r1, #0
 800818c:	f04f 0200 	mov.w	r2, #0
 8008190:	02a2      	lsls	r2, r4, #10
 8008192:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008196:	0299      	lsls	r1, r3, #10
 8008198:	460b      	mov	r3, r1
 800819a:	4614      	mov	r4, r2
 800819c:	4618      	mov	r0, r3
 800819e:	4621      	mov	r1, r4
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f04f 0400 	mov.w	r4, #0
 80081a6:	461a      	mov	r2, r3
 80081a8:	4623      	mov	r3, r4
 80081aa:	f7f8 f821 	bl	80001f0 <__aeabi_uldivmod>
 80081ae:	4603      	mov	r3, r0
 80081b0:	460c      	mov	r4, r1
 80081b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80081b4:	4b0a      	ldr	r3, [pc, #40]	; (80081e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	0c1b      	lsrs	r3, r3, #16
 80081ba:	f003 0303 	and.w	r3, r3, #3
 80081be:	3301      	adds	r3, #1
 80081c0:	005b      	lsls	r3, r3, #1
 80081c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80081cc:	60bb      	str	r3, [r7, #8]
      break;
 80081ce:	e002      	b.n	80081d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081d0:	4b04      	ldr	r3, [pc, #16]	; (80081e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80081d2:	60bb      	str	r3, [r7, #8]
      break;
 80081d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081d6:	68bb      	ldr	r3, [r7, #8]
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081e0:	40023800 	.word	0x40023800
 80081e4:	00f42400 	.word	0x00f42400
 80081e8:	007a1200 	.word	0x007a1200

080081ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081ec:	b480      	push	{r7}
 80081ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081f0:	4b03      	ldr	r3, [pc, #12]	; (8008200 <HAL_RCC_GetHCLKFreq+0x14>)
 80081f2:	681b      	ldr	r3, [r3, #0]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	20000030 	.word	0x20000030

08008204 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008208:	f7ff fff0 	bl	80081ec <HAL_RCC_GetHCLKFreq>
 800820c:	4601      	mov	r1, r0
 800820e:	4b05      	ldr	r3, [pc, #20]	; (8008224 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	0a9b      	lsrs	r3, r3, #10
 8008214:	f003 0307 	and.w	r3, r3, #7
 8008218:	4a03      	ldr	r2, [pc, #12]	; (8008228 <HAL_RCC_GetPCLK1Freq+0x24>)
 800821a:	5cd3      	ldrb	r3, [r2, r3]
 800821c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008220:	4618      	mov	r0, r3
 8008222:	bd80      	pop	{r7, pc}
 8008224:	40023800 	.word	0x40023800
 8008228:	0800bd9c 	.word	0x0800bd9c

0800822c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008230:	f7ff ffdc 	bl	80081ec <HAL_RCC_GetHCLKFreq>
 8008234:	4601      	mov	r1, r0
 8008236:	4b05      	ldr	r3, [pc, #20]	; (800824c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	0b5b      	lsrs	r3, r3, #13
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	4a03      	ldr	r2, [pc, #12]	; (8008250 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008242:	5cd3      	ldrb	r3, [r2, r3]
 8008244:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008248:	4618      	mov	r0, r3
 800824a:	bd80      	pop	{r7, pc}
 800824c:	40023800 	.word	0x40023800
 8008250:	0800bd9c 	.word	0x0800bd9c

08008254 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008254:	b480      	push	{r7}
 8008256:	b083      	sub	sp, #12
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	220f      	movs	r2, #15
 8008262:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008264:	4b12      	ldr	r3, [pc, #72]	; (80082b0 <HAL_RCC_GetClockConfig+0x5c>)
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f003 0203 	and.w	r2, r3, #3
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008270:	4b0f      	ldr	r3, [pc, #60]	; (80082b0 <HAL_RCC_GetClockConfig+0x5c>)
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800827c:	4b0c      	ldr	r3, [pc, #48]	; (80082b0 <HAL_RCC_GetClockConfig+0x5c>)
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008288:	4b09      	ldr	r3, [pc, #36]	; (80082b0 <HAL_RCC_GetClockConfig+0x5c>)
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	08db      	lsrs	r3, r3, #3
 800828e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008296:	4b07      	ldr	r3, [pc, #28]	; (80082b4 <HAL_RCC_GetClockConfig+0x60>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f003 020f 	and.w	r2, r3, #15
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	601a      	str	r2, [r3, #0]
}
 80082a2:	bf00      	nop
 80082a4:	370c      	adds	r7, #12
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	40023800 	.word	0x40023800
 80082b4:	40023c00 	.word	0x40023c00

080082b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b086      	sub	sp, #24
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80082c0:	2300      	movs	r3, #0
 80082c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f003 0301 	and.w	r3, r3, #1
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d10b      	bne.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d105      	bne.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d075      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80082ec:	4bad      	ldr	r3, [pc, #692]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80082ee:	2200      	movs	r2, #0
 80082f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80082f2:	f7fb fb95 	bl	8003a20 <HAL_GetTick>
 80082f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082f8:	e008      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80082fa:	f7fb fb91 	bl	8003a20 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b02      	cmp	r3, #2
 8008306:	d901      	bls.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e18b      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800830c:	4ba6      	ldr	r3, [pc, #664]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008314:	2b00      	cmp	r3, #0
 8008316:	d1f0      	bne.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0301 	and.w	r3, r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	d009      	beq.n	8008338 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	019a      	lsls	r2, r3, #6
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	071b      	lsls	r3, r3, #28
 8008330:	499d      	ldr	r1, [pc, #628]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008332:	4313      	orrs	r3, r2
 8008334:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01f      	beq.n	8008384 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008344:	4b98      	ldr	r3, [pc, #608]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800834a:	0f1b      	lsrs	r3, r3, #28
 800834c:	f003 0307 	and.w	r3, r3, #7
 8008350:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	019a      	lsls	r2, r3, #6
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	061b      	lsls	r3, r3, #24
 800835e:	431a      	orrs	r2, r3
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	071b      	lsls	r3, r3, #28
 8008364:	4990      	ldr	r1, [pc, #576]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008366:	4313      	orrs	r3, r2
 8008368:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800836c:	4b8e      	ldr	r3, [pc, #568]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800836e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008372:	f023 021f 	bic.w	r2, r3, #31
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	69db      	ldr	r3, [r3, #28]
 800837a:	3b01      	subs	r3, #1
 800837c:	498a      	ldr	r1, [pc, #552]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800837e:	4313      	orrs	r3, r2
 8008380:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800838c:	2b00      	cmp	r3, #0
 800838e:	d00d      	beq.n	80083ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	019a      	lsls	r2, r3, #6
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	061b      	lsls	r3, r3, #24
 800839c:	431a      	orrs	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	689b      	ldr	r3, [r3, #8]
 80083a2:	071b      	lsls	r3, r3, #28
 80083a4:	4980      	ldr	r1, [pc, #512]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80083ac:	4b7d      	ldr	r3, [pc, #500]	; (80085a4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80083ae:	2201      	movs	r2, #1
 80083b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083b2:	f7fb fb35 	bl	8003a20 <HAL_GetTick>
 80083b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083b8:	e008      	b.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80083ba:	f7fb fb31 	bl	8003a20 <HAL_GetTick>
 80083be:	4602      	mov	r2, r0
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	1ad3      	subs	r3, r2, r3
 80083c4:	2b02      	cmp	r3, #2
 80083c6:	d901      	bls.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80083c8:	2303      	movs	r3, #3
 80083ca:	e12b      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80083cc:	4b76      	ldr	r3, [pc, #472]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d0f0      	beq.n	80083ba <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f003 0304 	and.w	r3, r3, #4
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d105      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d079      	beq.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80083f0:	4b6e      	ldr	r3, [pc, #440]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80083f2:	2200      	movs	r2, #0
 80083f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80083f6:	f7fb fb13 	bl	8003a20 <HAL_GetTick>
 80083fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80083fc:	e008      	b.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80083fe:	f7fb fb0f 	bl	8003a20 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	2b02      	cmp	r3, #2
 800840a:	d901      	bls.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e109      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008410:	4b65      	ldr	r3, [pc, #404]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008418:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800841c:	d0ef      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0304 	and.w	r3, r3, #4
 8008426:	2b00      	cmp	r3, #0
 8008428:	d020      	beq.n	800846c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800842a:	4b5f      	ldr	r3, [pc, #380]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800842c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008430:	0f1b      	lsrs	r3, r3, #28
 8008432:	f003 0307 	and.w	r3, r3, #7
 8008436:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	019a      	lsls	r2, r3, #6
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	695b      	ldr	r3, [r3, #20]
 8008442:	061b      	lsls	r3, r3, #24
 8008444:	431a      	orrs	r2, r3
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	071b      	lsls	r3, r3, #28
 800844a:	4957      	ldr	r1, [pc, #348]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800844c:	4313      	orrs	r3, r2
 800844e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008452:	4b55      	ldr	r3, [pc, #340]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008454:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008458:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	3b01      	subs	r3, #1
 8008462:	021b      	lsls	r3, r3, #8
 8008464:	4950      	ldr	r1, [pc, #320]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008466:	4313      	orrs	r3, r2
 8008468:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f003 0308 	and.w	r3, r3, #8
 8008474:	2b00      	cmp	r3, #0
 8008476:	d01e      	beq.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008478:	4b4b      	ldr	r3, [pc, #300]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800847a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800847e:	0e1b      	lsrs	r3, r3, #24
 8008480:	f003 030f 	and.w	r3, r3, #15
 8008484:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	019a      	lsls	r2, r3, #6
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	061b      	lsls	r3, r3, #24
 8008490:	431a      	orrs	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	699b      	ldr	r3, [r3, #24]
 8008496:	071b      	lsls	r3, r3, #28
 8008498:	4943      	ldr	r1, [pc, #268]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800849a:	4313      	orrs	r3, r2
 800849c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80084a0:	4b41      	ldr	r3, [pc, #260]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ae:	493e      	ldr	r1, [pc, #248]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084b0:	4313      	orrs	r3, r2
 80084b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80084b6:	4b3d      	ldr	r3, [pc, #244]	; (80085ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80084b8:	2201      	movs	r2, #1
 80084ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80084bc:	f7fb fab0 	bl	8003a20 <HAL_GetTick>
 80084c0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80084c2:	e008      	b.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80084c4:	f7fb faac 	bl	8003a20 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d901      	bls.n	80084d6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e0a6      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80084d6:	4b34      	ldr	r3, [pc, #208]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80084de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80084e2:	d1ef      	bne.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0320 	and.w	r3, r3, #32
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 808d 	beq.w	800860c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80084f2:	2300      	movs	r3, #0
 80084f4:	60fb      	str	r3, [r7, #12]
 80084f6:	4b2c      	ldr	r3, [pc, #176]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	4a2b      	ldr	r2, [pc, #172]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80084fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008500:	6413      	str	r3, [r2, #64]	; 0x40
 8008502:	4b29      	ldr	r3, [pc, #164]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800850a:	60fb      	str	r3, [r7, #12]
 800850c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800850e:	4b28      	ldr	r3, [pc, #160]	; (80085b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a27      	ldr	r2, [pc, #156]	; (80085b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008518:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800851a:	f7fb fa81 	bl	8003a20 <HAL_GetTick>
 800851e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008520:	e008      	b.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008522:	f7fb fa7d 	bl	8003a20 <HAL_GetTick>
 8008526:	4602      	mov	r2, r0
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	1ad3      	subs	r3, r2, r3
 800852c:	2b02      	cmp	r3, #2
 800852e:	d901      	bls.n	8008534 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8008530:	2303      	movs	r3, #3
 8008532:	e077      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008534:	4b1e      	ldr	r3, [pc, #120]	; (80085b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800853c:	2b00      	cmp	r3, #0
 800853e:	d0f0      	beq.n	8008522 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008540:	4b19      	ldr	r3, [pc, #100]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008544:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008548:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d039      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008554:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	429a      	cmp	r2, r3
 800855c:	d032      	beq.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800855e:	4b12      	ldr	r3, [pc, #72]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008562:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008566:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008568:	4b12      	ldr	r3, [pc, #72]	; (80085b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800856a:	2201      	movs	r2, #1
 800856c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800856e:	4b11      	ldr	r3, [pc, #68]	; (80085b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008570:	2200      	movs	r2, #0
 8008572:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008574:	4a0c      	ldr	r2, [pc, #48]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800857a:	4b0b      	ldr	r3, [pc, #44]	; (80085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800857c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800857e:	f003 0301 	and.w	r3, r3, #1
 8008582:	2b01      	cmp	r3, #1
 8008584:	d11e      	bne.n	80085c4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008586:	f7fb fa4b 	bl	8003a20 <HAL_GetTick>
 800858a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800858c:	e014      	b.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800858e:	f7fb fa47 	bl	8003a20 <HAL_GetTick>
 8008592:	4602      	mov	r2, r0
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	f241 3288 	movw	r2, #5000	; 0x1388
 800859c:	4293      	cmp	r3, r2
 800859e:	d90b      	bls.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80085a0:	2303      	movs	r3, #3
 80085a2:	e03f      	b.n	8008624 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80085a4:	42470068 	.word	0x42470068
 80085a8:	40023800 	.word	0x40023800
 80085ac:	42470070 	.word	0x42470070
 80085b0:	40007000 	.word	0x40007000
 80085b4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085b8:	4b1c      	ldr	r3, [pc, #112]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085bc:	f003 0302 	and.w	r3, r3, #2
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d0e4      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085d0:	d10d      	bne.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x336>
 80085d2:	4b16      	ldr	r3, [pc, #88]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80085e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085e6:	4911      	ldr	r1, [pc, #68]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085e8:	4313      	orrs	r3, r2
 80085ea:	608b      	str	r3, [r1, #8]
 80085ec:	e005      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x342>
 80085ee:	4b0f      	ldr	r3, [pc, #60]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	4a0e      	ldr	r2, [pc, #56]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80085f8:	6093      	str	r3, [r2, #8]
 80085fa:	4b0c      	ldr	r3, [pc, #48]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80085fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008606:	4909      	ldr	r1, [pc, #36]	; (800862c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008608:	4313      	orrs	r3, r2
 800860a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f003 0310 	and.w	r3, r3, #16
 8008614:	2b00      	cmp	r3, #0
 8008616:	d004      	beq.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800861e:	4b04      	ldr	r3, [pc, #16]	; (8008630 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008620:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3718      	adds	r7, #24
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}
 800862c:	40023800 	.word	0x40023800
 8008630:	424711e0 	.word	0x424711e0

08008634 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e025      	b.n	8008694 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b00      	cmp	r3, #0
 8008652:	d106      	bne.n	8008662 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f7f8 f8b9 	bl	80007d4 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2202      	movs	r2, #2
 8008666:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	3304      	adds	r3, #4
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f001 fdb1 	bl	800a1dc <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6818      	ldr	r0, [r3, #0]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	461a      	mov	r2, r3
 8008684:	6839      	ldr	r1, [r7, #0]
 8008686:	f001 fe1c 	bl	800a2c2 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2201      	movs	r2, #1
 800868e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3708      	adds	r7, #8
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d101      	bne.n	80086b8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80086b4:	2302      	movs	r3, #2
 80086b6:	e018      	b.n	80086ea <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2202      	movs	r2, #2
 80086bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	68b9      	ldr	r1, [r7, #8]
 80086c8:	4618      	mov	r0, r3
 80086ca:	f001 fe79 	bl	800a3c0 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d104      	bne.n	80086e0 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2205      	movs	r2, #5
 80086da:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80086de:	e003      	b.n	80086e8 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80086e8:	2300      	movs	r3, #0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
 80086fa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008702:	b2db      	uxtb	r3, r3
 8008704:	2b02      	cmp	r3, #2
 8008706:	d101      	bne.n	800870c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8008708:	2302      	movs	r3, #2
 800870a:	e00e      	b.n	800872a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2202      	movs	r2, #2
 8008710:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6839      	ldr	r1, [r7, #0]
 800871a:	4618      	mov	r0, r3
 800871c:	f001 fe8c 	bl	800a438 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8008728:	2300      	movs	r3, #0
}
 800872a:	4618      	mov	r0, r3
 800872c:	3708      	adds	r7, #8
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008732:	b580      	push	{r7, lr}
 8008734:	b082      	sub	sp, #8
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	e056      	b.n	80087f2 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2200      	movs	r2, #0
 8008748:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008750:	b2db      	uxtb	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d106      	bne.n	8008764 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f7f8 ff14 	bl	800158c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2202      	movs	r2, #2
 8008768:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800877a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685a      	ldr	r2, [r3, #4]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	431a      	orrs	r2, r3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	68db      	ldr	r3, [r3, #12]
 800878a:	431a      	orrs	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	431a      	orrs	r2, r3
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	695b      	ldr	r3, [r3, #20]
 8008796:	431a      	orrs	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087a0:	431a      	orrs	r2, r3
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	431a      	orrs	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6a1b      	ldr	r3, [r3, #32]
 80087ac:	ea42 0103 	orr.w	r1, r2, r3
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	430a      	orrs	r2, r1
 80087ba:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	699b      	ldr	r3, [r3, #24]
 80087c0:	0c1b      	lsrs	r3, r3, #16
 80087c2:	f003 0104 	and.w	r1, r3, #4
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	69da      	ldr	r2, [r3, #28]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80087e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80087f0:	2300      	movs	r3, #0
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3708      	adds	r7, #8
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b082      	sub	sp, #8
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e01a      	b.n	8008842 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008822:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f7f8 fef9 	bl	800161c <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b088      	sub	sp, #32
 800884e:	af00      	add	r7, sp, #0
 8008850:	60f8      	str	r0, [r7, #12]
 8008852:	60b9      	str	r1, [r7, #8]
 8008854:	603b      	str	r3, [r7, #0]
 8008856:	4613      	mov	r3, r2
 8008858:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800885a:	2300      	movs	r3, #0
 800885c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <HAL_SPI_Transmit+0x22>
 8008868:	2302      	movs	r3, #2
 800886a:	e11e      	b.n	8008aaa <HAL_SPI_Transmit+0x260>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008874:	f7fb f8d4 	bl	8003a20 <HAL_GetTick>
 8008878:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800887a:	88fb      	ldrh	r3, [r7, #6]
 800887c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008884:	b2db      	uxtb	r3, r3
 8008886:	2b01      	cmp	r3, #1
 8008888:	d002      	beq.n	8008890 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800888a:	2302      	movs	r3, #2
 800888c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800888e:	e103      	b.n	8008a98 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d002      	beq.n	800889c <HAL_SPI_Transmit+0x52>
 8008896:	88fb      	ldrh	r3, [r7, #6]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d102      	bne.n	80088a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80088a0:	e0fa      	b.n	8008a98 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2203      	movs	r2, #3
 80088a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	88fa      	ldrh	r2, [r7, #6]
 80088ba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	88fa      	ldrh	r2, [r7, #6]
 80088c0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2200      	movs	r2, #0
 80088c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088e8:	d107      	bne.n	80088fa <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008904:	2b40      	cmp	r3, #64	; 0x40
 8008906:	d007      	beq.n	8008918 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008916:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008920:	d14b      	bne.n	80089ba <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d002      	beq.n	8008930 <HAL_SPI_Transmit+0xe6>
 800892a:	8afb      	ldrh	r3, [r7, #22]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d13e      	bne.n	80089ae <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008934:	881a      	ldrh	r2, [r3, #0]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008940:	1c9a      	adds	r2, r3, #2
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800894a:	b29b      	uxth	r3, r3
 800894c:	3b01      	subs	r3, #1
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008954:	e02b      	b.n	80089ae <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	f003 0302 	and.w	r3, r3, #2
 8008960:	2b02      	cmp	r3, #2
 8008962:	d112      	bne.n	800898a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008968:	881a      	ldrh	r2, [r3, #0]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008974:	1c9a      	adds	r2, r3, #2
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800897e:	b29b      	uxth	r3, r3
 8008980:	3b01      	subs	r3, #1
 8008982:	b29a      	uxth	r2, r3
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	86da      	strh	r2, [r3, #54]	; 0x36
 8008988:	e011      	b.n	80089ae <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800898a:	f7fb f849 	bl	8003a20 <HAL_GetTick>
 800898e:	4602      	mov	r2, r0
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	1ad3      	subs	r3, r2, r3
 8008994:	683a      	ldr	r2, [r7, #0]
 8008996:	429a      	cmp	r2, r3
 8008998:	d803      	bhi.n	80089a2 <HAL_SPI_Transmit+0x158>
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a0:	d102      	bne.n	80089a8 <HAL_SPI_Transmit+0x15e>
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d102      	bne.n	80089ae <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80089a8:	2303      	movs	r3, #3
 80089aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80089ac:	e074      	b.n	8008a98 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1ce      	bne.n	8008956 <HAL_SPI_Transmit+0x10c>
 80089b8:	e04c      	b.n	8008a54 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d002      	beq.n	80089c8 <HAL_SPI_Transmit+0x17e>
 80089c2:	8afb      	ldrh	r3, [r7, #22]
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d140      	bne.n	8008a4a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	330c      	adds	r3, #12
 80089d2:	7812      	ldrb	r2, [r2, #0]
 80089d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089da:	1c5a      	adds	r2, r3, #1
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	3b01      	subs	r3, #1
 80089e8:	b29a      	uxth	r2, r3
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80089ee:	e02c      	b.n	8008a4a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f003 0302 	and.w	r3, r3, #2
 80089fa:	2b02      	cmp	r3, #2
 80089fc:	d113      	bne.n	8008a26 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	330c      	adds	r3, #12
 8008a08:	7812      	ldrb	r2, [r2, #0]
 8008a0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a10:	1c5a      	adds	r2, r3, #1
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a24:	e011      	b.n	8008a4a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a26:	f7fa fffb 	bl	8003a20 <HAL_GetTick>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	683a      	ldr	r2, [r7, #0]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d803      	bhi.n	8008a3e <HAL_SPI_Transmit+0x1f4>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3c:	d102      	bne.n	8008a44 <HAL_SPI_Transmit+0x1fa>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d102      	bne.n	8008a4a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a48:	e026      	b.n	8008a98 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a4e:	b29b      	uxth	r3, r3
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1cd      	bne.n	80089f0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008a54:	69ba      	ldr	r2, [r7, #24]
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f000 fbb3 	bl	80091c4 <SPI_EndRxTxTransaction>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d002      	beq.n	8008a6a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2220      	movs	r2, #32
 8008a68:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10a      	bne.n	8008a88 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a72:	2300      	movs	r3, #0
 8008a74:	613b      	str	r3, [r7, #16]
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	613b      	str	r3, [r7, #16]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	613b      	str	r3, [r7, #16]
 8008a86:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	77fb      	strb	r3, [r7, #31]
 8008a94:	e000      	b.n	8008a98 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008a96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	2201      	movs	r2, #1
 8008a9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008aa8:	7ffb      	ldrb	r3, [r7, #31]
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3720      	adds	r7, #32
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}

08008ab2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ab2:	b580      	push	{r7, lr}
 8008ab4:	b088      	sub	sp, #32
 8008ab6:	af02      	add	r7, sp, #8
 8008ab8:	60f8      	str	r0, [r7, #12]
 8008aba:	60b9      	str	r1, [r7, #8]
 8008abc:	603b      	str	r3, [r7, #0]
 8008abe:	4613      	mov	r3, r2
 8008ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ace:	d112      	bne.n	8008af6 <HAL_SPI_Receive+0x44>
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d10e      	bne.n	8008af6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2204      	movs	r2, #4
 8008adc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008ae0:	88fa      	ldrh	r2, [r7, #6]
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	68ba      	ldr	r2, [r7, #8]
 8008aea:	68b9      	ldr	r1, [r7, #8]
 8008aec:	68f8      	ldr	r0, [r7, #12]
 8008aee:	f000 f8e9 	bl	8008cc4 <HAL_SPI_TransmitReceive>
 8008af2:	4603      	mov	r3, r0
 8008af4:	e0e2      	b.n	8008cbc <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d101      	bne.n	8008b04 <HAL_SPI_Receive+0x52>
 8008b00:	2302      	movs	r3, #2
 8008b02:	e0db      	b.n	8008cbc <HAL_SPI_Receive+0x20a>
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b0c:	f7fa ff88 	bl	8003a20 <HAL_GetTick>
 8008b10:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d002      	beq.n	8008b24 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008b1e:	2302      	movs	r3, #2
 8008b20:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b22:	e0c2      	b.n	8008caa <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d002      	beq.n	8008b30 <HAL_SPI_Receive+0x7e>
 8008b2a:	88fb      	ldrh	r3, [r7, #6]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d102      	bne.n	8008b36 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008b34:	e0b9      	b.n	8008caa <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2204      	movs	r2, #4
 8008b3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	88fa      	ldrh	r2, [r7, #6]
 8008b4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	88fa      	ldrh	r2, [r7, #6]
 8008b54:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b7c:	d107      	bne.n	8008b8e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b98:	2b40      	cmp	r3, #64	; 0x40
 8008b9a:	d007      	beq.n	8008bac <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008baa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d162      	bne.n	8008c7a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008bb4:	e02e      	b.n	8008c14 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	2b01      	cmp	r3, #1
 8008bc2:	d115      	bne.n	8008bf0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f103 020c 	add.w	r2, r3, #12
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd0:	7812      	ldrb	r2, [r2, #0]
 8008bd2:	b2d2      	uxtb	r2, r2
 8008bd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bda:	1c5a      	adds	r2, r3, #1
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	3b01      	subs	r3, #1
 8008be8:	b29a      	uxth	r2, r3
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008bee:	e011      	b.n	8008c14 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bf0:	f7fa ff16 	bl	8003a20 <HAL_GetTick>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	1ad3      	subs	r3, r2, r3
 8008bfa:	683a      	ldr	r2, [r7, #0]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d803      	bhi.n	8008c08 <HAL_SPI_Receive+0x156>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c06:	d102      	bne.n	8008c0e <HAL_SPI_Receive+0x15c>
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d102      	bne.n	8008c14 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c12:	e04a      	b.n	8008caa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1cb      	bne.n	8008bb6 <HAL_SPI_Receive+0x104>
 8008c1e:	e031      	b.n	8008c84 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d113      	bne.n	8008c56 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68da      	ldr	r2, [r3, #12]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c38:	b292      	uxth	r2, r2
 8008c3a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c40:	1c9a      	adds	r2, r3, #2
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c54:	e011      	b.n	8008c7a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c56:	f7fa fee3 	bl	8003a20 <HAL_GetTick>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	1ad3      	subs	r3, r2, r3
 8008c60:	683a      	ldr	r2, [r7, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d803      	bhi.n	8008c6e <HAL_SPI_Receive+0x1bc>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c6c:	d102      	bne.n	8008c74 <HAL_SPI_Receive+0x1c2>
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d102      	bne.n	8008c7a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008c74:	2303      	movs	r3, #3
 8008c76:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c78:	e017      	b.n	8008caa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1cd      	bne.n	8008c20 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c84:	693a      	ldr	r2, [r7, #16]
 8008c86:	6839      	ldr	r1, [r7, #0]
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 fa35 	bl	80090f8 <SPI_EndRxTransaction>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d002      	beq.n	8008c9a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2220      	movs	r2, #32
 8008c98:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d002      	beq.n	8008ca8 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	75fb      	strb	r3, [r7, #23]
 8008ca6:	e000      	b.n	8008caa <HAL_SPI_Receive+0x1f8>
  }

error :
 8008ca8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2201      	movs	r2, #1
 8008cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3718      	adds	r7, #24
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b08c      	sub	sp, #48	; 0x30
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <HAL_SPI_TransmitReceive+0x26>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e18a      	b.n	8009000 <HAL_SPI_TransmitReceive+0x33c>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008cf2:	f7fa fe95 	bl	8003a20 <HAL_GetTick>
 8008cf6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008d08:	887b      	ldrh	r3, [r7, #2]
 8008d0a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d00f      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d1a:	d107      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d103      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
 8008d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d003      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d32:	e15b      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d005      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d002      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d40:	887b      	ldrh	r3, [r7, #2]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d103      	bne.n	8008d4e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d4c:	e14e      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	2b04      	cmp	r3, #4
 8008d58:	d003      	beq.n	8008d62 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	887a      	ldrh	r2, [r7, #2]
 8008d72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	887a      	ldrh	r2, [r7, #2]
 8008d78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	68ba      	ldr	r2, [r7, #8]
 8008d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	887a      	ldrh	r2, [r7, #2]
 8008d84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	887a      	ldrh	r2, [r7, #2]
 8008d8a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008da2:	2b40      	cmp	r3, #64	; 0x40
 8008da4:	d007      	beq.n	8008db6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dbe:	d178      	bne.n	8008eb2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_TransmitReceive+0x10a>
 8008dc8:	8b7b      	ldrh	r3, [r7, #26]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d166      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd2:	881a      	ldrh	r2, [r3, #0]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dde:	1c9a      	adds	r2, r3, #2
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008df2:	e053      	b.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d11b      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d016      	beq.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d113      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e16:	881a      	ldrh	r2, [r3, #0]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e22:	1c9a      	adds	r2, r3, #2
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f003 0301 	and.w	r3, r3, #1
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d119      	bne.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d014      	beq.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68da      	ldr	r2, [r3, #12]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5c:	b292      	uxth	r2, r2
 8008e5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e64:	1c9a      	adds	r2, r3, #2
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	3b01      	subs	r3, #1
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e7c:	f7fa fdd0 	bl	8003a20 <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d807      	bhi.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e92:	d003      	beq.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008e9a:	e0a7      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1a6      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1a1      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008eb0:	e07c      	b.n	8008fac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d002      	beq.n	8008ec0 <HAL_SPI_TransmitReceive+0x1fc>
 8008eba:	8b7b      	ldrh	r3, [r7, #26]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d16b      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	7812      	ldrb	r2, [r2, #0]
 8008ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ee6:	e057      	b.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d11c      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d017      	beq.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d114      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	7812      	ldrb	r2, [r2, #0]
 8008f12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29a      	uxth	r2, r3
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f003 0301 	and.w	r3, r3, #1
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d119      	bne.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d014      	beq.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5a:	1c5a      	adds	r2, r3, #1
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	3b01      	subs	r3, #1
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f72:	f7fa fd55 	bl	8003a20 <HAL_GetTick>
 8008f76:	4602      	mov	r2, r0
 8008f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d803      	bhi.n	8008f8a <HAL_SPI_TransmitReceive+0x2c6>
 8008f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f88:	d102      	bne.n	8008f90 <HAL_SPI_TransmitReceive+0x2cc>
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d103      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008f90:	2303      	movs	r3, #3
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008f96:	e029      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1a2      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d19d      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f907 	bl	80091c4 <SPI_EndRxTxTransaction>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d006      	beq.n	8008fca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2220      	movs	r2, #32
 8008fc6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008fc8:	e010      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10b      	bne.n	8008fea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	617b      	str	r3, [r7, #20]
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	e000      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008fea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009000:	4618      	mov	r0, r3
 8009002:	3730      	adds	r7, #48	; 0x30
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009016:	b2db      	uxtb	r3, r3
}
 8009018:	4618      	mov	r0, r3
 800901a:	370c      	adds	r7, #12
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b084      	sub	sp, #16
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	603b      	str	r3, [r7, #0]
 8009030:	4613      	mov	r3, r2
 8009032:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009034:	e04c      	b.n	80090d0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d048      	beq.n	80090d0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800903e:	f7fa fcef 	bl	8003a20 <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	683a      	ldr	r2, [r7, #0]
 800904a:	429a      	cmp	r2, r3
 800904c:	d902      	bls.n	8009054 <SPI_WaitFlagStateUntilTimeout+0x30>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d13d      	bne.n	80090d0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	685a      	ldr	r2, [r3, #4]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009062:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800906c:	d111      	bne.n	8009092 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009076:	d004      	beq.n	8009082 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009080:	d107      	bne.n	8009092 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009090:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800909a:	d10f      	bne.n	80090bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	681a      	ldr	r2, [r3, #0]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80090ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	2201      	movs	r2, #1
 80090c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e00f      	b.n	80090f0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	689a      	ldr	r2, [r3, #8]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4013      	ands	r3, r2
 80090da:	68ba      	ldr	r2, [r7, #8]
 80090dc:	429a      	cmp	r2, r3
 80090de:	bf0c      	ite	eq
 80090e0:	2301      	moveq	r3, #1
 80090e2:	2300      	movne	r3, #0
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	461a      	mov	r2, r3
 80090e8:	79fb      	ldrb	r3, [r7, #7]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d1a3      	bne.n	8009036 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af02      	add	r7, sp, #8
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	685b      	ldr	r3, [r3, #4]
 8009108:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800910c:	d111      	bne.n	8009132 <SPI_EndRxTransaction+0x3a>
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009116:	d004      	beq.n	8009122 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009120:	d107      	bne.n	8009132 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009130:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800913a:	d12a      	bne.n	8009192 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009144:	d012      	beq.n	800916c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	2200      	movs	r2, #0
 800914e:	2180      	movs	r1, #128	; 0x80
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f7ff ff67 	bl	8009024 <SPI_WaitFlagStateUntilTimeout>
 8009156:	4603      	mov	r3, r0
 8009158:	2b00      	cmp	r3, #0
 800915a:	d02d      	beq.n	80091b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009160:	f043 0220 	orr.w	r2, r3, #32
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e026      	b.n	80091ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	9300      	str	r3, [sp, #0]
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2200      	movs	r2, #0
 8009174:	2101      	movs	r1, #1
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f7ff ff54 	bl	8009024 <SPI_WaitFlagStateUntilTimeout>
 800917c:	4603      	mov	r3, r0
 800917e:	2b00      	cmp	r3, #0
 8009180:	d01a      	beq.n	80091b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009186:	f043 0220 	orr.w	r2, r3, #32
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	e013      	b.n	80091ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2200      	movs	r2, #0
 800919a:	2101      	movs	r1, #1
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f7ff ff41 	bl	8009024 <SPI_WaitFlagStateUntilTimeout>
 80091a2:	4603      	mov	r3, r0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d007      	beq.n	80091b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ac:	f043 0220 	orr.w	r2, r3, #32
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80091b4:	2303      	movs	r3, #3
 80091b6:	e000      	b.n	80091ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
	...

080091c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b088      	sub	sp, #32
 80091c8:	af02      	add	r7, sp, #8
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80091d0:	4b1b      	ldr	r3, [pc, #108]	; (8009240 <SPI_EndRxTxTransaction+0x7c>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a1b      	ldr	r2, [pc, #108]	; (8009244 <SPI_EndRxTxTransaction+0x80>)
 80091d6:	fba2 2303 	umull	r2, r3, r2, r3
 80091da:	0d5b      	lsrs	r3, r3, #21
 80091dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80091e0:	fb02 f303 	mul.w	r3, r2, r3
 80091e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091ee:	d112      	bne.n	8009216 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	9300      	str	r3, [sp, #0]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	2200      	movs	r2, #0
 80091f8:	2180      	movs	r1, #128	; 0x80
 80091fa:	68f8      	ldr	r0, [r7, #12]
 80091fc:	f7ff ff12 	bl	8009024 <SPI_WaitFlagStateUntilTimeout>
 8009200:	4603      	mov	r3, r0
 8009202:	2b00      	cmp	r3, #0
 8009204:	d016      	beq.n	8009234 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800920a:	f043 0220 	orr.w	r2, r3, #32
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009212:	2303      	movs	r3, #3
 8009214:	e00f      	b.n	8009236 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d00a      	beq.n	8009232 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	3b01      	subs	r3, #1
 8009220:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800922c:	2b80      	cmp	r3, #128	; 0x80
 800922e:	d0f2      	beq.n	8009216 <SPI_EndRxTxTransaction+0x52>
 8009230:	e000      	b.n	8009234 <SPI_EndRxTxTransaction+0x70>
        break;
 8009232:	bf00      	nop
  }

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	20000030 	.word	0x20000030
 8009244:	165e9f81 	.word	0x165e9f81

08009248 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d101      	bne.n	800925a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e01d      	b.n	8009296 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009260:	b2db      	uxtb	r3, r3
 8009262:	2b00      	cmp	r3, #0
 8009264:	d106      	bne.n	8009274 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f7f8 fb20 	bl	80018b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2202      	movs	r2, #2
 8009278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	3304      	adds	r3, #4
 8009284:	4619      	mov	r1, r3
 8009286:	4610      	mov	r0, r2
 8009288:	f000 fa14 	bl	80096b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3708      	adds	r7, #8
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800929e:	b480      	push	{r7}
 80092a0:	b085      	sub	sp, #20
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68da      	ldr	r2, [r3, #12]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f042 0201 	orr.w	r2, r2, #1
 80092b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	f003 0307 	and.w	r3, r3, #7
 80092c0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2b06      	cmp	r3, #6
 80092c6:	d007      	beq.n	80092d8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f042 0201 	orr.w	r2, r2, #1
 80092d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092d8:	2300      	movs	r3, #0
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3714      	adds	r7, #20
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr

080092e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b082      	sub	sp, #8
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d122      	bne.n	8009342 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	f003 0302 	and.w	r3, r3, #2
 8009306:	2b02      	cmp	r3, #2
 8009308:	d11b      	bne.n	8009342 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f06f 0202 	mvn.w	r2, #2
 8009312:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	699b      	ldr	r3, [r3, #24]
 8009320:	f003 0303 	and.w	r3, r3, #3
 8009324:	2b00      	cmp	r3, #0
 8009326:	d003      	beq.n	8009330 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f9a5 	bl	8009678 <HAL_TIM_IC_CaptureCallback>
 800932e:	e005      	b.n	800933c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 f997 	bl	8009664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 f9a8 	bl	800968c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	691b      	ldr	r3, [r3, #16]
 8009348:	f003 0304 	and.w	r3, r3, #4
 800934c:	2b04      	cmp	r3, #4
 800934e:	d122      	bne.n	8009396 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	f003 0304 	and.w	r3, r3, #4
 800935a:	2b04      	cmp	r3, #4
 800935c:	d11b      	bne.n	8009396 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f06f 0204 	mvn.w	r2, #4
 8009366:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2202      	movs	r2, #2
 800936c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009378:	2b00      	cmp	r3, #0
 800937a:	d003      	beq.n	8009384 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 f97b 	bl	8009678 <HAL_TIM_IC_CaptureCallback>
 8009382:	e005      	b.n	8009390 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 f96d 	bl	8009664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f97e 	bl	800968c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d122      	bne.n	80093ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68db      	ldr	r3, [r3, #12]
 80093aa:	f003 0308 	and.w	r3, r3, #8
 80093ae:	2b08      	cmp	r3, #8
 80093b0:	d11b      	bne.n	80093ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f06f 0208 	mvn.w	r2, #8
 80093ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2204      	movs	r2, #4
 80093c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	69db      	ldr	r3, [r3, #28]
 80093c8:	f003 0303 	and.w	r3, r3, #3
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d003      	beq.n	80093d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f951 	bl	8009678 <HAL_TIM_IC_CaptureCallback>
 80093d6:	e005      	b.n	80093e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f000 f943 	bl	8009664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f954 	bl	800968c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	f003 0310 	and.w	r3, r3, #16
 80093f4:	2b10      	cmp	r3, #16
 80093f6:	d122      	bne.n	800943e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f003 0310 	and.w	r3, r3, #16
 8009402:	2b10      	cmp	r3, #16
 8009404:	d11b      	bne.n	800943e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f06f 0210 	mvn.w	r2, #16
 800940e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2208      	movs	r2, #8
 8009414:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	69db      	ldr	r3, [r3, #28]
 800941c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009420:	2b00      	cmp	r3, #0
 8009422:	d003      	beq.n	800942c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f000 f927 	bl	8009678 <HAL_TIM_IC_CaptureCallback>
 800942a:	e005      	b.n	8009438 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f000 f919 	bl	8009664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 f92a 	bl	800968c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2200      	movs	r2, #0
 800943c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	2b01      	cmp	r3, #1
 800944a:	d10e      	bne.n	800946a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b01      	cmp	r3, #1
 8009458:	d107      	bne.n	800946a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f06f 0201 	mvn.w	r2, #1
 8009462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f7f8 f841 	bl	80014ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009474:	2b80      	cmp	r3, #128	; 0x80
 8009476:	d10e      	bne.n	8009496 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009482:	2b80      	cmp	r3, #128	; 0x80
 8009484:	d107      	bne.n	8009496 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800948e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 facf 	bl	8009a34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a0:	2b40      	cmp	r3, #64	; 0x40
 80094a2:	d10e      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	68db      	ldr	r3, [r3, #12]
 80094aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ae:	2b40      	cmp	r3, #64	; 0x40
 80094b0:	d107      	bne.n	80094c2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f000 f8ef 	bl	80096a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	f003 0320 	and.w	r3, r3, #32
 80094cc:	2b20      	cmp	r3, #32
 80094ce:	d10e      	bne.n	80094ee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	f003 0320 	and.w	r3, r3, #32
 80094da:	2b20      	cmp	r3, #32
 80094dc:	d107      	bne.n	80094ee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f06f 0220 	mvn.w	r2, #32
 80094e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fa99 	bl	8009a20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80094ee:	bf00      	nop
 80094f0:	3708      	adds	r7, #8
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b084      	sub	sp, #16
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
 80094fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009506:	2b01      	cmp	r3, #1
 8009508:	d101      	bne.n	800950e <HAL_TIM_ConfigClockSource+0x18>
 800950a:	2302      	movs	r3, #2
 800950c:	e0a6      	b.n	800965c <HAL_TIM_ConfigClockSource+0x166>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2202      	movs	r2, #2
 800951a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800952c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009534:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	2b40      	cmp	r3, #64	; 0x40
 8009544:	d067      	beq.n	8009616 <HAL_TIM_ConfigClockSource+0x120>
 8009546:	2b40      	cmp	r3, #64	; 0x40
 8009548:	d80b      	bhi.n	8009562 <HAL_TIM_ConfigClockSource+0x6c>
 800954a:	2b10      	cmp	r3, #16
 800954c:	d073      	beq.n	8009636 <HAL_TIM_ConfigClockSource+0x140>
 800954e:	2b10      	cmp	r3, #16
 8009550:	d802      	bhi.n	8009558 <HAL_TIM_ConfigClockSource+0x62>
 8009552:	2b00      	cmp	r3, #0
 8009554:	d06f      	beq.n	8009636 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009556:	e078      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009558:	2b20      	cmp	r3, #32
 800955a:	d06c      	beq.n	8009636 <HAL_TIM_ConfigClockSource+0x140>
 800955c:	2b30      	cmp	r3, #48	; 0x30
 800955e:	d06a      	beq.n	8009636 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8009560:	e073      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009562:	2b70      	cmp	r3, #112	; 0x70
 8009564:	d00d      	beq.n	8009582 <HAL_TIM_ConfigClockSource+0x8c>
 8009566:	2b70      	cmp	r3, #112	; 0x70
 8009568:	d804      	bhi.n	8009574 <HAL_TIM_ConfigClockSource+0x7e>
 800956a:	2b50      	cmp	r3, #80	; 0x50
 800956c:	d033      	beq.n	80095d6 <HAL_TIM_ConfigClockSource+0xe0>
 800956e:	2b60      	cmp	r3, #96	; 0x60
 8009570:	d041      	beq.n	80095f6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009572:	e06a      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009578:	d066      	beq.n	8009648 <HAL_TIM_ConfigClockSource+0x152>
 800957a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800957e:	d017      	beq.n	80095b0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8009580:	e063      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6818      	ldr	r0, [r3, #0]
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	6899      	ldr	r1, [r3, #8]
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	685a      	ldr	r2, [r3, #4]
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	f000 f9a9 	bl	80098e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80095a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	609a      	str	r2, [r3, #8]
      break;
 80095ae:	e04c      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6818      	ldr	r0, [r3, #0]
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	6899      	ldr	r1, [r3, #8]
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	685a      	ldr	r2, [r3, #4]
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	f000 f992 	bl	80098e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	689a      	ldr	r2, [r3, #8]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80095d2:	609a      	str	r2, [r3, #8]
      break;
 80095d4:	e039      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6818      	ldr	r0, [r3, #0]
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	6859      	ldr	r1, [r3, #4]
 80095de:	683b      	ldr	r3, [r7, #0]
 80095e0:	68db      	ldr	r3, [r3, #12]
 80095e2:	461a      	mov	r2, r3
 80095e4:	f000 f906 	bl	80097f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2150      	movs	r1, #80	; 0x50
 80095ee:	4618      	mov	r0, r3
 80095f0:	f000 f95f 	bl	80098b2 <TIM_ITRx_SetConfig>
      break;
 80095f4:	e029      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6818      	ldr	r0, [r3, #0]
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	6859      	ldr	r1, [r3, #4]
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	461a      	mov	r2, r3
 8009604:	f000 f925 	bl	8009852 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2160      	movs	r1, #96	; 0x60
 800960e:	4618      	mov	r0, r3
 8009610:	f000 f94f 	bl	80098b2 <TIM_ITRx_SetConfig>
      break;
 8009614:	e019      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6818      	ldr	r0, [r3, #0]
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	6859      	ldr	r1, [r3, #4]
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	461a      	mov	r2, r3
 8009624:	f000 f8e6 	bl	80097f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	2140      	movs	r1, #64	; 0x40
 800962e:	4618      	mov	r0, r3
 8009630:	f000 f93f 	bl	80098b2 <TIM_ITRx_SetConfig>
      break;
 8009634:	e009      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4619      	mov	r1, r3
 8009640:	4610      	mov	r0, r2
 8009642:	f000 f936 	bl	80098b2 <TIM_ITRx_SetConfig>
      break;
 8009646:	e000      	b.n	800964a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009648:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2200      	movs	r2, #0
 8009656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800965a:	2300      	movs	r3, #0
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009664:	b480      	push	{r7}
 8009666:	b083      	sub	sp, #12
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009678:	b480      	push	{r7}
 800967a:	b083      	sub	sp, #12
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009680:	bf00      	nop
 8009682:	370c      	adds	r7, #12
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009694:	bf00      	nop
 8009696:	370c      	adds	r7, #12
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80096a8:	bf00      	nop
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	4a40      	ldr	r2, [pc, #256]	; (80097c8 <TIM_Base_SetConfig+0x114>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d013      	beq.n	80096f4 <TIM_Base_SetConfig+0x40>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096d2:	d00f      	beq.n	80096f4 <TIM_Base_SetConfig+0x40>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	4a3d      	ldr	r2, [pc, #244]	; (80097cc <TIM_Base_SetConfig+0x118>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d00b      	beq.n	80096f4 <TIM_Base_SetConfig+0x40>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	4a3c      	ldr	r2, [pc, #240]	; (80097d0 <TIM_Base_SetConfig+0x11c>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d007      	beq.n	80096f4 <TIM_Base_SetConfig+0x40>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	4a3b      	ldr	r2, [pc, #236]	; (80097d4 <TIM_Base_SetConfig+0x120>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d003      	beq.n	80096f4 <TIM_Base_SetConfig+0x40>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	4a3a      	ldr	r2, [pc, #232]	; (80097d8 <TIM_Base_SetConfig+0x124>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d108      	bne.n	8009706 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	4313      	orrs	r3, r2
 8009704:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a2f      	ldr	r2, [pc, #188]	; (80097c8 <TIM_Base_SetConfig+0x114>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d02b      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009714:	d027      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a2c      	ldr	r2, [pc, #176]	; (80097cc <TIM_Base_SetConfig+0x118>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d023      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a2b      	ldr	r2, [pc, #172]	; (80097d0 <TIM_Base_SetConfig+0x11c>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d01f      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	4a2a      	ldr	r2, [pc, #168]	; (80097d4 <TIM_Base_SetConfig+0x120>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d01b      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	4a29      	ldr	r2, [pc, #164]	; (80097d8 <TIM_Base_SetConfig+0x124>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d017      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4a28      	ldr	r2, [pc, #160]	; (80097dc <TIM_Base_SetConfig+0x128>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d013      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	4a27      	ldr	r2, [pc, #156]	; (80097e0 <TIM_Base_SetConfig+0x12c>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d00f      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a26      	ldr	r2, [pc, #152]	; (80097e4 <TIM_Base_SetConfig+0x130>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d00b      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	4a25      	ldr	r2, [pc, #148]	; (80097e8 <TIM_Base_SetConfig+0x134>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d007      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	4a24      	ldr	r2, [pc, #144]	; (80097ec <TIM_Base_SetConfig+0x138>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d003      	beq.n	8009766 <TIM_Base_SetConfig+0xb2>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	4a23      	ldr	r2, [pc, #140]	; (80097f0 <TIM_Base_SetConfig+0x13c>)
 8009762:	4293      	cmp	r3, r2
 8009764:	d108      	bne.n	8009778 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800976c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	4313      	orrs	r3, r2
 8009776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	695b      	ldr	r3, [r3, #20]
 8009782:	4313      	orrs	r3, r2
 8009784:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	689a      	ldr	r2, [r3, #8]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a0a      	ldr	r2, [pc, #40]	; (80097c8 <TIM_Base_SetConfig+0x114>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d003      	beq.n	80097ac <TIM_Base_SetConfig+0xf8>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	4a0c      	ldr	r2, [pc, #48]	; (80097d8 <TIM_Base_SetConfig+0x124>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d103      	bne.n	80097b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	691a      	ldr	r2, [r3, #16]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	615a      	str	r2, [r3, #20]
}
 80097ba:	bf00      	nop
 80097bc:	3714      	adds	r7, #20
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr
 80097c6:	bf00      	nop
 80097c8:	40010000 	.word	0x40010000
 80097cc:	40000400 	.word	0x40000400
 80097d0:	40000800 	.word	0x40000800
 80097d4:	40000c00 	.word	0x40000c00
 80097d8:	40010400 	.word	0x40010400
 80097dc:	40014000 	.word	0x40014000
 80097e0:	40014400 	.word	0x40014400
 80097e4:	40014800 	.word	0x40014800
 80097e8:	40001800 	.word	0x40001800
 80097ec:	40001c00 	.word	0x40001c00
 80097f0:	40002000 	.word	0x40002000

080097f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b087      	sub	sp, #28
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a1b      	ldr	r3, [r3, #32]
 8009804:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6a1b      	ldr	r3, [r3, #32]
 800980a:	f023 0201 	bic.w	r2, r3, #1
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800981e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	011b      	lsls	r3, r3, #4
 8009824:	693a      	ldr	r2, [r7, #16]
 8009826:	4313      	orrs	r3, r2
 8009828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f023 030a 	bic.w	r3, r3, #10
 8009830:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009832:	697a      	ldr	r2, [r7, #20]
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	4313      	orrs	r3, r2
 8009838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	693a      	ldr	r2, [r7, #16]
 800983e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	697a      	ldr	r2, [r7, #20]
 8009844:	621a      	str	r2, [r3, #32]
}
 8009846:	bf00      	nop
 8009848:	371c      	adds	r7, #28
 800984a:	46bd      	mov	sp, r7
 800984c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009850:	4770      	bx	lr

08009852 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009852:	b480      	push	{r7}
 8009854:	b087      	sub	sp, #28
 8009856:	af00      	add	r7, sp, #0
 8009858:	60f8      	str	r0, [r7, #12]
 800985a:	60b9      	str	r1, [r7, #8]
 800985c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	6a1b      	ldr	r3, [r3, #32]
 8009862:	f023 0210 	bic.w	r2, r3, #16
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	699b      	ldr	r3, [r3, #24]
 800986e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6a1b      	ldr	r3, [r3, #32]
 8009874:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800987c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	031b      	lsls	r3, r3, #12
 8009882:	697a      	ldr	r2, [r7, #20]
 8009884:	4313      	orrs	r3, r2
 8009886:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800988e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	011b      	lsls	r3, r3, #4
 8009894:	693a      	ldr	r2, [r7, #16]
 8009896:	4313      	orrs	r3, r2
 8009898:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	697a      	ldr	r2, [r7, #20]
 800989e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	693a      	ldr	r2, [r7, #16]
 80098a4:	621a      	str	r2, [r3, #32]
}
 80098a6:	bf00      	nop
 80098a8:	371c      	adds	r7, #28
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b085      	sub	sp, #20
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
 80098ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	4313      	orrs	r3, r2
 80098d0:	f043 0307 	orr.w	r3, r3, #7
 80098d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	609a      	str	r2, [r3, #8]
}
 80098dc:	bf00      	nop
 80098de:	3714      	adds	r7, #20
 80098e0:	46bd      	mov	sp, r7
 80098e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e6:	4770      	bx	lr

080098e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b087      	sub	sp, #28
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	607a      	str	r2, [r7, #4]
 80098f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009902:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	021a      	lsls	r2, r3, #8
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	431a      	orrs	r2, r3
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	4313      	orrs	r3, r2
 8009910:	697a      	ldr	r2, [r7, #20]
 8009912:	4313      	orrs	r3, r2
 8009914:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	697a      	ldr	r2, [r7, #20]
 800991a:	609a      	str	r2, [r3, #8]
}
 800991c:	bf00      	nop
 800991e:	371c      	adds	r7, #28
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009928:	b480      	push	{r7}
 800992a:	b085      	sub	sp, #20
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009938:	2b01      	cmp	r3, #1
 800993a:	d101      	bne.n	8009940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800993c:	2302      	movs	r3, #2
 800993e:	e05a      	b.n	80099f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2201      	movs	r2, #1
 8009944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2202      	movs	r2, #2
 800994c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	685b      	ldr	r3, [r3, #4]
 8009956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	68fa      	ldr	r2, [r7, #12]
 800996e:	4313      	orrs	r3, r2
 8009970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	68fa      	ldr	r2, [r7, #12]
 8009978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a21      	ldr	r2, [pc, #132]	; (8009a04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d022      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800998c:	d01d      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	4a1d      	ldr	r2, [pc, #116]	; (8009a08 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d018      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a1b      	ldr	r2, [pc, #108]	; (8009a0c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d013      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a1a      	ldr	r2, [pc, #104]	; (8009a10 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d00e      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a18      	ldr	r2, [pc, #96]	; (8009a14 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d009      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a17      	ldr	r2, [pc, #92]	; (8009a18 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d004      	beq.n	80099ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a15      	ldr	r2, [pc, #84]	; (8009a1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d10c      	bne.n	80099e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80099d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	68ba      	ldr	r2, [r7, #8]
 80099d8:	4313      	orrs	r3, r2
 80099da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2201      	movs	r2, #1
 80099e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3714      	adds	r7, #20
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr
 8009a02:	bf00      	nop
 8009a04:	40010000 	.word	0x40010000
 8009a08:	40000400 	.word	0x40000400
 8009a0c:	40000800 	.word	0x40000800
 8009a10:	40000c00 	.word	0x40000c00
 8009a14:	40010400 	.word	0x40010400
 8009a18:	40014000 	.word	0x40014000
 8009a1c:	40001800 	.word	0x40001800

08009a20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b083      	sub	sp, #12
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009a28:	bf00      	nop
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a32:	4770      	bx	lr

08009a34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b083      	sub	sp, #12
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009a3c:	bf00      	nop
 8009a3e:	370c      	adds	r7, #12
 8009a40:	46bd      	mov	sp, r7
 8009a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a46:	4770      	bx	lr

08009a48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b082      	sub	sp, #8
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d101      	bne.n	8009a5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e03f      	b.n	8009ada <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d106      	bne.n	8009a74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f7f7 ffb4 	bl	80019dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2224      	movs	r2, #36	; 0x24
 8009a78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68da      	ldr	r2, [r3, #12]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009a8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 f829 	bl	8009ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	691a      	ldr	r2, [r3, #16]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009aa0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	695a      	ldr	r2, [r3, #20]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009ab0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	68da      	ldr	r2, [r3, #12]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ac0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2220      	movs	r2, #32
 8009acc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2220      	movs	r2, #32
 8009ad4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009ad8:	2300      	movs	r3, #0
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3708      	adds	r7, #8
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
	...

08009ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae8:	b085      	sub	sp, #20
 8009aea:	af00      	add	r7, sp, #0
 8009aec:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	691b      	ldr	r3, [r3, #16]
 8009af4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	68da      	ldr	r2, [r3, #12]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	430a      	orrs	r2, r1
 8009b02:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	689a      	ldr	r2, [r3, #8]
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	691b      	ldr	r3, [r3, #16]
 8009b0c:	431a      	orrs	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	695b      	ldr	r3, [r3, #20]
 8009b12:	431a      	orrs	r2, r3
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	69db      	ldr	r3, [r3, #28]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68db      	ldr	r3, [r3, #12]
 8009b22:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009b26:	f023 030c 	bic.w	r3, r3, #12
 8009b2a:	687a      	ldr	r2, [r7, #4]
 8009b2c:	6812      	ldr	r2, [r2, #0]
 8009b2e:	68f9      	ldr	r1, [r7, #12]
 8009b30:	430b      	orrs	r3, r1
 8009b32:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	695b      	ldr	r3, [r3, #20]
 8009b3a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	699a      	ldr	r2, [r3, #24]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	430a      	orrs	r2, r1
 8009b48:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	69db      	ldr	r3, [r3, #28]
 8009b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b52:	f040 818b 	bne.w	8009e6c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4ac1      	ldr	r2, [pc, #772]	; (8009e60 <UART_SetConfig+0x37c>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d005      	beq.n	8009b6c <UART_SetConfig+0x88>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4abf      	ldr	r2, [pc, #764]	; (8009e64 <UART_SetConfig+0x380>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	f040 80bd 	bne.w	8009ce6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b6c:	f7fe fb5e 	bl	800822c <HAL_RCC_GetPCLK2Freq>
 8009b70:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	461d      	mov	r5, r3
 8009b76:	f04f 0600 	mov.w	r6, #0
 8009b7a:	46a8      	mov	r8, r5
 8009b7c:	46b1      	mov	r9, r6
 8009b7e:	eb18 0308 	adds.w	r3, r8, r8
 8009b82:	eb49 0409 	adc.w	r4, r9, r9
 8009b86:	4698      	mov	r8, r3
 8009b88:	46a1      	mov	r9, r4
 8009b8a:	eb18 0805 	adds.w	r8, r8, r5
 8009b8e:	eb49 0906 	adc.w	r9, r9, r6
 8009b92:	f04f 0100 	mov.w	r1, #0
 8009b96:	f04f 0200 	mov.w	r2, #0
 8009b9a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009b9e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009ba2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009ba6:	4688      	mov	r8, r1
 8009ba8:	4691      	mov	r9, r2
 8009baa:	eb18 0005 	adds.w	r0, r8, r5
 8009bae:	eb49 0106 	adc.w	r1, r9, r6
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	461d      	mov	r5, r3
 8009bb8:	f04f 0600 	mov.w	r6, #0
 8009bbc:	196b      	adds	r3, r5, r5
 8009bbe:	eb46 0406 	adc.w	r4, r6, r6
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	4623      	mov	r3, r4
 8009bc6:	f7f6 fb13 	bl	80001f0 <__aeabi_uldivmod>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	460c      	mov	r4, r1
 8009bce:	461a      	mov	r2, r3
 8009bd0:	4ba5      	ldr	r3, [pc, #660]	; (8009e68 <UART_SetConfig+0x384>)
 8009bd2:	fba3 2302 	umull	r2, r3, r3, r2
 8009bd6:	095b      	lsrs	r3, r3, #5
 8009bd8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	461d      	mov	r5, r3
 8009be0:	f04f 0600 	mov.w	r6, #0
 8009be4:	46a9      	mov	r9, r5
 8009be6:	46b2      	mov	sl, r6
 8009be8:	eb19 0309 	adds.w	r3, r9, r9
 8009bec:	eb4a 040a 	adc.w	r4, sl, sl
 8009bf0:	4699      	mov	r9, r3
 8009bf2:	46a2      	mov	sl, r4
 8009bf4:	eb19 0905 	adds.w	r9, r9, r5
 8009bf8:	eb4a 0a06 	adc.w	sl, sl, r6
 8009bfc:	f04f 0100 	mov.w	r1, #0
 8009c00:	f04f 0200 	mov.w	r2, #0
 8009c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c08:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009c0c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009c10:	4689      	mov	r9, r1
 8009c12:	4692      	mov	sl, r2
 8009c14:	eb19 0005 	adds.w	r0, r9, r5
 8009c18:	eb4a 0106 	adc.w	r1, sl, r6
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	461d      	mov	r5, r3
 8009c22:	f04f 0600 	mov.w	r6, #0
 8009c26:	196b      	adds	r3, r5, r5
 8009c28:	eb46 0406 	adc.w	r4, r6, r6
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	4623      	mov	r3, r4
 8009c30:	f7f6 fade 	bl	80001f0 <__aeabi_uldivmod>
 8009c34:	4603      	mov	r3, r0
 8009c36:	460c      	mov	r4, r1
 8009c38:	461a      	mov	r2, r3
 8009c3a:	4b8b      	ldr	r3, [pc, #556]	; (8009e68 <UART_SetConfig+0x384>)
 8009c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c40:	095b      	lsrs	r3, r3, #5
 8009c42:	2164      	movs	r1, #100	; 0x64
 8009c44:	fb01 f303 	mul.w	r3, r1, r3
 8009c48:	1ad3      	subs	r3, r2, r3
 8009c4a:	00db      	lsls	r3, r3, #3
 8009c4c:	3332      	adds	r3, #50	; 0x32
 8009c4e:	4a86      	ldr	r2, [pc, #536]	; (8009e68 <UART_SetConfig+0x384>)
 8009c50:	fba2 2303 	umull	r2, r3, r2, r3
 8009c54:	095b      	lsrs	r3, r3, #5
 8009c56:	005b      	lsls	r3, r3, #1
 8009c58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009c5c:	4498      	add	r8, r3
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	461d      	mov	r5, r3
 8009c62:	f04f 0600 	mov.w	r6, #0
 8009c66:	46a9      	mov	r9, r5
 8009c68:	46b2      	mov	sl, r6
 8009c6a:	eb19 0309 	adds.w	r3, r9, r9
 8009c6e:	eb4a 040a 	adc.w	r4, sl, sl
 8009c72:	4699      	mov	r9, r3
 8009c74:	46a2      	mov	sl, r4
 8009c76:	eb19 0905 	adds.w	r9, r9, r5
 8009c7a:	eb4a 0a06 	adc.w	sl, sl, r6
 8009c7e:	f04f 0100 	mov.w	r1, #0
 8009c82:	f04f 0200 	mov.w	r2, #0
 8009c86:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c8a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009c8e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009c92:	4689      	mov	r9, r1
 8009c94:	4692      	mov	sl, r2
 8009c96:	eb19 0005 	adds.w	r0, r9, r5
 8009c9a:	eb4a 0106 	adc.w	r1, sl, r6
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	461d      	mov	r5, r3
 8009ca4:	f04f 0600 	mov.w	r6, #0
 8009ca8:	196b      	adds	r3, r5, r5
 8009caa:	eb46 0406 	adc.w	r4, r6, r6
 8009cae:	461a      	mov	r2, r3
 8009cb0:	4623      	mov	r3, r4
 8009cb2:	f7f6 fa9d 	bl	80001f0 <__aeabi_uldivmod>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	460c      	mov	r4, r1
 8009cba:	461a      	mov	r2, r3
 8009cbc:	4b6a      	ldr	r3, [pc, #424]	; (8009e68 <UART_SetConfig+0x384>)
 8009cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8009cc2:	095b      	lsrs	r3, r3, #5
 8009cc4:	2164      	movs	r1, #100	; 0x64
 8009cc6:	fb01 f303 	mul.w	r3, r1, r3
 8009cca:	1ad3      	subs	r3, r2, r3
 8009ccc:	00db      	lsls	r3, r3, #3
 8009cce:	3332      	adds	r3, #50	; 0x32
 8009cd0:	4a65      	ldr	r2, [pc, #404]	; (8009e68 <UART_SetConfig+0x384>)
 8009cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cd6:	095b      	lsrs	r3, r3, #5
 8009cd8:	f003 0207 	and.w	r2, r3, #7
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4442      	add	r2, r8
 8009ce2:	609a      	str	r2, [r3, #8]
 8009ce4:	e26f      	b.n	800a1c6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009ce6:	f7fe fa8d 	bl	8008204 <HAL_RCC_GetPCLK1Freq>
 8009cea:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	461d      	mov	r5, r3
 8009cf0:	f04f 0600 	mov.w	r6, #0
 8009cf4:	46a8      	mov	r8, r5
 8009cf6:	46b1      	mov	r9, r6
 8009cf8:	eb18 0308 	adds.w	r3, r8, r8
 8009cfc:	eb49 0409 	adc.w	r4, r9, r9
 8009d00:	4698      	mov	r8, r3
 8009d02:	46a1      	mov	r9, r4
 8009d04:	eb18 0805 	adds.w	r8, r8, r5
 8009d08:	eb49 0906 	adc.w	r9, r9, r6
 8009d0c:	f04f 0100 	mov.w	r1, #0
 8009d10:	f04f 0200 	mov.w	r2, #0
 8009d14:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009d18:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009d1c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009d20:	4688      	mov	r8, r1
 8009d22:	4691      	mov	r9, r2
 8009d24:	eb18 0005 	adds.w	r0, r8, r5
 8009d28:	eb49 0106 	adc.w	r1, r9, r6
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	461d      	mov	r5, r3
 8009d32:	f04f 0600 	mov.w	r6, #0
 8009d36:	196b      	adds	r3, r5, r5
 8009d38:	eb46 0406 	adc.w	r4, r6, r6
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4623      	mov	r3, r4
 8009d40:	f7f6 fa56 	bl	80001f0 <__aeabi_uldivmod>
 8009d44:	4603      	mov	r3, r0
 8009d46:	460c      	mov	r4, r1
 8009d48:	461a      	mov	r2, r3
 8009d4a:	4b47      	ldr	r3, [pc, #284]	; (8009e68 <UART_SetConfig+0x384>)
 8009d4c:	fba3 2302 	umull	r2, r3, r3, r2
 8009d50:	095b      	lsrs	r3, r3, #5
 8009d52:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	461d      	mov	r5, r3
 8009d5a:	f04f 0600 	mov.w	r6, #0
 8009d5e:	46a9      	mov	r9, r5
 8009d60:	46b2      	mov	sl, r6
 8009d62:	eb19 0309 	adds.w	r3, r9, r9
 8009d66:	eb4a 040a 	adc.w	r4, sl, sl
 8009d6a:	4699      	mov	r9, r3
 8009d6c:	46a2      	mov	sl, r4
 8009d6e:	eb19 0905 	adds.w	r9, r9, r5
 8009d72:	eb4a 0a06 	adc.w	sl, sl, r6
 8009d76:	f04f 0100 	mov.w	r1, #0
 8009d7a:	f04f 0200 	mov.w	r2, #0
 8009d7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009d86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009d8a:	4689      	mov	r9, r1
 8009d8c:	4692      	mov	sl, r2
 8009d8e:	eb19 0005 	adds.w	r0, r9, r5
 8009d92:	eb4a 0106 	adc.w	r1, sl, r6
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	685b      	ldr	r3, [r3, #4]
 8009d9a:	461d      	mov	r5, r3
 8009d9c:	f04f 0600 	mov.w	r6, #0
 8009da0:	196b      	adds	r3, r5, r5
 8009da2:	eb46 0406 	adc.w	r4, r6, r6
 8009da6:	461a      	mov	r2, r3
 8009da8:	4623      	mov	r3, r4
 8009daa:	f7f6 fa21 	bl	80001f0 <__aeabi_uldivmod>
 8009dae:	4603      	mov	r3, r0
 8009db0:	460c      	mov	r4, r1
 8009db2:	461a      	mov	r2, r3
 8009db4:	4b2c      	ldr	r3, [pc, #176]	; (8009e68 <UART_SetConfig+0x384>)
 8009db6:	fba3 1302 	umull	r1, r3, r3, r2
 8009dba:	095b      	lsrs	r3, r3, #5
 8009dbc:	2164      	movs	r1, #100	; 0x64
 8009dbe:	fb01 f303 	mul.w	r3, r1, r3
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	00db      	lsls	r3, r3, #3
 8009dc6:	3332      	adds	r3, #50	; 0x32
 8009dc8:	4a27      	ldr	r2, [pc, #156]	; (8009e68 <UART_SetConfig+0x384>)
 8009dca:	fba2 2303 	umull	r2, r3, r2, r3
 8009dce:	095b      	lsrs	r3, r3, #5
 8009dd0:	005b      	lsls	r3, r3, #1
 8009dd2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009dd6:	4498      	add	r8, r3
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	461d      	mov	r5, r3
 8009ddc:	f04f 0600 	mov.w	r6, #0
 8009de0:	46a9      	mov	r9, r5
 8009de2:	46b2      	mov	sl, r6
 8009de4:	eb19 0309 	adds.w	r3, r9, r9
 8009de8:	eb4a 040a 	adc.w	r4, sl, sl
 8009dec:	4699      	mov	r9, r3
 8009dee:	46a2      	mov	sl, r4
 8009df0:	eb19 0905 	adds.w	r9, r9, r5
 8009df4:	eb4a 0a06 	adc.w	sl, sl, r6
 8009df8:	f04f 0100 	mov.w	r1, #0
 8009dfc:	f04f 0200 	mov.w	r2, #0
 8009e00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009e04:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009e08:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009e0c:	4689      	mov	r9, r1
 8009e0e:	4692      	mov	sl, r2
 8009e10:	eb19 0005 	adds.w	r0, r9, r5
 8009e14:	eb4a 0106 	adc.w	r1, sl, r6
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	685b      	ldr	r3, [r3, #4]
 8009e1c:	461d      	mov	r5, r3
 8009e1e:	f04f 0600 	mov.w	r6, #0
 8009e22:	196b      	adds	r3, r5, r5
 8009e24:	eb46 0406 	adc.w	r4, r6, r6
 8009e28:	461a      	mov	r2, r3
 8009e2a:	4623      	mov	r3, r4
 8009e2c:	f7f6 f9e0 	bl	80001f0 <__aeabi_uldivmod>
 8009e30:	4603      	mov	r3, r0
 8009e32:	460c      	mov	r4, r1
 8009e34:	461a      	mov	r2, r3
 8009e36:	4b0c      	ldr	r3, [pc, #48]	; (8009e68 <UART_SetConfig+0x384>)
 8009e38:	fba3 1302 	umull	r1, r3, r3, r2
 8009e3c:	095b      	lsrs	r3, r3, #5
 8009e3e:	2164      	movs	r1, #100	; 0x64
 8009e40:	fb01 f303 	mul.w	r3, r1, r3
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	00db      	lsls	r3, r3, #3
 8009e48:	3332      	adds	r3, #50	; 0x32
 8009e4a:	4a07      	ldr	r2, [pc, #28]	; (8009e68 <UART_SetConfig+0x384>)
 8009e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e50:	095b      	lsrs	r3, r3, #5
 8009e52:	f003 0207 	and.w	r2, r3, #7
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4442      	add	r2, r8
 8009e5c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009e5e:	e1b2      	b.n	800a1c6 <UART_SetConfig+0x6e2>
 8009e60:	40011000 	.word	0x40011000
 8009e64:	40011400 	.word	0x40011400
 8009e68:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4ad7      	ldr	r2, [pc, #860]	; (800a1d0 <UART_SetConfig+0x6ec>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d005      	beq.n	8009e82 <UART_SetConfig+0x39e>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4ad6      	ldr	r2, [pc, #856]	; (800a1d4 <UART_SetConfig+0x6f0>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	f040 80d1 	bne.w	800a024 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e82:	f7fe f9d3 	bl	800822c <HAL_RCC_GetPCLK2Freq>
 8009e86:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	469a      	mov	sl, r3
 8009e8c:	f04f 0b00 	mov.w	fp, #0
 8009e90:	46d0      	mov	r8, sl
 8009e92:	46d9      	mov	r9, fp
 8009e94:	eb18 0308 	adds.w	r3, r8, r8
 8009e98:	eb49 0409 	adc.w	r4, r9, r9
 8009e9c:	4698      	mov	r8, r3
 8009e9e:	46a1      	mov	r9, r4
 8009ea0:	eb18 080a 	adds.w	r8, r8, sl
 8009ea4:	eb49 090b 	adc.w	r9, r9, fp
 8009ea8:	f04f 0100 	mov.w	r1, #0
 8009eac:	f04f 0200 	mov.w	r2, #0
 8009eb0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009eb4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009eb8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009ebc:	4688      	mov	r8, r1
 8009ebe:	4691      	mov	r9, r2
 8009ec0:	eb1a 0508 	adds.w	r5, sl, r8
 8009ec4:	eb4b 0609 	adc.w	r6, fp, r9
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	4619      	mov	r1, r3
 8009ece:	f04f 0200 	mov.w	r2, #0
 8009ed2:	f04f 0300 	mov.w	r3, #0
 8009ed6:	f04f 0400 	mov.w	r4, #0
 8009eda:	0094      	lsls	r4, r2, #2
 8009edc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009ee0:	008b      	lsls	r3, r1, #2
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	4623      	mov	r3, r4
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	4631      	mov	r1, r6
 8009eea:	f7f6 f981 	bl	80001f0 <__aeabi_uldivmod>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	460c      	mov	r4, r1
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	4bb8      	ldr	r3, [pc, #736]	; (800a1d8 <UART_SetConfig+0x6f4>)
 8009ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8009efa:	095b      	lsrs	r3, r3, #5
 8009efc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009f00:	68bb      	ldr	r3, [r7, #8]
 8009f02:	469b      	mov	fp, r3
 8009f04:	f04f 0c00 	mov.w	ip, #0
 8009f08:	46d9      	mov	r9, fp
 8009f0a:	46e2      	mov	sl, ip
 8009f0c:	eb19 0309 	adds.w	r3, r9, r9
 8009f10:	eb4a 040a 	adc.w	r4, sl, sl
 8009f14:	4699      	mov	r9, r3
 8009f16:	46a2      	mov	sl, r4
 8009f18:	eb19 090b 	adds.w	r9, r9, fp
 8009f1c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009f20:	f04f 0100 	mov.w	r1, #0
 8009f24:	f04f 0200 	mov.w	r2, #0
 8009f28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f2c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009f30:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009f34:	4689      	mov	r9, r1
 8009f36:	4692      	mov	sl, r2
 8009f38:	eb1b 0509 	adds.w	r5, fp, r9
 8009f3c:	eb4c 060a 	adc.w	r6, ip, sl
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	4619      	mov	r1, r3
 8009f46:	f04f 0200 	mov.w	r2, #0
 8009f4a:	f04f 0300 	mov.w	r3, #0
 8009f4e:	f04f 0400 	mov.w	r4, #0
 8009f52:	0094      	lsls	r4, r2, #2
 8009f54:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009f58:	008b      	lsls	r3, r1, #2
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	4623      	mov	r3, r4
 8009f5e:	4628      	mov	r0, r5
 8009f60:	4631      	mov	r1, r6
 8009f62:	f7f6 f945 	bl	80001f0 <__aeabi_uldivmod>
 8009f66:	4603      	mov	r3, r0
 8009f68:	460c      	mov	r4, r1
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	4b9a      	ldr	r3, [pc, #616]	; (800a1d8 <UART_SetConfig+0x6f4>)
 8009f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8009f72:	095b      	lsrs	r3, r3, #5
 8009f74:	2164      	movs	r1, #100	; 0x64
 8009f76:	fb01 f303 	mul.w	r3, r1, r3
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	011b      	lsls	r3, r3, #4
 8009f7e:	3332      	adds	r3, #50	; 0x32
 8009f80:	4a95      	ldr	r2, [pc, #596]	; (800a1d8 <UART_SetConfig+0x6f4>)
 8009f82:	fba2 2303 	umull	r2, r3, r2, r3
 8009f86:	095b      	lsrs	r3, r3, #5
 8009f88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f8c:	4498      	add	r8, r3
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	469b      	mov	fp, r3
 8009f92:	f04f 0c00 	mov.w	ip, #0
 8009f96:	46d9      	mov	r9, fp
 8009f98:	46e2      	mov	sl, ip
 8009f9a:	eb19 0309 	adds.w	r3, r9, r9
 8009f9e:	eb4a 040a 	adc.w	r4, sl, sl
 8009fa2:	4699      	mov	r9, r3
 8009fa4:	46a2      	mov	sl, r4
 8009fa6:	eb19 090b 	adds.w	r9, r9, fp
 8009faa:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009fae:	f04f 0100 	mov.w	r1, #0
 8009fb2:	f04f 0200 	mov.w	r2, #0
 8009fb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009fba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009fbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009fc2:	4689      	mov	r9, r1
 8009fc4:	4692      	mov	sl, r2
 8009fc6:	eb1b 0509 	adds.w	r5, fp, r9
 8009fca:	eb4c 060a 	adc.w	r6, ip, sl
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	f04f 0200 	mov.w	r2, #0
 8009fd8:	f04f 0300 	mov.w	r3, #0
 8009fdc:	f04f 0400 	mov.w	r4, #0
 8009fe0:	0094      	lsls	r4, r2, #2
 8009fe2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009fe6:	008b      	lsls	r3, r1, #2
 8009fe8:	461a      	mov	r2, r3
 8009fea:	4623      	mov	r3, r4
 8009fec:	4628      	mov	r0, r5
 8009fee:	4631      	mov	r1, r6
 8009ff0:	f7f6 f8fe 	bl	80001f0 <__aeabi_uldivmod>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	4b77      	ldr	r3, [pc, #476]	; (800a1d8 <UART_SetConfig+0x6f4>)
 8009ffc:	fba3 1302 	umull	r1, r3, r3, r2
 800a000:	095b      	lsrs	r3, r3, #5
 800a002:	2164      	movs	r1, #100	; 0x64
 800a004:	fb01 f303 	mul.w	r3, r1, r3
 800a008:	1ad3      	subs	r3, r2, r3
 800a00a:	011b      	lsls	r3, r3, #4
 800a00c:	3332      	adds	r3, #50	; 0x32
 800a00e:	4a72      	ldr	r2, [pc, #456]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a010:	fba2 2303 	umull	r2, r3, r2, r3
 800a014:	095b      	lsrs	r3, r3, #5
 800a016:	f003 020f 	and.w	r2, r3, #15
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4442      	add	r2, r8
 800a020:	609a      	str	r2, [r3, #8]
 800a022:	e0d0      	b.n	800a1c6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a024:	f7fe f8ee 	bl	8008204 <HAL_RCC_GetPCLK1Freq>
 800a028:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a02a:	68bb      	ldr	r3, [r7, #8]
 800a02c:	469a      	mov	sl, r3
 800a02e:	f04f 0b00 	mov.w	fp, #0
 800a032:	46d0      	mov	r8, sl
 800a034:	46d9      	mov	r9, fp
 800a036:	eb18 0308 	adds.w	r3, r8, r8
 800a03a:	eb49 0409 	adc.w	r4, r9, r9
 800a03e:	4698      	mov	r8, r3
 800a040:	46a1      	mov	r9, r4
 800a042:	eb18 080a 	adds.w	r8, r8, sl
 800a046:	eb49 090b 	adc.w	r9, r9, fp
 800a04a:	f04f 0100 	mov.w	r1, #0
 800a04e:	f04f 0200 	mov.w	r2, #0
 800a052:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a056:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a05a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a05e:	4688      	mov	r8, r1
 800a060:	4691      	mov	r9, r2
 800a062:	eb1a 0508 	adds.w	r5, sl, r8
 800a066:	eb4b 0609 	adc.w	r6, fp, r9
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	4619      	mov	r1, r3
 800a070:	f04f 0200 	mov.w	r2, #0
 800a074:	f04f 0300 	mov.w	r3, #0
 800a078:	f04f 0400 	mov.w	r4, #0
 800a07c:	0094      	lsls	r4, r2, #2
 800a07e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a082:	008b      	lsls	r3, r1, #2
 800a084:	461a      	mov	r2, r3
 800a086:	4623      	mov	r3, r4
 800a088:	4628      	mov	r0, r5
 800a08a:	4631      	mov	r1, r6
 800a08c:	f7f6 f8b0 	bl	80001f0 <__aeabi_uldivmod>
 800a090:	4603      	mov	r3, r0
 800a092:	460c      	mov	r4, r1
 800a094:	461a      	mov	r2, r3
 800a096:	4b50      	ldr	r3, [pc, #320]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a098:	fba3 2302 	umull	r2, r3, r3, r2
 800a09c:	095b      	lsrs	r3, r3, #5
 800a09e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	469b      	mov	fp, r3
 800a0a6:	f04f 0c00 	mov.w	ip, #0
 800a0aa:	46d9      	mov	r9, fp
 800a0ac:	46e2      	mov	sl, ip
 800a0ae:	eb19 0309 	adds.w	r3, r9, r9
 800a0b2:	eb4a 040a 	adc.w	r4, sl, sl
 800a0b6:	4699      	mov	r9, r3
 800a0b8:	46a2      	mov	sl, r4
 800a0ba:	eb19 090b 	adds.w	r9, r9, fp
 800a0be:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a0c2:	f04f 0100 	mov.w	r1, #0
 800a0c6:	f04f 0200 	mov.w	r2, #0
 800a0ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a0ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a0d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a0d6:	4689      	mov	r9, r1
 800a0d8:	4692      	mov	sl, r2
 800a0da:	eb1b 0509 	adds.w	r5, fp, r9
 800a0de:	eb4c 060a 	adc.w	r6, ip, sl
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	f04f 0200 	mov.w	r2, #0
 800a0ec:	f04f 0300 	mov.w	r3, #0
 800a0f0:	f04f 0400 	mov.w	r4, #0
 800a0f4:	0094      	lsls	r4, r2, #2
 800a0f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a0fa:	008b      	lsls	r3, r1, #2
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	4623      	mov	r3, r4
 800a100:	4628      	mov	r0, r5
 800a102:	4631      	mov	r1, r6
 800a104:	f7f6 f874 	bl	80001f0 <__aeabi_uldivmod>
 800a108:	4603      	mov	r3, r0
 800a10a:	460c      	mov	r4, r1
 800a10c:	461a      	mov	r2, r3
 800a10e:	4b32      	ldr	r3, [pc, #200]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a110:	fba3 1302 	umull	r1, r3, r3, r2
 800a114:	095b      	lsrs	r3, r3, #5
 800a116:	2164      	movs	r1, #100	; 0x64
 800a118:	fb01 f303 	mul.w	r3, r1, r3
 800a11c:	1ad3      	subs	r3, r2, r3
 800a11e:	011b      	lsls	r3, r3, #4
 800a120:	3332      	adds	r3, #50	; 0x32
 800a122:	4a2d      	ldr	r2, [pc, #180]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a124:	fba2 2303 	umull	r2, r3, r2, r3
 800a128:	095b      	lsrs	r3, r3, #5
 800a12a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a12e:	4498      	add	r8, r3
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	469b      	mov	fp, r3
 800a134:	f04f 0c00 	mov.w	ip, #0
 800a138:	46d9      	mov	r9, fp
 800a13a:	46e2      	mov	sl, ip
 800a13c:	eb19 0309 	adds.w	r3, r9, r9
 800a140:	eb4a 040a 	adc.w	r4, sl, sl
 800a144:	4699      	mov	r9, r3
 800a146:	46a2      	mov	sl, r4
 800a148:	eb19 090b 	adds.w	r9, r9, fp
 800a14c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a150:	f04f 0100 	mov.w	r1, #0
 800a154:	f04f 0200 	mov.w	r2, #0
 800a158:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a15c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a160:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a164:	4689      	mov	r9, r1
 800a166:	4692      	mov	sl, r2
 800a168:	eb1b 0509 	adds.w	r5, fp, r9
 800a16c:	eb4c 060a 	adc.w	r6, ip, sl
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	4619      	mov	r1, r3
 800a176:	f04f 0200 	mov.w	r2, #0
 800a17a:	f04f 0300 	mov.w	r3, #0
 800a17e:	f04f 0400 	mov.w	r4, #0
 800a182:	0094      	lsls	r4, r2, #2
 800a184:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a188:	008b      	lsls	r3, r1, #2
 800a18a:	461a      	mov	r2, r3
 800a18c:	4623      	mov	r3, r4
 800a18e:	4628      	mov	r0, r5
 800a190:	4631      	mov	r1, r6
 800a192:	f7f6 f82d 	bl	80001f0 <__aeabi_uldivmod>
 800a196:	4603      	mov	r3, r0
 800a198:	460c      	mov	r4, r1
 800a19a:	461a      	mov	r2, r3
 800a19c:	4b0e      	ldr	r3, [pc, #56]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a19e:	fba3 1302 	umull	r1, r3, r3, r2
 800a1a2:	095b      	lsrs	r3, r3, #5
 800a1a4:	2164      	movs	r1, #100	; 0x64
 800a1a6:	fb01 f303 	mul.w	r3, r1, r3
 800a1aa:	1ad3      	subs	r3, r2, r3
 800a1ac:	011b      	lsls	r3, r3, #4
 800a1ae:	3332      	adds	r3, #50	; 0x32
 800a1b0:	4a09      	ldr	r2, [pc, #36]	; (800a1d8 <UART_SetConfig+0x6f4>)
 800a1b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1b6:	095b      	lsrs	r3, r3, #5
 800a1b8:	f003 020f 	and.w	r2, r3, #15
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	4442      	add	r2, r8
 800a1c2:	609a      	str	r2, [r3, #8]
}
 800a1c4:	e7ff      	b.n	800a1c6 <UART_SetConfig+0x6e2>
 800a1c6:	bf00      	nop
 800a1c8:	3714      	adds	r7, #20
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d0:	40011000 	.word	0x40011000
 800a1d4:	40011400 	.word	0x40011400
 800a1d8:	51eb851f 	.word	0x51eb851f

0800a1dc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b085      	sub	sp, #20
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2b01      	cmp	r3, #1
 800a1f4:	d029      	beq.n	800a24a <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a202:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a206:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a210:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800a216:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800a21c:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800a222:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800a228:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800a22e:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800a234:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800a23a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	4313      	orrs	r3, r2
 800a240:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	68fa      	ldr	r2, [r7, #12]
 800a246:	601a      	str	r2, [r3, #0]
 800a248:	e034      	b.n	800a2b4 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a256:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800a260:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800a266:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800a268:	68fa      	ldr	r2, [r7, #12]
 800a26a:	4313      	orrs	r3, r2
 800a26c:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a27a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a27e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a288:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800a28e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800a294:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 800a29a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800a2a0:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800a2a2:	68ba      	ldr	r2, [r7, #8]
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3714      	adds	r7, #20
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c0:	4770      	bx	lr

0800a2c2 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a2c2:	b480      	push	{r7}
 800a2c4:	b087      	sub	sp, #28
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	60f8      	str	r0, [r7, #12]
 800a2ca:	60b9      	str	r1, [r7, #8]
 800a2cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d02e      	beq.n	800a33a <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a2e8:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	3b01      	subs	r3, #1
 800a2f6:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800a2f8:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	3b01      	subs	r3, #1
 800a300:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800a302:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	3b01      	subs	r3, #1
 800a30a:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800a30c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	3b01      	subs	r3, #1
 800a314:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800a316:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	695b      	ldr	r3, [r3, #20]
 800a31c:	3b01      	subs	r3, #1
 800a31e:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800a320:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	699b      	ldr	r3, [r3, #24]
 800a326:	3b01      	subs	r3, #1
 800a328:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800a32a:	4313      	orrs	r3, r2
 800a32c:	697a      	ldr	r2, [r7, #20]
 800a32e:	4313      	orrs	r3, r2
 800a330:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	697a      	ldr	r2, [r7, #20]
 800a336:	609a      	str	r2, [r3, #8]
 800a338:	e03b      	b.n	800a3b2 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800a340:	697b      	ldr	r3, [r7, #20]
 800a342:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a346:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a34a:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	3b01      	subs	r3, #1
 800a352:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	695b      	ldr	r3, [r3, #20]
 800a358:	3b01      	subs	r3, #1
 800a35a:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800a35c:	4313      	orrs	r3, r2
 800a35e:	697a      	ldr	r2, [r7, #20]
 800a360:	4313      	orrs	r3, r2
 800a362:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a370:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800a380:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	689b      	ldr	r3, [r3, #8]
 800a386:	3b01      	subs	r3, #1
 800a388:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800a38a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	691b      	ldr	r3, [r3, #16]
 800a390:	3b01      	subs	r3, #1
 800a392:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800a394:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	699b      	ldr	r3, [r3, #24]
 800a39a:	3b01      	subs	r3, #1
 800a39c:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800a3b2:	2300      	movs	r3, #0
}
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	371c      	adds	r7, #28
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b086      	sub	sp, #24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800a3dc:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	689b      	ldr	r3, [r3, #8]
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800a3e6:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800a3f2:	693a      	ldr	r2, [r7, #16]
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800a3f8:	f7f9 fb12 	bl	8003a20 <HAL_GetTick>
 800a3fc:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800a3fe:	e010      	b.n	800a422 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a406:	d00c      	beq.n	800a422 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d007      	beq.n	800a41e <FMC_SDRAM_SendCommand+0x5e>
 800a40e:	f7f9 fb07 	bl	8003a20 <HAL_GetTick>
 800a412:	4602      	mov	r2, r0
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	1ad3      	subs	r3, r2, r3
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d201      	bcs.n	800a422 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e006      	b.n	800a430 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	f003 0320 	and.w	r3, r3, #32
 800a42a:	2b20      	cmp	r3, #32
 800a42c:	d0e8      	beq.n	800a400 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	3718      	adds	r7, #24
 800a434:	46bd      	mov	sp, r7
 800a436:	bd80      	pop	{r7, pc}

0800a438 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	695a      	ldr	r2, [r3, #20]
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	431a      	orrs	r2, r3
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	370c      	adds	r7, #12
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr

0800a45e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a45e:	b480      	push	{r7}
 800a460:	b083      	sub	sp, #12
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	f043 0201 	orr.w	r2, r3, #1
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a472:	2300      	movs	r3, #0
}
 800a474:	4618      	mov	r0, r3
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr

0800a480 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f023 0201 	bic.w	r2, r3, #1
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a494:	2300      	movs	r3, #0
}
 800a496:	4618      	mov	r0, r3
 800a498:	370c      	adds	r7, #12
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr
	...

0800a4a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	019b      	lsls	r3, r3, #6
 800a4b6:	f043 0220 	orr.w	r2, r3, #32
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	60fb      	str	r3, [r7, #12]
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	4a09      	ldr	r2, [pc, #36]	; (800a4ec <USB_FlushTxFifo+0x48>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d901      	bls.n	800a4d0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	e006      	b.n	800a4de <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	f003 0320 	and.w	r3, r3, #32
 800a4d8:	2b20      	cmp	r3, #32
 800a4da:	d0f0      	beq.n	800a4be <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3714      	adds	r7, #20
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop
 800a4ec:	00030d40 	.word	0x00030d40

0800a4f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4f0:	b480      	push	{r7}
 800a4f2:	b085      	sub	sp, #20
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2210      	movs	r2, #16
 800a500:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	3301      	adds	r3, #1
 800a506:	60fb      	str	r3, [r7, #12]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4a09      	ldr	r2, [pc, #36]	; (800a530 <USB_FlushRxFifo+0x40>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d901      	bls.n	800a514 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a510:	2303      	movs	r3, #3
 800a512:	e006      	b.n	800a522 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	f003 0310 	and.w	r3, r3, #16
 800a51c:	2b10      	cmp	r3, #16
 800a51e:	d0f0      	beq.n	800a502 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3714      	adds	r7, #20
 800a526:	46bd      	mov	sp, r7
 800a528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52c:	4770      	bx	lr
 800a52e:	bf00      	nop
 800a530:	00030d40 	.word	0x00030d40

0800a534 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a534:	b480      	push	{r7}
 800a536:	b089      	sub	sp, #36	; 0x24
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	4613      	mov	r3, r2
 800a540:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a54a:	88fb      	ldrh	r3, [r7, #6]
 800a54c:	3303      	adds	r3, #3
 800a54e:	089b      	lsrs	r3, r3, #2
 800a550:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a552:	2300      	movs	r3, #0
 800a554:	61bb      	str	r3, [r7, #24]
 800a556:	e00b      	b.n	800a570 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a55e:	681a      	ldr	r2, [r3, #0]
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	601a      	str	r2, [r3, #0]
    pDest++;
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	3304      	adds	r3, #4
 800a568:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	3301      	adds	r3, #1
 800a56e:	61bb      	str	r3, [r7, #24]
 800a570:	69ba      	ldr	r2, [r7, #24]
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	429a      	cmp	r2, r3
 800a576:	d3ef      	bcc.n	800a558 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a578:	69fb      	ldr	r3, [r7, #28]
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3724      	adds	r7, #36	; 0x24
 800a57e:	46bd      	mov	sp, r7
 800a580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a584:	4770      	bx	lr

0800a586 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a586:	b480      	push	{r7}
 800a588:	b085      	sub	sp, #20
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	695b      	ldr	r3, [r3, #20]
 800a592:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	699b      	ldr	r3, [r3, #24]
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	4013      	ands	r3, r2
 800a59c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a59e:	68fb      	ldr	r3, [r7, #12]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3714      	adds	r7, #20
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	695b      	ldr	r3, [r3, #20]
 800a5b8:	f003 0301 	and.w	r3, r3, #1
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	370c      	adds	r7, #12
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr

0800a5c8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	b085      	sub	sp, #20
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68fa      	ldr	r2, [r7, #12]
 800a5e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a5e6:	f023 0303 	bic.w	r3, r3, #3
 800a5ea:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	78fb      	ldrb	r3, [r7, #3]
 800a5f6:	f003 0303 	and.w	r3, r3, #3
 800a5fa:	68f9      	ldr	r1, [r7, #12]
 800a5fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a600:	4313      	orrs	r3, r2
 800a602:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a604:	78fb      	ldrb	r3, [r7, #3]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d107      	bne.n	800a61a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a610:	461a      	mov	r2, r3
 800a612:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a616:	6053      	str	r3, [r2, #4]
 800a618:	e009      	b.n	800a62e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a61a:	78fb      	ldrb	r3, [r7, #3]
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d106      	bne.n	800a62e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a626:	461a      	mov	r2, r3
 800a628:	f241 7370 	movw	r3, #6000	; 0x1770
 800a62c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a62e:	2300      	movs	r3, #0
}
 800a630:	4618      	mov	r0, r3
 800a632:	3714      	adds	r7, #20
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b085      	sub	sp, #20
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a64e:	695b      	ldr	r3, [r3, #20]
 800a650:	b29b      	uxth	r3, r3
}
 800a652:	4618      	mov	r0, r3
 800a654:	3714      	adds	r7, #20
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr

0800a65e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a65e:	b480      	push	{r7}
 800a660:	b087      	sub	sp, #28
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
 800a666:	460b      	mov	r3, r1
 800a668:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a66e:	78fb      	ldrb	r3, [r7, #3]
 800a670:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a672:	2300      	movs	r3, #0
 800a674:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	015a      	lsls	r2, r3, #5
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	4413      	add	r3, r2
 800a67e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	0c9b      	lsrs	r3, r3, #18
 800a686:	f003 0303 	and.w	r3, r3, #3
 800a68a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d002      	beq.n	800a698 <USB_HC_Halt+0x3a>
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	2b02      	cmp	r3, #2
 800a696:	d16c      	bne.n	800a772 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	015a      	lsls	r2, r3, #5
 800a69c:	693b      	ldr	r3, [r7, #16]
 800a69e:	4413      	add	r3, r2
 800a6a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	0151      	lsls	r1, r2, #5
 800a6aa:	693a      	ldr	r2, [r7, #16]
 800a6ac:	440a      	add	r2, r1
 800a6ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a6b6:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d143      	bne.n	800a74c <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	015a      	lsls	r2, r3, #5
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	68fa      	ldr	r2, [r7, #12]
 800a6d4:	0151      	lsls	r1, r2, #5
 800a6d6:	693a      	ldr	r2, [r7, #16]
 800a6d8:	440a      	add	r2, r1
 800a6da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	015a      	lsls	r2, r3, #5
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	4413      	add	r3, r2
 800a6ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68fa      	ldr	r2, [r7, #12]
 800a6f4:	0151      	lsls	r1, r2, #5
 800a6f6:	693a      	ldr	r2, [r7, #16]
 800a6f8:	440a      	add	r2, r1
 800a6fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a702:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	015a      	lsls	r2, r3, #5
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	4413      	add	r3, r2
 800a70c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	0151      	lsls	r1, r2, #5
 800a716:	693a      	ldr	r2, [r7, #16]
 800a718:	440a      	add	r2, r1
 800a71a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a71e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a722:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a724:	697b      	ldr	r3, [r7, #20]
 800a726:	3301      	adds	r3, #1
 800a728:	617b      	str	r3, [r7, #20]
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a730:	d81d      	bhi.n	800a76e <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	015a      	lsls	r2, r3, #5
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	4413      	add	r3, r2
 800a73a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a744:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a748:	d0ec      	beq.n	800a724 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a74a:	e080      	b.n	800a84e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	4413      	add	r3, r2
 800a754:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	0151      	lsls	r1, r2, #5
 800a75e:	693a      	ldr	r2, [r7, #16]
 800a760:	440a      	add	r2, r1
 800a762:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a766:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a76a:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a76c:	e06f      	b.n	800a84e <USB_HC_Halt+0x1f0>
          break;
 800a76e:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a770:	e06d      	b.n	800a84e <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	693b      	ldr	r3, [r7, #16]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	0151      	lsls	r1, r2, #5
 800a784:	693a      	ldr	r2, [r7, #16]
 800a786:	440a      	add	r2, r1
 800a788:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a78c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a790:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a798:	691b      	ldr	r3, [r3, #16]
 800a79a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d143      	bne.n	800a82a <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	015a      	lsls	r2, r3, #5
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	4413      	add	r3, r2
 800a7aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	0151      	lsls	r1, r2, #5
 800a7b4:	693a      	ldr	r2, [r7, #16]
 800a7b6:	440a      	add	r2, r1
 800a7b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a7c0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	015a      	lsls	r2, r3, #5
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	4413      	add	r3, r2
 800a7ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	0151      	lsls	r1, r2, #5
 800a7d4:	693a      	ldr	r2, [r7, #16]
 800a7d6:	440a      	add	r2, r1
 800a7d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a7e0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	015a      	lsls	r2, r3, #5
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	0151      	lsls	r1, r2, #5
 800a7f4:	693a      	ldr	r2, [r7, #16]
 800a7f6:	440a      	add	r2, r1
 800a7f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a7fc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a800:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a802:	697b      	ldr	r3, [r7, #20]
 800a804:	3301      	adds	r3, #1
 800a806:	617b      	str	r3, [r7, #20]
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a80e:	d81d      	bhi.n	800a84c <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	015a      	lsls	r2, r3, #5
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	4413      	add	r3, r2
 800a818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a822:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a826:	d0ec      	beq.n	800a802 <USB_HC_Halt+0x1a4>
 800a828:	e011      	b.n	800a84e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	015a      	lsls	r2, r3, #5
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	4413      	add	r3, r2
 800a832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68fa      	ldr	r2, [r7, #12]
 800a83a:	0151      	lsls	r1, r2, #5
 800a83c:	693a      	ldr	r2, [r7, #16]
 800a83e:	440a      	add	r2, r1
 800a840:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a844:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a848:	6013      	str	r3, [r2, #0]
 800a84a:	e000      	b.n	800a84e <USB_HC_Halt+0x1f0>
          break;
 800a84c:	bf00      	nop
    }
  }

  return HAL_OK;
 800a84e:	2300      	movs	r3, #0
}
 800a850:	4618      	mov	r0, r3
 800a852:	371c      	adds	r7, #28
 800a854:	46bd      	mov	sp, r7
 800a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85a:	4770      	bx	lr

0800a85c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b086      	sub	sp, #24
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a868:	2300      	movs	r3, #0
 800a86a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f7ff fe07 	bl	800a480 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800a872:	2110      	movs	r1, #16
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7ff fe15 	bl	800a4a4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f7ff fe38 	bl	800a4f0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a880:	2300      	movs	r3, #0
 800a882:	613b      	str	r3, [r7, #16]
 800a884:	e01f      	b.n	800a8c6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800a886:	693b      	ldr	r3, [r7, #16]
 800a888:	015a      	lsls	r2, r3, #5
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	4413      	add	r3, r2
 800a88e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a89c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a8a4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a8ac:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	015a      	lsls	r2, r3, #5
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	4413      	add	r3, r2
 800a8b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	3301      	adds	r3, #1
 800a8c4:	613b      	str	r3, [r7, #16]
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	2b0f      	cmp	r3, #15
 800a8ca:	d9dc      	bls.n	800a886 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	613b      	str	r3, [r7, #16]
 800a8d0:	e034      	b.n	800a93c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	015a      	lsls	r2, r3, #5
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	4413      	add	r3, r2
 800a8da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a8e8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a8f0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a8f8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	015a      	lsls	r2, r3, #5
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	4413      	add	r3, r2
 800a902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a906:	461a      	mov	r2, r3
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	3301      	adds	r3, #1
 800a910:	617b      	str	r3, [r7, #20]
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a918:	d80c      	bhi.n	800a934 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	015a      	lsls	r2, r3, #5
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	4413      	add	r3, r2
 800a922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a92c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a930:	d0ec      	beq.n	800a90c <USB_StopHost+0xb0>
 800a932:	e000      	b.n	800a936 <USB_StopHost+0xda>
        break;
 800a934:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	3301      	adds	r3, #1
 800a93a:	613b      	str	r3, [r7, #16]
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	2b0f      	cmp	r3, #15
 800a940:	d9c7      	bls.n	800a8d2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a948:	461a      	mov	r2, r3
 800a94a:	f04f 33ff 	mov.w	r3, #4294967295
 800a94e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f04f 32ff 	mov.w	r2, #4294967295
 800a956:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff fd80 	bl	800a45e <USB_EnableGlobalInt>

  return HAL_OK;
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	3718      	adds	r7, #24
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b082      	sub	sp, #8
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a976:	1c5a      	adds	r2, r3, #1
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 f804 	bl	800a98c <USBH_HandleSof>
}
 800a984:	bf00      	nop
 800a986:	3708      	adds	r7, #8
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b082      	sub	sp, #8
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	2b0b      	cmp	r3, #11
 800a99c:	d10a      	bne.n	800a9b4 <USBH_HandleSof+0x28>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d005      	beq.n	800a9b4 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9ae:	699b      	ldr	r3, [r3, #24]
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	4798      	blx	r3
  }
}
 800a9b4:	bf00      	nop
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b082      	sub	sp, #8
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	f000 f8ae 	bl	800ab44 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800a9e8:	bf00      	nop
}
 800a9ea:	3708      	adds	r7, #8
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800aa00:	bf00      	nop
}
 800aa02:	370c      	adds	r7, #12
 800aa04:	46bd      	mov	sp, r7
 800aa06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0a:	4770      	bx	lr

0800aa0c <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b082      	sub	sp, #8
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2201      	movs	r2, #1
 800aa18:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2200      	movs	r2, #0
 800aa28:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2201      	movs	r2, #1
 800aa30:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800aa40:	2200      	movs	r2, #0
 800aa42:	4619      	mov	r1, r3
 800aa44:	f000 f87e 	bl	800ab44 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3708      	adds	r7, #8
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b082      	sub	sp, #8
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2201      	movs	r2, #1
 800aa5e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f001 f8fe 	bl	800bc74 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	791b      	ldrb	r3, [r3, #4]
 800aa7c:	4619      	mov	r1, r3
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 f830 	bl	800aae4 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	795b      	ldrb	r3, [r3, #5]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 f82a 	bl	800aae4 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2201      	movs	r2, #1
 800aa94:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	4619      	mov	r1, r3
 800aaa8:	f000 f84c 	bl	800ab44 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3708      	adds	r7, #8
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}

0800aab6 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800aab6:	b580      	push	{r7, lr}
 800aab8:	b082      	sub	sp, #8
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800aad2:	2200      	movs	r2, #0
 800aad4:	4619      	mov	r1, r3
 800aad6:	f000 f835 	bl	800ab44 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3708      	adds	r7, #8
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	460b      	mov	r3, r1
 800aaee:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800aaf0:	78fb      	ldrb	r3, [r7, #3]
 800aaf2:	2b0a      	cmp	r3, #10
 800aaf4:	d80d      	bhi.n	800ab12 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800aaf6:	78fb      	ldrb	r3, [r7, #3]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	33e0      	adds	r3, #224	; 0xe0
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	4413      	add	r3, r2
 800ab00:	685a      	ldr	r2, [r3, #4]
 800ab02:	78fb      	ldrb	r3, [r7, #3]
 800ab04:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ab08:	6879      	ldr	r1, [r7, #4]
 800ab0a:	33e0      	adds	r3, #224	; 0xe0
 800ab0c:	009b      	lsls	r3, r3, #2
 800ab0e:	440b      	add	r3, r1
 800ab10:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ab12:	2300      	movs	r3, #0
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	370c      	adds	r7, #12
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1e:	4770      	bx	lr

0800ab20 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab26:	f3ef 8305 	mrs	r3, IPSR
 800ab2a:	607b      	str	r3, [r7, #4]
  return(result);
 800ab2c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	bf14      	ite	ne
 800ab32:	2301      	movne	r3, #1
 800ab34:	2300      	moveq	r3, #0
 800ab36:	b2db      	uxtb	r3, r3
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b086      	sub	sp, #24
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ab50:	2300      	movs	r3, #0
 800ab52:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d101      	bne.n	800ab62 <osMessagePut+0x1e>
    ticks = 1;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ab62:	f7ff ffdd 	bl	800ab20 <inHandlerMode>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d018      	beq.n	800ab9e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ab6c:	f107 0210 	add.w	r2, r7, #16
 800ab70:	f107 0108 	add.w	r1, r7, #8
 800ab74:	2300      	movs	r3, #0
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f000 f9a6 	bl	800aec8 <xQueueGenericSendFromISR>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b01      	cmp	r3, #1
 800ab80:	d001      	beq.n	800ab86 <osMessagePut+0x42>
      return osErrorOS;
 800ab82:	23ff      	movs	r3, #255	; 0xff
 800ab84:	e018      	b.n	800abb8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ab86:	693b      	ldr	r3, [r7, #16]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d014      	beq.n	800abb6 <osMessagePut+0x72>
 800ab8c:	4b0c      	ldr	r3, [pc, #48]	; (800abc0 <osMessagePut+0x7c>)
 800ab8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	f3bf 8f4f 	dsb	sy
 800ab98:	f3bf 8f6f 	isb	sy
 800ab9c:	e00b      	b.n	800abb6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ab9e:	f107 0108 	add.w	r1, r7, #8
 800aba2:	2300      	movs	r3, #0
 800aba4:	697a      	ldr	r2, [r7, #20]
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	f000 f894 	bl	800acd4 <xQueueGenericSend>
 800abac:	4603      	mov	r3, r0
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d001      	beq.n	800abb6 <osMessagePut+0x72>
      return osErrorOS;
 800abb2:	23ff      	movs	r3, #255	; 0xff
 800abb4:	e000      	b.n	800abb8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3718      	adds	r7, #24
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}
 800abc0:	e000ed04 	.word	0xe000ed04

0800abc4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800abc4:	b480      	push	{r7}
 800abc6:	b085      	sub	sp, #20
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	689a      	ldr	r2, [r3, #8]
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	683a      	ldr	r2, [r7, #0]
 800abe8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	683a      	ldr	r2, [r7, #0]
 800abee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	601a      	str	r2, [r3, #0]
}
 800ac00:	bf00      	nop
 800ac02:	3714      	adds	r7, #20
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr

0800ac0c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b085      	sub	sp, #20
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac22:	d103      	bne.n	800ac2c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	691b      	ldr	r3, [r3, #16]
 800ac28:	60fb      	str	r3, [r7, #12]
 800ac2a:	e00c      	b.n	800ac46 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	3308      	adds	r3, #8
 800ac30:	60fb      	str	r3, [r7, #12]
 800ac32:	e002      	b.n	800ac3a <vListInsert+0x2e>
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	60fb      	str	r3, [r7, #12]
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d2f6      	bcs.n	800ac34 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	685a      	ldr	r2, [r3, #4]
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	683a      	ldr	r2, [r7, #0]
 800ac54:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	68fa      	ldr	r2, [r7, #12]
 800ac5a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	683a      	ldr	r2, [r7, #0]
 800ac60:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	1c5a      	adds	r2, r3, #1
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	601a      	str	r2, [r3, #0]
}
 800ac72:	bf00      	nop
 800ac74:	3714      	adds	r7, #20
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr

0800ac7e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ac7e:	b480      	push	{r7}
 800ac80:	b085      	sub	sp, #20
 800ac82:	af00      	add	r7, sp, #0
 800ac84:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	691b      	ldr	r3, [r3, #16]
 800ac8a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	687a      	ldr	r2, [r7, #4]
 800ac92:	6892      	ldr	r2, [r2, #8]
 800ac94:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	6852      	ldr	r2, [r2, #4]
 800ac9e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d103      	bne.n	800acb2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	689a      	ldr	r2, [r3, #8]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2200      	movs	r2, #0
 800acb6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	1e5a      	subs	r2, r3, #1
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3714      	adds	r7, #20
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
	...

0800acd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b08e      	sub	sp, #56	; 0x38
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	607a      	str	r2, [r7, #4]
 800ace0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ace2:	2300      	movs	r3, #0
 800ace4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800acea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acec:	2b00      	cmp	r3, #0
 800acee:	d109      	bne.n	800ad04 <xQueueGenericSend+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad02:	e7fe      	b.n	800ad02 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d103      	bne.n	800ad12 <xQueueGenericSend+0x3e>
 800ad0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d101      	bne.n	800ad16 <xQueueGenericSend+0x42>
 800ad12:	2301      	movs	r3, #1
 800ad14:	e000      	b.n	800ad18 <xQueueGenericSend+0x44>
 800ad16:	2300      	movs	r3, #0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d109      	bne.n	800ad30 <xQueueGenericSend+0x5c>
 800ad1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad2e:	e7fe      	b.n	800ad2e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	2b02      	cmp	r3, #2
 800ad34:	d103      	bne.n	800ad3e <xQueueGenericSend+0x6a>
 800ad36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d101      	bne.n	800ad42 <xQueueGenericSend+0x6e>
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e000      	b.n	800ad44 <xQueueGenericSend+0x70>
 800ad42:	2300      	movs	r3, #0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d109      	bne.n	800ad5c <xQueueGenericSend+0x88>
 800ad48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4c:	f383 8811 	msr	BASEPRI, r3
 800ad50:	f3bf 8f6f 	isb	sy
 800ad54:	f3bf 8f4f 	dsb	sy
 800ad58:	623b      	str	r3, [r7, #32]
 800ad5a:	e7fe      	b.n	800ad5a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad5c:	f000 fd26 	bl	800b7ac <xTaskGetSchedulerState>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d102      	bne.n	800ad6c <xQueueGenericSend+0x98>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d101      	bne.n	800ad70 <xQueueGenericSend+0x9c>
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e000      	b.n	800ad72 <xQueueGenericSend+0x9e>
 800ad70:	2300      	movs	r3, #0
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d109      	bne.n	800ad8a <xQueueGenericSend+0xb6>
 800ad76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad7a:	f383 8811 	msr	BASEPRI, r3
 800ad7e:	f3bf 8f6f 	isb	sy
 800ad82:	f3bf 8f4f 	dsb	sy
 800ad86:	61fb      	str	r3, [r7, #28]
 800ad88:	e7fe      	b.n	800ad88 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad8a:	f000 fe2d 	bl	800b9e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d302      	bcc.n	800ada0 <xQueueGenericSend+0xcc>
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	2b02      	cmp	r3, #2
 800ad9e:	d129      	bne.n	800adf4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ada0:	683a      	ldr	r2, [r7, #0]
 800ada2:	68b9      	ldr	r1, [r7, #8]
 800ada4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ada6:	f000 f923 	bl	800aff0 <prvCopyDataToQueue>
 800adaa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d010      	beq.n	800add6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb6:	3324      	adds	r3, #36	; 0x24
 800adb8:	4618      	mov	r0, r3
 800adba:	f000 fbf3 	bl	800b5a4 <xTaskRemoveFromEventList>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d013      	beq.n	800adec <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800adc4:	4b3f      	ldr	r3, [pc, #252]	; (800aec4 <xQueueGenericSend+0x1f0>)
 800adc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adca:	601a      	str	r2, [r3, #0]
 800adcc:	f3bf 8f4f 	dsb	sy
 800add0:	f3bf 8f6f 	isb	sy
 800add4:	e00a      	b.n	800adec <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800add6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800add8:	2b00      	cmp	r3, #0
 800adda:	d007      	beq.n	800adec <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800addc:	4b39      	ldr	r3, [pc, #228]	; (800aec4 <xQueueGenericSend+0x1f0>)
 800adde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ade2:	601a      	str	r2, [r3, #0]
 800ade4:	f3bf 8f4f 	dsb	sy
 800ade8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800adec:	f000 fe2a 	bl	800ba44 <vPortExitCritical>
				return pdPASS;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e063      	b.n	800aebc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d103      	bne.n	800ae02 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800adfa:	f000 fe23 	bl	800ba44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800adfe:	2300      	movs	r3, #0
 800ae00:	e05c      	b.n	800aebc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d106      	bne.n	800ae16 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ae08:	f107 0314 	add.w	r3, r7, #20
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f000 fc2b 	bl	800b668 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae12:	2301      	movs	r3, #1
 800ae14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae16:	f000 fe15 	bl	800ba44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae1a:	f000 f9bd 	bl	800b198 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae1e:	f000 fde3 	bl	800b9e8 <vPortEnterCritical>
 800ae22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae28:	b25b      	sxtb	r3, r3
 800ae2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae2e:	d103      	bne.n	800ae38 <xQueueGenericSend+0x164>
 800ae30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae32:	2200      	movs	r2, #0
 800ae34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae3e:	b25b      	sxtb	r3, r3
 800ae40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae44:	d103      	bne.n	800ae4e <xQueueGenericSend+0x17a>
 800ae46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae48:	2200      	movs	r2, #0
 800ae4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae4e:	f000 fdf9 	bl	800ba44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae52:	1d3a      	adds	r2, r7, #4
 800ae54:	f107 0314 	add.w	r3, r7, #20
 800ae58:	4611      	mov	r1, r2
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f000 fc1a 	bl	800b694 <xTaskCheckForTimeOut>
 800ae60:	4603      	mov	r3, r0
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d124      	bne.n	800aeb0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae68:	f000 f97e 	bl	800b168 <prvIsQueueFull>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d018      	beq.n	800aea4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ae72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae74:	3310      	adds	r3, #16
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	4611      	mov	r1, r2
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f000 fb6e 	bl	800b55c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ae80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae82:	f000 f91f 	bl	800b0c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ae86:	f000 f995 	bl	800b1b4 <xTaskResumeAll>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	f47f af7c 	bne.w	800ad8a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800ae92:	4b0c      	ldr	r3, [pc, #48]	; (800aec4 <xQueueGenericSend+0x1f0>)
 800ae94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae98:	601a      	str	r2, [r3, #0]
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	f3bf 8f6f 	isb	sy
 800aea2:	e772      	b.n	800ad8a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aea4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aea6:	f000 f90d 	bl	800b0c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aeaa:	f000 f983 	bl	800b1b4 <xTaskResumeAll>
 800aeae:	e76c      	b.n	800ad8a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aeb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeb2:	f000 f907 	bl	800b0c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aeb6:	f000 f97d 	bl	800b1b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aeba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3738      	adds	r7, #56	; 0x38
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}
 800aec4:	e000ed04 	.word	0xe000ed04

0800aec8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b08e      	sub	sp, #56	; 0x38
 800aecc:	af00      	add	r7, sp, #0
 800aece:	60f8      	str	r0, [r7, #12]
 800aed0:	60b9      	str	r1, [r7, #8]
 800aed2:	607a      	str	r2, [r7, #4]
 800aed4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aeda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d109      	bne.n	800aef4 <xQueueGenericSendFromISR+0x2c>
 800aee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	627b      	str	r3, [r7, #36]	; 0x24
 800aef2:	e7fe      	b.n	800aef2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d103      	bne.n	800af02 <xQueueGenericSendFromISR+0x3a>
 800aefa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aefc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d101      	bne.n	800af06 <xQueueGenericSendFromISR+0x3e>
 800af02:	2301      	movs	r3, #1
 800af04:	e000      	b.n	800af08 <xQueueGenericSendFromISR+0x40>
 800af06:	2300      	movs	r3, #0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d109      	bne.n	800af20 <xQueueGenericSendFromISR+0x58>
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	623b      	str	r3, [r7, #32]
 800af1e:	e7fe      	b.n	800af1e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	2b02      	cmp	r3, #2
 800af24:	d103      	bne.n	800af2e <xQueueGenericSendFromISR+0x66>
 800af26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d101      	bne.n	800af32 <xQueueGenericSendFromISR+0x6a>
 800af2e:	2301      	movs	r3, #1
 800af30:	e000      	b.n	800af34 <xQueueGenericSendFromISR+0x6c>
 800af32:	2300      	movs	r3, #0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d109      	bne.n	800af4c <xQueueGenericSendFromISR+0x84>
 800af38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3c:	f383 8811 	msr	BASEPRI, r3
 800af40:	f3bf 8f6f 	isb	sy
 800af44:	f3bf 8f4f 	dsb	sy
 800af48:	61fb      	str	r3, [r7, #28]
 800af4a:	e7fe      	b.n	800af4a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af4c:	f000 fdfc 	bl	800bb48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800af50:	f3ef 8211 	mrs	r2, BASEPRI
 800af54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af58:	f383 8811 	msr	BASEPRI, r3
 800af5c:	f3bf 8f6f 	isb	sy
 800af60:	f3bf 8f4f 	dsb	sy
 800af64:	61ba      	str	r2, [r7, #24]
 800af66:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800af68:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af6a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af74:	429a      	cmp	r2, r3
 800af76:	d302      	bcc.n	800af7e <xQueueGenericSendFromISR+0xb6>
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	2b02      	cmp	r3, #2
 800af7c:	d12c      	bne.n	800afd8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800af88:	683a      	ldr	r2, [r7, #0]
 800af8a:	68b9      	ldr	r1, [r7, #8]
 800af8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af8e:	f000 f82f 	bl	800aff0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800af92:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800af96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af9a:	d112      	bne.n	800afc2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d016      	beq.n	800afd2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa6:	3324      	adds	r3, #36	; 0x24
 800afa8:	4618      	mov	r0, r3
 800afaa:	f000 fafb 	bl	800b5a4 <xTaskRemoveFromEventList>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d00e      	beq.n	800afd2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00b      	beq.n	800afd2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2201      	movs	r2, #1
 800afbe:	601a      	str	r2, [r3, #0]
 800afc0:	e007      	b.n	800afd2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800afc2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800afc6:	3301      	adds	r3, #1
 800afc8:	b2db      	uxtb	r3, r3
 800afca:	b25a      	sxtb	r2, r3
 800afcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800afd2:	2301      	movs	r3, #1
 800afd4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800afd6:	e001      	b.n	800afdc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800afd8:	2300      	movs	r3, #0
 800afda:	637b      	str	r3, [r7, #52]	; 0x34
 800afdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afde:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3738      	adds	r7, #56	; 0x38
 800afec:	46bd      	mov	sp, r7
 800afee:	bd80      	pop	{r7, pc}

0800aff0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b086      	sub	sp, #24
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60f8      	str	r0, [r7, #12]
 800aff8:	60b9      	str	r1, [r7, #8]
 800affa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800affc:	2300      	movs	r3, #0
 800affe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b004:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d10d      	bne.n	800b02a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d14d      	bne.n	800b0b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	689b      	ldr	r3, [r3, #8]
 800b01a:	4618      	mov	r0, r3
 800b01c:	f000 fbe4 	bl	800b7e8 <xTaskPriorityDisinherit>
 800b020:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2200      	movs	r2, #0
 800b026:	609a      	str	r2, [r3, #8]
 800b028:	e043      	b.n	800b0b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d119      	bne.n	800b064 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	6858      	ldr	r0, [r3, #4]
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b038:	461a      	mov	r2, r3
 800b03a:	68b9      	ldr	r1, [r7, #8]
 800b03c:	f000 fe86 	bl	800bd4c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	685a      	ldr	r2, [r3, #4]
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b048:	441a      	add	r2, r3
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	685a      	ldr	r2, [r3, #4]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	429a      	cmp	r2, r3
 800b058:	d32b      	bcc.n	800b0b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681a      	ldr	r2, [r3, #0]
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	605a      	str	r2, [r3, #4]
 800b062:	e026      	b.n	800b0b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	68d8      	ldr	r0, [r3, #12]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b06c:	461a      	mov	r2, r3
 800b06e:	68b9      	ldr	r1, [r7, #8]
 800b070:	f000 fe6c 	bl	800bd4c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	68da      	ldr	r2, [r3, #12]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b07c:	425b      	negs	r3, r3
 800b07e:	441a      	add	r2, r3
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	68da      	ldr	r2, [r3, #12]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d207      	bcs.n	800b0a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	689a      	ldr	r2, [r3, #8]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b098:	425b      	negs	r3, r3
 800b09a:	441a      	add	r2, r3
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2b02      	cmp	r3, #2
 800b0a4:	d105      	bne.n	800b0b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d002      	beq.n	800b0b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0ac:	693b      	ldr	r3, [r7, #16]
 800b0ae:	3b01      	subs	r3, #1
 800b0b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0b2:	693b      	ldr	r3, [r7, #16]
 800b0b4:	1c5a      	adds	r2, r3, #1
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b0ba:	697b      	ldr	r3, [r7, #20]
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3718      	adds	r7, #24
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}

0800b0c4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b0cc:	f000 fc8c 	bl	800b9e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0d8:	e011      	b.n	800b0fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d012      	beq.n	800b108 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	3324      	adds	r3, #36	; 0x24
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f000 fa5c 	bl	800b5a4 <xTaskRemoveFromEventList>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b0f2:	f000 fb2f 	bl	800b754 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b0f6:	7bfb      	ldrb	r3, [r7, #15]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b0fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b102:	2b00      	cmp	r3, #0
 800b104:	dce9      	bgt.n	800b0da <prvUnlockQueue+0x16>
 800b106:	e000      	b.n	800b10a <prvUnlockQueue+0x46>
					break;
 800b108:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	22ff      	movs	r2, #255	; 0xff
 800b10e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b112:	f000 fc97 	bl	800ba44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b116:	f000 fc67 	bl	800b9e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b120:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b122:	e011      	b.n	800b148 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	691b      	ldr	r3, [r3, #16]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d012      	beq.n	800b152 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	3310      	adds	r3, #16
 800b130:	4618      	mov	r0, r3
 800b132:	f000 fa37 	bl	800b5a4 <xTaskRemoveFromEventList>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d001      	beq.n	800b140 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b13c:	f000 fb0a 	bl	800b754 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b140:	7bbb      	ldrb	r3, [r7, #14]
 800b142:	3b01      	subs	r3, #1
 800b144:	b2db      	uxtb	r3, r3
 800b146:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b148:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	dce9      	bgt.n	800b124 <prvUnlockQueue+0x60>
 800b150:	e000      	b.n	800b154 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b152:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	22ff      	movs	r2, #255	; 0xff
 800b158:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b15c:	f000 fc72 	bl	800ba44 <vPortExitCritical>
}
 800b160:	bf00      	nop
 800b162:	3710      	adds	r7, #16
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}

0800b168 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b084      	sub	sp, #16
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b170:	f000 fc3a 	bl	800b9e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b17c:	429a      	cmp	r2, r3
 800b17e:	d102      	bne.n	800b186 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b180:	2301      	movs	r3, #1
 800b182:	60fb      	str	r3, [r7, #12]
 800b184:	e001      	b.n	800b18a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b186:	2300      	movs	r3, #0
 800b188:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b18a:	f000 fc5b 	bl	800ba44 <vPortExitCritical>

	return xReturn;
 800b18e:	68fb      	ldr	r3, [r7, #12]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b198:	b480      	push	{r7}
 800b19a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b19c:	4b04      	ldr	r3, [pc, #16]	; (800b1b0 <vTaskSuspendAll+0x18>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	4a03      	ldr	r2, [pc, #12]	; (800b1b0 <vTaskSuspendAll+0x18>)
 800b1a4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b1a6:	bf00      	nop
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ae:	4770      	bx	lr
 800b1b0:	20000388 	.word	0x20000388

0800b1b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b084      	sub	sp, #16
 800b1b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b1c2:	4b41      	ldr	r3, [pc, #260]	; (800b2c8 <xTaskResumeAll+0x114>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d109      	bne.n	800b1de <xTaskResumeAll+0x2a>
	__asm volatile
 800b1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ce:	f383 8811 	msr	BASEPRI, r3
 800b1d2:	f3bf 8f6f 	isb	sy
 800b1d6:	f3bf 8f4f 	dsb	sy
 800b1da:	603b      	str	r3, [r7, #0]
 800b1dc:	e7fe      	b.n	800b1dc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b1de:	f000 fc03 	bl	800b9e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b1e2:	4b39      	ldr	r3, [pc, #228]	; (800b2c8 <xTaskResumeAll+0x114>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	4a37      	ldr	r2, [pc, #220]	; (800b2c8 <xTaskResumeAll+0x114>)
 800b1ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1ec:	4b36      	ldr	r3, [pc, #216]	; (800b2c8 <xTaskResumeAll+0x114>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d161      	bne.n	800b2b8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b1f4:	4b35      	ldr	r3, [pc, #212]	; (800b2cc <xTaskResumeAll+0x118>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d05d      	beq.n	800b2b8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b1fc:	e02e      	b.n	800b25c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1fe:	4b34      	ldr	r3, [pc, #208]	; (800b2d0 <xTaskResumeAll+0x11c>)
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	68db      	ldr	r3, [r3, #12]
 800b204:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	3318      	adds	r3, #24
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7ff fd37 	bl	800ac7e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	3304      	adds	r3, #4
 800b214:	4618      	mov	r0, r3
 800b216:	f7ff fd32 	bl	800ac7e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b21e:	2201      	movs	r2, #1
 800b220:	409a      	lsls	r2, r3
 800b222:	4b2c      	ldr	r3, [pc, #176]	; (800b2d4 <xTaskResumeAll+0x120>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	4313      	orrs	r3, r2
 800b228:	4a2a      	ldr	r2, [pc, #168]	; (800b2d4 <xTaskResumeAll+0x120>)
 800b22a:	6013      	str	r3, [r2, #0]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b230:	4613      	mov	r3, r2
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	4413      	add	r3, r2
 800b236:	009b      	lsls	r3, r3, #2
 800b238:	4a27      	ldr	r2, [pc, #156]	; (800b2d8 <xTaskResumeAll+0x124>)
 800b23a:	441a      	add	r2, r3
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	3304      	adds	r3, #4
 800b240:	4619      	mov	r1, r3
 800b242:	4610      	mov	r0, r2
 800b244:	f7ff fcbe 	bl	800abc4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b24c:	4b23      	ldr	r3, [pc, #140]	; (800b2dc <xTaskResumeAll+0x128>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b252:	429a      	cmp	r2, r3
 800b254:	d302      	bcc.n	800b25c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800b256:	4b22      	ldr	r3, [pc, #136]	; (800b2e0 <xTaskResumeAll+0x12c>)
 800b258:	2201      	movs	r2, #1
 800b25a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b25c:	4b1c      	ldr	r3, [pc, #112]	; (800b2d0 <xTaskResumeAll+0x11c>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d1cc      	bne.n	800b1fe <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d001      	beq.n	800b26e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b26a:	f000 fa7f 	bl	800b76c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b26e:	4b1d      	ldr	r3, [pc, #116]	; (800b2e4 <xTaskResumeAll+0x130>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d010      	beq.n	800b29c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b27a:	f000 f837 	bl	800b2ec <xTaskIncrementTick>
 800b27e:	4603      	mov	r3, r0
 800b280:	2b00      	cmp	r3, #0
 800b282:	d002      	beq.n	800b28a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800b284:	4b16      	ldr	r3, [pc, #88]	; (800b2e0 <xTaskResumeAll+0x12c>)
 800b286:	2201      	movs	r2, #1
 800b288:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	3b01      	subs	r3, #1
 800b28e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d1f1      	bne.n	800b27a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800b296:	4b13      	ldr	r3, [pc, #76]	; (800b2e4 <xTaskResumeAll+0x130>)
 800b298:	2200      	movs	r2, #0
 800b29a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b29c:	4b10      	ldr	r3, [pc, #64]	; (800b2e0 <xTaskResumeAll+0x12c>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d009      	beq.n	800b2b8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b2a8:	4b0f      	ldr	r3, [pc, #60]	; (800b2e8 <xTaskResumeAll+0x134>)
 800b2aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2ae:	601a      	str	r2, [r3, #0]
 800b2b0:	f3bf 8f4f 	dsb	sy
 800b2b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b2b8:	f000 fbc4 	bl	800ba44 <vPortExitCritical>

	return xAlreadyYielded;
 800b2bc:	68bb      	ldr	r3, [r7, #8]
}
 800b2be:	4618      	mov	r0, r3
 800b2c0:	3710      	adds	r7, #16
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	20000388 	.word	0x20000388
 800b2cc:	20000368 	.word	0x20000368
 800b2d0:	20000340 	.word	0x20000340
 800b2d4:	20000370 	.word	0x20000370
 800b2d8:	200002ac 	.word	0x200002ac
 800b2dc:	200002a8 	.word	0x200002a8
 800b2e0:	2000037c 	.word	0x2000037c
 800b2e4:	20000378 	.word	0x20000378
 800b2e8:	e000ed04 	.word	0xe000ed04

0800b2ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b086      	sub	sp, #24
 800b2f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2f6:	4b4e      	ldr	r3, [pc, #312]	; (800b430 <xTaskIncrementTick+0x144>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	f040 8087 	bne.w	800b40e <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b300:	4b4c      	ldr	r3, [pc, #304]	; (800b434 <xTaskIncrementTick+0x148>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	3301      	adds	r3, #1
 800b306:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b308:	4a4a      	ldr	r2, [pc, #296]	; (800b434 <xTaskIncrementTick+0x148>)
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d11f      	bne.n	800b354 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b314:	4b48      	ldr	r3, [pc, #288]	; (800b438 <xTaskIncrementTick+0x14c>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d009      	beq.n	800b332 <xTaskIncrementTick+0x46>
 800b31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b322:	f383 8811 	msr	BASEPRI, r3
 800b326:	f3bf 8f6f 	isb	sy
 800b32a:	f3bf 8f4f 	dsb	sy
 800b32e:	603b      	str	r3, [r7, #0]
 800b330:	e7fe      	b.n	800b330 <xTaskIncrementTick+0x44>
 800b332:	4b41      	ldr	r3, [pc, #260]	; (800b438 <xTaskIncrementTick+0x14c>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	60fb      	str	r3, [r7, #12]
 800b338:	4b40      	ldr	r3, [pc, #256]	; (800b43c <xTaskIncrementTick+0x150>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a3e      	ldr	r2, [pc, #248]	; (800b438 <xTaskIncrementTick+0x14c>)
 800b33e:	6013      	str	r3, [r2, #0]
 800b340:	4a3e      	ldr	r2, [pc, #248]	; (800b43c <xTaskIncrementTick+0x150>)
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	6013      	str	r3, [r2, #0]
 800b346:	4b3e      	ldr	r3, [pc, #248]	; (800b440 <xTaskIncrementTick+0x154>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	3301      	adds	r3, #1
 800b34c:	4a3c      	ldr	r2, [pc, #240]	; (800b440 <xTaskIncrementTick+0x154>)
 800b34e:	6013      	str	r3, [r2, #0]
 800b350:	f000 fa0c 	bl	800b76c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b354:	4b3b      	ldr	r3, [pc, #236]	; (800b444 <xTaskIncrementTick+0x158>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	693a      	ldr	r2, [r7, #16]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d348      	bcc.n	800b3f0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b35e:	4b36      	ldr	r3, [pc, #216]	; (800b438 <xTaskIncrementTick+0x14c>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d104      	bne.n	800b372 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b368:	4b36      	ldr	r3, [pc, #216]	; (800b444 <xTaskIncrementTick+0x158>)
 800b36a:	f04f 32ff 	mov.w	r2, #4294967295
 800b36e:	601a      	str	r2, [r3, #0]
					break;
 800b370:	e03e      	b.n	800b3f0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b372:	4b31      	ldr	r3, [pc, #196]	; (800b438 <xTaskIncrementTick+0x14c>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b382:	693a      	ldr	r2, [r7, #16]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	429a      	cmp	r2, r3
 800b388:	d203      	bcs.n	800b392 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b38a:	4a2e      	ldr	r2, [pc, #184]	; (800b444 <xTaskIncrementTick+0x158>)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b390:	e02e      	b.n	800b3f0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	3304      	adds	r3, #4
 800b396:	4618      	mov	r0, r3
 800b398:	f7ff fc71 	bl	800ac7e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d004      	beq.n	800b3ae <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	3318      	adds	r3, #24
 800b3a8:	4618      	mov	r0, r3
 800b3aa:	f7ff fc68 	bl	800ac7e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	409a      	lsls	r2, r3
 800b3b6:	4b24      	ldr	r3, [pc, #144]	; (800b448 <xTaskIncrementTick+0x15c>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	4a22      	ldr	r2, [pc, #136]	; (800b448 <xTaskIncrementTick+0x15c>)
 800b3be:	6013      	str	r3, [r2, #0]
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	4413      	add	r3, r2
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	4a1f      	ldr	r2, [pc, #124]	; (800b44c <xTaskIncrementTick+0x160>)
 800b3ce:	441a      	add	r2, r3
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	3304      	adds	r3, #4
 800b3d4:	4619      	mov	r1, r3
 800b3d6:	4610      	mov	r0, r2
 800b3d8:	f7ff fbf4 	bl	800abc4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3e0:	4b1b      	ldr	r3, [pc, #108]	; (800b450 <xTaskIncrementTick+0x164>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d3b9      	bcc.n	800b35e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b3ee:	e7b6      	b.n	800b35e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b3f0:	4b17      	ldr	r3, [pc, #92]	; (800b450 <xTaskIncrementTick+0x164>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3f6:	4915      	ldr	r1, [pc, #84]	; (800b44c <xTaskIncrementTick+0x160>)
 800b3f8:	4613      	mov	r3, r2
 800b3fa:	009b      	lsls	r3, r3, #2
 800b3fc:	4413      	add	r3, r2
 800b3fe:	009b      	lsls	r3, r3, #2
 800b400:	440b      	add	r3, r1
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	2b01      	cmp	r3, #1
 800b406:	d907      	bls.n	800b418 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800b408:	2301      	movs	r3, #1
 800b40a:	617b      	str	r3, [r7, #20]
 800b40c:	e004      	b.n	800b418 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b40e:	4b11      	ldr	r3, [pc, #68]	; (800b454 <xTaskIncrementTick+0x168>)
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	3301      	adds	r3, #1
 800b414:	4a0f      	ldr	r2, [pc, #60]	; (800b454 <xTaskIncrementTick+0x168>)
 800b416:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b418:	4b0f      	ldr	r3, [pc, #60]	; (800b458 <xTaskIncrementTick+0x16c>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d001      	beq.n	800b424 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800b420:	2301      	movs	r3, #1
 800b422:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b424:	697b      	ldr	r3, [r7, #20]
}
 800b426:	4618      	mov	r0, r3
 800b428:	3718      	adds	r7, #24
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}
 800b42e:	bf00      	nop
 800b430:	20000388 	.word	0x20000388
 800b434:	2000036c 	.word	0x2000036c
 800b438:	20000338 	.word	0x20000338
 800b43c:	2000033c 	.word	0x2000033c
 800b440:	20000380 	.word	0x20000380
 800b444:	20000384 	.word	0x20000384
 800b448:	20000370 	.word	0x20000370
 800b44c:	200002ac 	.word	0x200002ac
 800b450:	200002a8 	.word	0x200002a8
 800b454:	20000378 	.word	0x20000378
 800b458:	2000037c 	.word	0x2000037c

0800b45c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b088      	sub	sp, #32
 800b460:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b462:	4b39      	ldr	r3, [pc, #228]	; (800b548 <vTaskSwitchContext+0xec>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d003      	beq.n	800b472 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b46a:	4b38      	ldr	r3, [pc, #224]	; (800b54c <vTaskSwitchContext+0xf0>)
 800b46c:	2201      	movs	r2, #1
 800b46e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b470:	e065      	b.n	800b53e <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800b472:	4b36      	ldr	r3, [pc, #216]	; (800b54c <vTaskSwitchContext+0xf0>)
 800b474:	2200      	movs	r2, #0
 800b476:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b478:	4b35      	ldr	r3, [pc, #212]	; (800b550 <vTaskSwitchContext+0xf4>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b47e:	61fb      	str	r3, [r7, #28]
 800b480:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800b484:	61bb      	str	r3, [r7, #24]
 800b486:	69fb      	ldr	r3, [r7, #28]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	69ba      	ldr	r2, [r7, #24]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d111      	bne.n	800b4b4 <vTaskSwitchContext+0x58>
 800b490:	69fb      	ldr	r3, [r7, #28]
 800b492:	3304      	adds	r3, #4
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	69ba      	ldr	r2, [r7, #24]
 800b498:	429a      	cmp	r2, r3
 800b49a:	d10b      	bne.n	800b4b4 <vTaskSwitchContext+0x58>
 800b49c:	69fb      	ldr	r3, [r7, #28]
 800b49e:	3308      	adds	r3, #8
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	69ba      	ldr	r2, [r7, #24]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	d105      	bne.n	800b4b4 <vTaskSwitchContext+0x58>
 800b4a8:	69fb      	ldr	r3, [r7, #28]
 800b4aa:	330c      	adds	r3, #12
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	69ba      	ldr	r2, [r7, #24]
 800b4b0:	429a      	cmp	r2, r3
 800b4b2:	d008      	beq.n	800b4c6 <vTaskSwitchContext+0x6a>
 800b4b4:	4b26      	ldr	r3, [pc, #152]	; (800b550 <vTaskSwitchContext+0xf4>)
 800b4b6:	681a      	ldr	r2, [r3, #0]
 800b4b8:	4b25      	ldr	r3, [pc, #148]	; (800b550 <vTaskSwitchContext+0xf4>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	3334      	adds	r3, #52	; 0x34
 800b4be:	4619      	mov	r1, r3
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	f7f5 f991 	bl	80007e8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4c6:	4b23      	ldr	r3, [pc, #140]	; (800b554 <vTaskSwitchContext+0xf8>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	fab3 f383 	clz	r3, r3
 800b4d2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b4d4:	7afb      	ldrb	r3, [r7, #11]
 800b4d6:	f1c3 031f 	rsb	r3, r3, #31
 800b4da:	617b      	str	r3, [r7, #20]
 800b4dc:	491e      	ldr	r1, [pc, #120]	; (800b558 <vTaskSwitchContext+0xfc>)
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	4613      	mov	r3, r2
 800b4e2:	009b      	lsls	r3, r3, #2
 800b4e4:	4413      	add	r3, r2
 800b4e6:	009b      	lsls	r3, r3, #2
 800b4e8:	440b      	add	r3, r1
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d109      	bne.n	800b504 <vTaskSwitchContext+0xa8>
	__asm volatile
 800b4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f4:	f383 8811 	msr	BASEPRI, r3
 800b4f8:	f3bf 8f6f 	isb	sy
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	607b      	str	r3, [r7, #4]
 800b502:	e7fe      	b.n	800b502 <vTaskSwitchContext+0xa6>
 800b504:	697a      	ldr	r2, [r7, #20]
 800b506:	4613      	mov	r3, r2
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	4413      	add	r3, r2
 800b50c:	009b      	lsls	r3, r3, #2
 800b50e:	4a12      	ldr	r2, [pc, #72]	; (800b558 <vTaskSwitchContext+0xfc>)
 800b510:	4413      	add	r3, r2
 800b512:	613b      	str	r3, [r7, #16]
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	685b      	ldr	r3, [r3, #4]
 800b518:	685a      	ldr	r2, [r3, #4]
 800b51a:	693b      	ldr	r3, [r7, #16]
 800b51c:	605a      	str	r2, [r3, #4]
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	685a      	ldr	r2, [r3, #4]
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	3308      	adds	r3, #8
 800b526:	429a      	cmp	r2, r3
 800b528:	d104      	bne.n	800b534 <vTaskSwitchContext+0xd8>
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	685a      	ldr	r2, [r3, #4]
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	605a      	str	r2, [r3, #4]
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	68db      	ldr	r3, [r3, #12]
 800b53a:	4a05      	ldr	r2, [pc, #20]	; (800b550 <vTaskSwitchContext+0xf4>)
 800b53c:	6013      	str	r3, [r2, #0]
}
 800b53e:	bf00      	nop
 800b540:	3720      	adds	r7, #32
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}
 800b546:	bf00      	nop
 800b548:	20000388 	.word	0x20000388
 800b54c:	2000037c 	.word	0x2000037c
 800b550:	200002a8 	.word	0x200002a8
 800b554:	20000370 	.word	0x20000370
 800b558:	200002ac 	.word	0x200002ac

0800b55c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b084      	sub	sp, #16
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
 800b564:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d109      	bne.n	800b580 <vTaskPlaceOnEventList+0x24>
 800b56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b570:	f383 8811 	msr	BASEPRI, r3
 800b574:	f3bf 8f6f 	isb	sy
 800b578:	f3bf 8f4f 	dsb	sy
 800b57c:	60fb      	str	r3, [r7, #12]
 800b57e:	e7fe      	b.n	800b57e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b580:	4b07      	ldr	r3, [pc, #28]	; (800b5a0 <vTaskPlaceOnEventList+0x44>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	3318      	adds	r3, #24
 800b586:	4619      	mov	r1, r3
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	f7ff fb3f 	bl	800ac0c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b58e:	2101      	movs	r1, #1
 800b590:	6838      	ldr	r0, [r7, #0]
 800b592:	f000 f9ad 	bl	800b8f0 <prvAddCurrentTaskToDelayedList>
}
 800b596:	bf00      	nop
 800b598:	3710      	adds	r7, #16
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	200002a8 	.word	0x200002a8

0800b5a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b086      	sub	sp, #24
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	68db      	ldr	r3, [r3, #12]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d109      	bne.n	800b5ce <xTaskRemoveFromEventList+0x2a>
 800b5ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5be:	f383 8811 	msr	BASEPRI, r3
 800b5c2:	f3bf 8f6f 	isb	sy
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	60fb      	str	r3, [r7, #12]
 800b5cc:	e7fe      	b.n	800b5cc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	3318      	adds	r3, #24
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f7ff fb53 	bl	800ac7e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b5d8:	4b1d      	ldr	r3, [pc, #116]	; (800b650 <xTaskRemoveFromEventList+0xac>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d11c      	bne.n	800b61a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	3304      	adds	r3, #4
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7ff fb4a 	bl	800ac7e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ee:	2201      	movs	r2, #1
 800b5f0:	409a      	lsls	r2, r3
 800b5f2:	4b18      	ldr	r3, [pc, #96]	; (800b654 <xTaskRemoveFromEventList+0xb0>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	4313      	orrs	r3, r2
 800b5f8:	4a16      	ldr	r2, [pc, #88]	; (800b654 <xTaskRemoveFromEventList+0xb0>)
 800b5fa:	6013      	str	r3, [r2, #0]
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b600:	4613      	mov	r3, r2
 800b602:	009b      	lsls	r3, r3, #2
 800b604:	4413      	add	r3, r2
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	4a13      	ldr	r2, [pc, #76]	; (800b658 <xTaskRemoveFromEventList+0xb4>)
 800b60a:	441a      	add	r2, r3
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	3304      	adds	r3, #4
 800b610:	4619      	mov	r1, r3
 800b612:	4610      	mov	r0, r2
 800b614:	f7ff fad6 	bl	800abc4 <vListInsertEnd>
 800b618:	e005      	b.n	800b626 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	3318      	adds	r3, #24
 800b61e:	4619      	mov	r1, r3
 800b620:	480e      	ldr	r0, [pc, #56]	; (800b65c <xTaskRemoveFromEventList+0xb8>)
 800b622:	f7ff facf 	bl	800abc4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b62a:	4b0d      	ldr	r3, [pc, #52]	; (800b660 <xTaskRemoveFromEventList+0xbc>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b630:	429a      	cmp	r2, r3
 800b632:	d905      	bls.n	800b640 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b634:	2301      	movs	r3, #1
 800b636:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b638:	4b0a      	ldr	r3, [pc, #40]	; (800b664 <xTaskRemoveFromEventList+0xc0>)
 800b63a:	2201      	movs	r2, #1
 800b63c:	601a      	str	r2, [r3, #0]
 800b63e:	e001      	b.n	800b644 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800b640:	2300      	movs	r3, #0
 800b642:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b644:	697b      	ldr	r3, [r7, #20]
}
 800b646:	4618      	mov	r0, r3
 800b648:	3718      	adds	r7, #24
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
 800b64e:	bf00      	nop
 800b650:	20000388 	.word	0x20000388
 800b654:	20000370 	.word	0x20000370
 800b658:	200002ac 	.word	0x200002ac
 800b65c:	20000340 	.word	0x20000340
 800b660:	200002a8 	.word	0x200002a8
 800b664:	2000037c 	.word	0x2000037c

0800b668 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b670:	4b06      	ldr	r3, [pc, #24]	; (800b68c <vTaskInternalSetTimeOutState+0x24>)
 800b672:	681a      	ldr	r2, [r3, #0]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b678:	4b05      	ldr	r3, [pc, #20]	; (800b690 <vTaskInternalSetTimeOutState+0x28>)
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	605a      	str	r2, [r3, #4]
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr
 800b68c:	20000380 	.word	0x20000380
 800b690:	2000036c 	.word	0x2000036c

0800b694 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b694:	b580      	push	{r7, lr}
 800b696:	b088      	sub	sp, #32
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
 800b69c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d109      	bne.n	800b6b8 <xTaskCheckForTimeOut+0x24>
 800b6a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	613b      	str	r3, [r7, #16]
 800b6b6:	e7fe      	b.n	800b6b6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d109      	bne.n	800b6d2 <xTaskCheckForTimeOut+0x3e>
 800b6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c2:	f383 8811 	msr	BASEPRI, r3
 800b6c6:	f3bf 8f6f 	isb	sy
 800b6ca:	f3bf 8f4f 	dsb	sy
 800b6ce:	60fb      	str	r3, [r7, #12]
 800b6d0:	e7fe      	b.n	800b6d0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800b6d2:	f000 f989 	bl	800b9e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b6d6:	4b1d      	ldr	r3, [pc, #116]	; (800b74c <xTaskCheckForTimeOut+0xb8>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	685b      	ldr	r3, [r3, #4]
 800b6e0:	69ba      	ldr	r2, [r7, #24]
 800b6e2:	1ad3      	subs	r3, r2, r3
 800b6e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6ee:	d102      	bne.n	800b6f6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	61fb      	str	r3, [r7, #28]
 800b6f4:	e023      	b.n	800b73e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	4b15      	ldr	r3, [pc, #84]	; (800b750 <xTaskCheckForTimeOut+0xbc>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d007      	beq.n	800b712 <xTaskCheckForTimeOut+0x7e>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	69ba      	ldr	r2, [r7, #24]
 800b708:	429a      	cmp	r2, r3
 800b70a:	d302      	bcc.n	800b712 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b70c:	2301      	movs	r3, #1
 800b70e:	61fb      	str	r3, [r7, #28]
 800b710:	e015      	b.n	800b73e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	697a      	ldr	r2, [r7, #20]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d20b      	bcs.n	800b734 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	681a      	ldr	r2, [r3, #0]
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	1ad2      	subs	r2, r2, r3
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f7ff ff9d 	bl	800b668 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b72e:	2300      	movs	r3, #0
 800b730:	61fb      	str	r3, [r7, #28]
 800b732:	e004      	b.n	800b73e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	2200      	movs	r2, #0
 800b738:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b73a:	2301      	movs	r3, #1
 800b73c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b73e:	f000 f981 	bl	800ba44 <vPortExitCritical>

	return xReturn;
 800b742:	69fb      	ldr	r3, [r7, #28]
}
 800b744:	4618      	mov	r0, r3
 800b746:	3720      	adds	r7, #32
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	2000036c 	.word	0x2000036c
 800b750:	20000380 	.word	0x20000380

0800b754 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b754:	b480      	push	{r7}
 800b756:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b758:	4b03      	ldr	r3, [pc, #12]	; (800b768 <vTaskMissedYield+0x14>)
 800b75a:	2201      	movs	r2, #1
 800b75c:	601a      	str	r2, [r3, #0]
}
 800b75e:	bf00      	nop
 800b760:	46bd      	mov	sp, r7
 800b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b766:	4770      	bx	lr
 800b768:	2000037c 	.word	0x2000037c

0800b76c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b772:	4b0c      	ldr	r3, [pc, #48]	; (800b7a4 <prvResetNextTaskUnblockTime+0x38>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d104      	bne.n	800b786 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b77c:	4b0a      	ldr	r3, [pc, #40]	; (800b7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800b77e:	f04f 32ff 	mov.w	r2, #4294967295
 800b782:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b784:	e008      	b.n	800b798 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b786:	4b07      	ldr	r3, [pc, #28]	; (800b7a4 <prvResetNextTaskUnblockTime+0x38>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	68db      	ldr	r3, [r3, #12]
 800b78e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	4a04      	ldr	r2, [pc, #16]	; (800b7a8 <prvResetNextTaskUnblockTime+0x3c>)
 800b796:	6013      	str	r3, [r2, #0]
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr
 800b7a4:	20000338 	.word	0x20000338
 800b7a8:	20000384 	.word	0x20000384

0800b7ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b7b2:	4b0b      	ldr	r3, [pc, #44]	; (800b7e0 <xTaskGetSchedulerState+0x34>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d102      	bne.n	800b7c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	607b      	str	r3, [r7, #4]
 800b7be:	e008      	b.n	800b7d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7c0:	4b08      	ldr	r3, [pc, #32]	; (800b7e4 <xTaskGetSchedulerState+0x38>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d102      	bne.n	800b7ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b7c8:	2302      	movs	r3, #2
 800b7ca:	607b      	str	r3, [r7, #4]
 800b7cc:	e001      	b.n	800b7d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b7d2:	687b      	ldr	r3, [r7, #4]
	}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	370c      	adds	r7, #12
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr
 800b7e0:	20000374 	.word	0x20000374
 800b7e4:	20000388 	.word	0x20000388

0800b7e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b086      	sub	sp, #24
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d06c      	beq.n	800b8d8 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b7fe:	4b39      	ldr	r3, [pc, #228]	; (800b8e4 <xTaskPriorityDisinherit+0xfc>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	693a      	ldr	r2, [r7, #16]
 800b804:	429a      	cmp	r2, r3
 800b806:	d009      	beq.n	800b81c <xTaskPriorityDisinherit+0x34>
 800b808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b80c:	f383 8811 	msr	BASEPRI, r3
 800b810:	f3bf 8f6f 	isb	sy
 800b814:	f3bf 8f4f 	dsb	sy
 800b818:	60fb      	str	r3, [r7, #12]
 800b81a:	e7fe      	b.n	800b81a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b820:	2b00      	cmp	r3, #0
 800b822:	d109      	bne.n	800b838 <xTaskPriorityDisinherit+0x50>
 800b824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	60bb      	str	r3, [r7, #8]
 800b836:	e7fe      	b.n	800b836 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b83c:	1e5a      	subs	r2, r3, #1
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d044      	beq.n	800b8d8 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b852:	2b00      	cmp	r3, #0
 800b854:	d140      	bne.n	800b8d8 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	3304      	adds	r3, #4
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7ff fa0f 	bl	800ac7e <uxListRemove>
 800b860:	4603      	mov	r3, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	d115      	bne.n	800b892 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b86a:	491f      	ldr	r1, [pc, #124]	; (800b8e8 <xTaskPriorityDisinherit+0x100>)
 800b86c:	4613      	mov	r3, r2
 800b86e:	009b      	lsls	r3, r3, #2
 800b870:	4413      	add	r3, r2
 800b872:	009b      	lsls	r3, r3, #2
 800b874:	440b      	add	r3, r1
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d10a      	bne.n	800b892 <xTaskPriorityDisinherit+0xaa>
 800b87c:	693b      	ldr	r3, [r7, #16]
 800b87e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b880:	2201      	movs	r2, #1
 800b882:	fa02 f303 	lsl.w	r3, r2, r3
 800b886:	43da      	mvns	r2, r3
 800b888:	4b18      	ldr	r3, [pc, #96]	; (800b8ec <xTaskPriorityDisinherit+0x104>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4013      	ands	r3, r2
 800b88e:	4a17      	ldr	r2, [pc, #92]	; (800b8ec <xTaskPriorityDisinherit+0x104>)
 800b890:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b89e:	f1c3 0207 	rsb	r2, r3, #7
 800b8a2:	693b      	ldr	r3, [r7, #16]
 800b8a4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	409a      	lsls	r2, r3
 800b8ae:	4b0f      	ldr	r3, [pc, #60]	; (800b8ec <xTaskPriorityDisinherit+0x104>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4313      	orrs	r3, r2
 800b8b4:	4a0d      	ldr	r2, [pc, #52]	; (800b8ec <xTaskPriorityDisinherit+0x104>)
 800b8b6:	6013      	str	r3, [r2, #0]
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8bc:	4613      	mov	r3, r2
 800b8be:	009b      	lsls	r3, r3, #2
 800b8c0:	4413      	add	r3, r2
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	4a08      	ldr	r2, [pc, #32]	; (800b8e8 <xTaskPriorityDisinherit+0x100>)
 800b8c6:	441a      	add	r2, r3
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	3304      	adds	r3, #4
 800b8cc:	4619      	mov	r1, r3
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	f7ff f978 	bl	800abc4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b8d8:	697b      	ldr	r3, [r7, #20]
	}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	bf00      	nop
 800b8e4:	200002a8 	.word	0x200002a8
 800b8e8:	200002ac 	.word	0x200002ac
 800b8ec:	20000370 	.word	0x20000370

0800b8f0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b084      	sub	sp, #16
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b8fa:	4b29      	ldr	r3, [pc, #164]	; (800b9a0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b900:	4b28      	ldr	r3, [pc, #160]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	3304      	adds	r3, #4
 800b906:	4618      	mov	r0, r3
 800b908:	f7ff f9b9 	bl	800ac7e <uxListRemove>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10b      	bne.n	800b92a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b912:	4b24      	ldr	r3, [pc, #144]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b918:	2201      	movs	r2, #1
 800b91a:	fa02 f303 	lsl.w	r3, r2, r3
 800b91e:	43da      	mvns	r2, r3
 800b920:	4b21      	ldr	r3, [pc, #132]	; (800b9a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4013      	ands	r3, r2
 800b926:	4a20      	ldr	r2, [pc, #128]	; (800b9a8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b928:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b930:	d10a      	bne.n	800b948 <prvAddCurrentTaskToDelayedList+0x58>
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d007      	beq.n	800b948 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b938:	4b1a      	ldr	r3, [pc, #104]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	3304      	adds	r3, #4
 800b93e:	4619      	mov	r1, r3
 800b940:	481a      	ldr	r0, [pc, #104]	; (800b9ac <prvAddCurrentTaskToDelayedList+0xbc>)
 800b942:	f7ff f93f 	bl	800abc4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b946:	e026      	b.n	800b996 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b948:	68fa      	ldr	r2, [r7, #12]
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	4413      	add	r3, r2
 800b94e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b950:	4b14      	ldr	r3, [pc, #80]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	68ba      	ldr	r2, [r7, #8]
 800b956:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	429a      	cmp	r2, r3
 800b95e:	d209      	bcs.n	800b974 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b960:	4b13      	ldr	r3, [pc, #76]	; (800b9b0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	4b0f      	ldr	r3, [pc, #60]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3304      	adds	r3, #4
 800b96a:	4619      	mov	r1, r3
 800b96c:	4610      	mov	r0, r2
 800b96e:	f7ff f94d 	bl	800ac0c <vListInsert>
}
 800b972:	e010      	b.n	800b996 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b974:	4b0f      	ldr	r3, [pc, #60]	; (800b9b4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	4b0a      	ldr	r3, [pc, #40]	; (800b9a4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	3304      	adds	r3, #4
 800b97e:	4619      	mov	r1, r3
 800b980:	4610      	mov	r0, r2
 800b982:	f7ff f943 	bl	800ac0c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b986:	4b0c      	ldr	r3, [pc, #48]	; (800b9b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	68ba      	ldr	r2, [r7, #8]
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d202      	bcs.n	800b996 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b990:	4a09      	ldr	r2, [pc, #36]	; (800b9b8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	6013      	str	r3, [r2, #0]
}
 800b996:	bf00      	nop
 800b998:	3710      	adds	r7, #16
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
 800b99e:	bf00      	nop
 800b9a0:	2000036c 	.word	0x2000036c
 800b9a4:	200002a8 	.word	0x200002a8
 800b9a8:	20000370 	.word	0x20000370
 800b9ac:	20000354 	.word	0x20000354
 800b9b0:	2000033c 	.word	0x2000033c
 800b9b4:	20000338 	.word	0x20000338
 800b9b8:	20000384 	.word	0x20000384
 800b9bc:	00000000 	.word	0x00000000

0800b9c0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b9c0:	4b07      	ldr	r3, [pc, #28]	; (800b9e0 <pxCurrentTCBConst2>)
 800b9c2:	6819      	ldr	r1, [r3, #0]
 800b9c4:	6808      	ldr	r0, [r1, #0]
 800b9c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ca:	f380 8809 	msr	PSP, r0
 800b9ce:	f3bf 8f6f 	isb	sy
 800b9d2:	f04f 0000 	mov.w	r0, #0
 800b9d6:	f380 8811 	msr	BASEPRI, r0
 800b9da:	4770      	bx	lr
 800b9dc:	f3af 8000 	nop.w

0800b9e0 <pxCurrentTCBConst2>:
 800b9e0:	200002a8 	.word	0x200002a8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b9e4:	bf00      	nop
 800b9e6:	bf00      	nop

0800b9e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f2:	f383 8811 	msr	BASEPRI, r3
 800b9f6:	f3bf 8f6f 	isb	sy
 800b9fa:	f3bf 8f4f 	dsb	sy
 800b9fe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ba00:	4b0e      	ldr	r3, [pc, #56]	; (800ba3c <vPortEnterCritical+0x54>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	3301      	adds	r3, #1
 800ba06:	4a0d      	ldr	r2, [pc, #52]	; (800ba3c <vPortEnterCritical+0x54>)
 800ba08:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ba0a:	4b0c      	ldr	r3, [pc, #48]	; (800ba3c <vPortEnterCritical+0x54>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	d10e      	bne.n	800ba30 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ba12:	4b0b      	ldr	r3, [pc, #44]	; (800ba40 <vPortEnterCritical+0x58>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d009      	beq.n	800ba30 <vPortEnterCritical+0x48>
 800ba1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba20:	f383 8811 	msr	BASEPRI, r3
 800ba24:	f3bf 8f6f 	isb	sy
 800ba28:	f3bf 8f4f 	dsb	sy
 800ba2c:	603b      	str	r3, [r7, #0]
 800ba2e:	e7fe      	b.n	800ba2e <vPortEnterCritical+0x46>
	}
}
 800ba30:	bf00      	nop
 800ba32:	370c      	adds	r7, #12
 800ba34:	46bd      	mov	sp, r7
 800ba36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3a:	4770      	bx	lr
 800ba3c:	200000b8 	.word	0x200000b8
 800ba40:	e000ed04 	.word	0xe000ed04

0800ba44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ba44:	b480      	push	{r7}
 800ba46:	b083      	sub	sp, #12
 800ba48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ba4a:	4b11      	ldr	r3, [pc, #68]	; (800ba90 <vPortExitCritical+0x4c>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d109      	bne.n	800ba66 <vPortExitCritical+0x22>
 800ba52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba56:	f383 8811 	msr	BASEPRI, r3
 800ba5a:	f3bf 8f6f 	isb	sy
 800ba5e:	f3bf 8f4f 	dsb	sy
 800ba62:	607b      	str	r3, [r7, #4]
 800ba64:	e7fe      	b.n	800ba64 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800ba66:	4b0a      	ldr	r3, [pc, #40]	; (800ba90 <vPortExitCritical+0x4c>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	3b01      	subs	r3, #1
 800ba6c:	4a08      	ldr	r2, [pc, #32]	; (800ba90 <vPortExitCritical+0x4c>)
 800ba6e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ba70:	4b07      	ldr	r3, [pc, #28]	; (800ba90 <vPortExitCritical+0x4c>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d104      	bne.n	800ba82 <vPortExitCritical+0x3e>
 800ba78:	2300      	movs	r3, #0
 800ba7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800ba82:	bf00      	nop
 800ba84:	370c      	adds	r7, #12
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr
 800ba8e:	bf00      	nop
 800ba90:	200000b8 	.word	0x200000b8
	...

0800baa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800baa0:	f3ef 8009 	mrs	r0, PSP
 800baa4:	f3bf 8f6f 	isb	sy
 800baa8:	4b15      	ldr	r3, [pc, #84]	; (800bb00 <pxCurrentTCBConst>)
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	f01e 0f10 	tst.w	lr, #16
 800bab0:	bf08      	it	eq
 800bab2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bab6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baba:	6010      	str	r0, [r2, #0]
 800babc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bac0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bac4:	f380 8811 	msr	BASEPRI, r0
 800bac8:	f3bf 8f4f 	dsb	sy
 800bacc:	f3bf 8f6f 	isb	sy
 800bad0:	f7ff fcc4 	bl	800b45c <vTaskSwitchContext>
 800bad4:	f04f 0000 	mov.w	r0, #0
 800bad8:	f380 8811 	msr	BASEPRI, r0
 800badc:	bc09      	pop	{r0, r3}
 800bade:	6819      	ldr	r1, [r3, #0]
 800bae0:	6808      	ldr	r0, [r1, #0]
 800bae2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bae6:	f01e 0f10 	tst.w	lr, #16
 800baea:	bf08      	it	eq
 800baec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800baf0:	f380 8809 	msr	PSP, r0
 800baf4:	f3bf 8f6f 	isb	sy
 800baf8:	4770      	bx	lr
 800bafa:	bf00      	nop
 800bafc:	f3af 8000 	nop.w

0800bb00 <pxCurrentTCBConst>:
 800bb00:	200002a8 	.word	0x200002a8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bb04:	bf00      	nop
 800bb06:	bf00      	nop

0800bb08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b082      	sub	sp, #8
 800bb0c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb12:	f383 8811 	msr	BASEPRI, r3
 800bb16:	f3bf 8f6f 	isb	sy
 800bb1a:	f3bf 8f4f 	dsb	sy
 800bb1e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bb20:	f7ff fbe4 	bl	800b2ec <xTaskIncrementTick>
 800bb24:	4603      	mov	r3, r0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d003      	beq.n	800bb32 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bb2a:	4b06      	ldr	r3, [pc, #24]	; (800bb44 <SysTick_Handler+0x3c>)
 800bb2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb30:	601a      	str	r2, [r3, #0]
 800bb32:	2300      	movs	r3, #0
 800bb34:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800bb3c:	bf00      	nop
 800bb3e:	3708      	adds	r7, #8
 800bb40:	46bd      	mov	sp, r7
 800bb42:	bd80      	pop	{r7, pc}
 800bb44:	e000ed04 	.word	0xe000ed04

0800bb48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bb48:	b480      	push	{r7}
 800bb4a:	b085      	sub	sp, #20
 800bb4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bb4e:	f3ef 8305 	mrs	r3, IPSR
 800bb52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2b0f      	cmp	r3, #15
 800bb58:	d913      	bls.n	800bb82 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bb5a:	4a16      	ldr	r2, [pc, #88]	; (800bbb4 <vPortValidateInterruptPriority+0x6c>)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	4413      	add	r3, r2
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bb64:	4b14      	ldr	r3, [pc, #80]	; (800bbb8 <vPortValidateInterruptPriority+0x70>)
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	7afa      	ldrb	r2, [r7, #11]
 800bb6a:	429a      	cmp	r2, r3
 800bb6c:	d209      	bcs.n	800bb82 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800bb6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb72:	f383 8811 	msr	BASEPRI, r3
 800bb76:	f3bf 8f6f 	isb	sy
 800bb7a:	f3bf 8f4f 	dsb	sy
 800bb7e:	607b      	str	r3, [r7, #4]
 800bb80:	e7fe      	b.n	800bb80 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bb82:	4b0e      	ldr	r3, [pc, #56]	; (800bbbc <vPortValidateInterruptPriority+0x74>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bb8a:	4b0d      	ldr	r3, [pc, #52]	; (800bbc0 <vPortValidateInterruptPriority+0x78>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d909      	bls.n	800bba6 <vPortValidateInterruptPriority+0x5e>
 800bb92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb96:	f383 8811 	msr	BASEPRI, r3
 800bb9a:	f3bf 8f6f 	isb	sy
 800bb9e:	f3bf 8f4f 	dsb	sy
 800bba2:	603b      	str	r3, [r7, #0]
 800bba4:	e7fe      	b.n	800bba4 <vPortValidateInterruptPriority+0x5c>
	}
 800bba6:	bf00      	nop
 800bba8:	3714      	adds	r7, #20
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb0:	4770      	bx	lr
 800bbb2:	bf00      	nop
 800bbb4:	e000e3f0 	.word	0xe000e3f0
 800bbb8:	2000038c 	.word	0x2000038c
 800bbbc:	e000ed0c 	.word	0xe000ed0c
 800bbc0:	20000390 	.word	0x20000390

0800bbc4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b082      	sub	sp, #8
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7fe fec8 	bl	800a968 <USBH_LL_IncTimer>
}
 800bbd8:	bf00      	nop
 800bbda:	3708      	adds	r7, #8
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b082      	sub	sp, #8
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f7fe ff0c 	bl	800aa0c <USBH_LL_Connect>
}
 800bbf4:	bf00      	nop
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f7fe ff21 	bl	800aa52 <USBH_LL_Disconnect>
}
 800bc10:	bf00      	nop
 800bc12:	3708      	adds	r7, #8
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b082      	sub	sp, #8
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	460b      	mov	r3, r1
 800bc22:	70fb      	strb	r3, [r7, #3]
 800bc24:	4613      	mov	r3, r2
 800bc26:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7fe ff41 	bl	800aab6 <USBH_LL_NotifyURBChange>
#endif
}
 800bc34:	bf00      	nop
 800bc36:	3708      	adds	r7, #8
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b082      	sub	sp, #8
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f7fe feb6 	bl	800a9bc <USBH_LL_PortEnabled>
}
 800bc50:	bf00      	nop
 800bc52:	3708      	adds	r7, #8
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}

0800bc58 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7fe fec2 	bl	800a9f0 <USBH_LL_PortDisabled>
}
 800bc6c:	bf00      	nop
 800bc6e:	3708      	adds	r7, #8
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}

0800bc74 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b084      	sub	sp, #16
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bc80:	2300      	movs	r3, #0
 800bc82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	f7f9 f91d 	bl	8004eca <HAL_HCD_Stop>
 800bc90:	4603      	mov	r3, r0
 800bc92:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bc94:	7bfb      	ldrb	r3, [r7, #15]
 800bc96:	4618      	mov	r0, r3
 800bc98:	f000 f808 	bl	800bcac <USBH_Get_USB_Status>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bca0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3710      	adds	r7, #16
 800bca6:	46bd      	mov	sp, r7
 800bca8:	bd80      	pop	{r7, pc}
	...

0800bcac <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b085      	sub	sp, #20
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bcba:	79fb      	ldrb	r3, [r7, #7]
 800bcbc:	2b03      	cmp	r3, #3
 800bcbe:	d817      	bhi.n	800bcf0 <USBH_Get_USB_Status+0x44>
 800bcc0:	a201      	add	r2, pc, #4	; (adr r2, 800bcc8 <USBH_Get_USB_Status+0x1c>)
 800bcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcc6:	bf00      	nop
 800bcc8:	0800bcd9 	.word	0x0800bcd9
 800bccc:	0800bcdf 	.word	0x0800bcdf
 800bcd0:	0800bce5 	.word	0x0800bce5
 800bcd4:	0800bceb 	.word	0x0800bceb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	73fb      	strb	r3, [r7, #15]
    break;
 800bcdc:	e00b      	b.n	800bcf6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bcde:	2302      	movs	r3, #2
 800bce0:	73fb      	strb	r3, [r7, #15]
    break;
 800bce2:	e008      	b.n	800bcf6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bce4:	2301      	movs	r3, #1
 800bce6:	73fb      	strb	r3, [r7, #15]
    break;
 800bce8:	e005      	b.n	800bcf6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bcea:	2302      	movs	r3, #2
 800bcec:	73fb      	strb	r3, [r7, #15]
    break;
 800bcee:	e002      	b.n	800bcf6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bcf0:	2302      	movs	r3, #2
 800bcf2:	73fb      	strb	r3, [r7, #15]
    break;
 800bcf4:	bf00      	nop
  }
  return usb_status;
 800bcf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3714      	adds	r7, #20
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd02:	4770      	bx	lr

0800bd04 <__libc_init_array>:
 800bd04:	b570      	push	{r4, r5, r6, lr}
 800bd06:	4e0d      	ldr	r6, [pc, #52]	; (800bd3c <__libc_init_array+0x38>)
 800bd08:	4c0d      	ldr	r4, [pc, #52]	; (800bd40 <__libc_init_array+0x3c>)
 800bd0a:	1ba4      	subs	r4, r4, r6
 800bd0c:	10a4      	asrs	r4, r4, #2
 800bd0e:	2500      	movs	r5, #0
 800bd10:	42a5      	cmp	r5, r4
 800bd12:	d109      	bne.n	800bd28 <__libc_init_array+0x24>
 800bd14:	4e0b      	ldr	r6, [pc, #44]	; (800bd44 <__libc_init_array+0x40>)
 800bd16:	4c0c      	ldr	r4, [pc, #48]	; (800bd48 <__libc_init_array+0x44>)
 800bd18:	f000 f82c 	bl	800bd74 <_init>
 800bd1c:	1ba4      	subs	r4, r4, r6
 800bd1e:	10a4      	asrs	r4, r4, #2
 800bd20:	2500      	movs	r5, #0
 800bd22:	42a5      	cmp	r5, r4
 800bd24:	d105      	bne.n	800bd32 <__libc_init_array+0x2e>
 800bd26:	bd70      	pop	{r4, r5, r6, pc}
 800bd28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bd2c:	4798      	blx	r3
 800bd2e:	3501      	adds	r5, #1
 800bd30:	e7ee      	b.n	800bd10 <__libc_init_array+0xc>
 800bd32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bd36:	4798      	blx	r3
 800bd38:	3501      	adds	r5, #1
 800bd3a:	e7f2      	b.n	800bd22 <__libc_init_array+0x1e>
 800bd3c:	0800dce0 	.word	0x0800dce0
 800bd40:	0800dce0 	.word	0x0800dce0
 800bd44:	0800dce0 	.word	0x0800dce0
 800bd48:	0800dce4 	.word	0x0800dce4

0800bd4c <memcpy>:
 800bd4c:	b510      	push	{r4, lr}
 800bd4e:	1e43      	subs	r3, r0, #1
 800bd50:	440a      	add	r2, r1
 800bd52:	4291      	cmp	r1, r2
 800bd54:	d100      	bne.n	800bd58 <memcpy+0xc>
 800bd56:	bd10      	pop	{r4, pc}
 800bd58:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd60:	e7f7      	b.n	800bd52 <memcpy+0x6>

0800bd62 <memset>:
 800bd62:	4402      	add	r2, r0
 800bd64:	4603      	mov	r3, r0
 800bd66:	4293      	cmp	r3, r2
 800bd68:	d100      	bne.n	800bd6c <memset+0xa>
 800bd6a:	4770      	bx	lr
 800bd6c:	f803 1b01 	strb.w	r1, [r3], #1
 800bd70:	e7f9      	b.n	800bd66 <memset+0x4>
	...

0800bd74 <_init>:
 800bd74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd76:	bf00      	nop
 800bd78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd7a:	bc08      	pop	{r3}
 800bd7c:	469e      	mov	lr, r3
 800bd7e:	4770      	bx	lr

0800bd80 <_fini>:
 800bd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd82:	bf00      	nop
 800bd84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd86:	bc08      	pop	{r3}
 800bd88:	469e      	mov	lr, r3
 800bd8a:	4770      	bx	lr
