
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.634574                       # Number of seconds simulated
sim_ticks                                1634574314500                       # Number of ticks simulated
final_tick                               1634574314500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67390                       # Simulator instruction rate (inst/s)
host_op_rate                                   118109                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220306900                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826280                       # Number of bytes of host memory used
host_seconds                                  7419.53                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       406635904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406679360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71273600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71273600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6353686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6354365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1113650                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1113650                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          248771745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             248798330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43603768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43603768                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43603768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         248771745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            292402099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6354365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1113650                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6354365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1113650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              406328320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  351040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71271808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406679360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71273600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5223630                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            407835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            397976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            393659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            396590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            389221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            390956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            390284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            387356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            395623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           391539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           397610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           402941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           406115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           404374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             66571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             66520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71833                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1634557302500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6354365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1113650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6348880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5427207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.001089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.463326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   117.100282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4868933     89.71%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       382761      7.05%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48614      0.90%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23243      0.43%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15948      0.29%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13472      0.25%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14398      0.27%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8250      0.15%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51588      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5427207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.833793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.006561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.868361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        65451     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          111      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.985525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.954714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            33544     51.16%     51.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              755      1.15%     52.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30018     45.78%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1169      1.78%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65563                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 143027825000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            262069325000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31744400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22528.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41278.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       248.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    248.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1402896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  632399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 22.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     218874.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20361075840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11109714000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             24600240600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3604208400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106762000800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         831221937855                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         251598574500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1249257751995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            764.274092                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 413681525000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54581800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1166304397500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20668609080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11277514875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24921023400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3612062160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106762000800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         830008851030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         252662685750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1249912747095                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.674807                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 415184193250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54581800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1164801729250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3269148629                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3269148629                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          12496751                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.835953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           281285958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12497775                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.506883                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         669625500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.835953                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1187632707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1187632707                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    209215641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       209215641                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72070317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72070317                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     281285958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281285958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    281285958                       # number of overall hits
system.cpu.dcache.overall_hits::total       281285958                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     12083484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12083484                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       414291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       414291                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     12497775                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12497775                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     12497775                       # number of overall misses
system.cpu.dcache.overall_misses::total      12497775                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 656039539500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 656039539500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19887934000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19887934000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 675927473500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 675927473500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 675927473500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 675927473500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054602                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005716                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.042541                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042541                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.042541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042541                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54292.250439                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54292.250439                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48004.745457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48004.745457                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54083.824801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54083.824801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54083.824801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54083.824801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3490265                       # number of writebacks
system.cpu.dcache.writebacks::total           3490265                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     12083484                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12083484                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       414291                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       414291                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     12497775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12497775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     12497775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12497775                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 643956055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 643956055500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19473643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19473643000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 663429698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 663429698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 663429698500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 663429698500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054602                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.042541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.042541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042541                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53292.250439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53292.250439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47004.745457                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47004.745457                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53083.824801                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53083.824801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53083.824801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53083.824801                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                32                       # number of replacements
system.cpu.icache.tags.tagsinuse           615.615575                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          994592.148311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   615.615575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.601187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          649                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272417                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317253                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317253                       # number of overall hits
system.cpu.icache.overall_hits::total       677317253                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53740500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53740500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53740500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53740500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53740500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53740500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78914.096916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78914.096916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78914.096916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78914.096916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78914.096916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78914.096916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53059500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53059500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53059500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53059500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53059500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77914.096916                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77914.096916                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77914.096916                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77914.096916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77914.096916                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77914.096916                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6338442                       # number of replacements
system.l2.tags.tagsinuse                 16335.849919                       # Cycle average of tags in use
system.l2.tags.total_refs                    18226108                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6354820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.868076                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9271314000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2929.898504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.329994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13402.621420                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.178827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.818031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3550                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          984                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999634                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses              102387263959                       # Number of tag accesses
system.l2.tags.data_accesses             102387263959                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3490265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3490265                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             203845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203845                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5940244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5940244                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6144089                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6144091                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              6144089                       # number of overall hits
system.l2.overall_hits::total                 6144091                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           210446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              210446                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6143240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6143240                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6353686                       # number of demand (read+write) misses
system.l2.demand_misses::total                6354365                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            6353686                       # number of overall misses
system.l2.overall_misses::total               6354365                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16711833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16711833000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52014000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52014000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 563458267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 563458267500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52014000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  580170100500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     580222114500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52014000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 580170100500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    580222114500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3490265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3490265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         414291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            414291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     12083484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12083484                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               681                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          12497775                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12498456                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              681                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         12497775                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12498456                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.507967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.507967                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.508400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.508400                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.508385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508412                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.508385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508412                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79411.502238                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79411.502238                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76603.829161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76603.829161                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91720.047971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91720.047971                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76603.829161                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91312.365846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91310.794155                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76603.829161                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91312.365846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91310.794155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1113650                       # number of writebacks
system.l2.writebacks::total                   1113650                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       210446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         210446                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6143240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6143240                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6353686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6354365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6353686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6354365                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14607373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14607373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 502025867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 502025867500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 516633240500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 516678464500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 516633240500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 516678464500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.507967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.507967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.508400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.508400                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.508385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.508385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.508412                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69411.502238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69411.502238                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66603.829161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66603.829161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81720.047971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81720.047971                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66603.829161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81312.365846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81310.794155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66603.829161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81312.365846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81310.794155                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6143919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1113650                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5223630                       # Transaction distribution
system.membus.trans_dist::ReadExReq            210446                       # Transaction distribution
system.membus.trans_dist::ReadExResp           210446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6143919                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19046010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19046010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19046010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477952960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    477952960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477952960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12691645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12691645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12691645                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17154941500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35422932000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     24995239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     12496783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1175                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          12084165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4603915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14231277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           414291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414291                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12083484                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37492300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37493694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1023234560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1023280192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6338442                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18836898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007901                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18835722     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1176      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18836898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15987916500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18746662500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
