Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  6 21:01:36 2025
| Host         : chenxun-Z790-UD-AC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
| Design       : fpga
| Device       : xcku035-fbva676-2-e
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+------------------------------------+------------+
| Rule        | Severity | Description                        | Violations |
+-------------+----------+------------------------------------+------------+
| RTSTAT-10   | Warning  | No routable loads                  | 1          |
| PORTPROP-10 | Advisory | Incorrect IOStandard on MCAP reset | 1          |
+-------------+----------+------------------------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
6 net(s) have no routable loads. The problem bus(es) and/or net(s) are pcie3_ultrascale_inst/inst/cfg_ltssm_state_reg0[5:0].
Related violations: <none>

PORTPROP-10#1 Advisory
Incorrect IOStandard on MCAP reset  
The PCI Express reset pin pcie_reset_n is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
Related violations: <none>


