<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>syn_replicate</title><link rel="Prev" href="syn_ramstyle_hdl_attribute.htm" title="Previous" /><link rel="Next" href="syn_romstyle_hdl_attribute.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/lse_constraints_directives.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pMjnJ975oB1_002fQaLxSNroOYw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/syn_replicate.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1014589">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="lattice_synthesis_engine_constraints.htm#1014589">Lattice Synthesis Engine (LSE) Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="HDL%20Attributes%20and%20Directives.htm#1014589">Lattice Synthesis Engine-Supported HDL Attributes</a> &gt; syn_replicate</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1014589" class="Heading3"><span></span>syn_replicate</h4><p id="ww1014590" class="BodyAfterHead"><span></span>This attribute controls replication. The synthesis tool can automatically replicate registers during optimization. This attribute disables replication either globally or on a per register basis.</p><h5 id="ww1014596" class="HeadingRunIn"><span></span>Verilog Syntax</h5><p id="ww1014597" class="BodyAfterHead"><span></span>object /* synthesis syn_replicate = 1 | 0 */;</p><h5 id="ww1014598" class="HeadingRunIn"><span></span>Verilog Example </h5><p id="ww1014623" class="Body"><span></span>For example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038141" class="Code">module syn_replicate1 (en1,en2,clk,in1,in2,q);</pre><pre id="ww1038142" class="Code">	input en1,en2;</pre><pre id="ww1038143" class="Code">	input clk;</pre><pre id="ww1038144" class="Code">	input [6:0]in1,in2;</pre><pre id="ww1038145" class="Code">	output [6:0]q;</pre><pre id="ww1038146" class="Code">	reg [6:0]q;</pre><pre id="ww1038147" class="Code">	reg enc /* synthesis syn_maxfan = 1 syn_replicate = 1*/;</pre><pre id="ww1038148" class="Code"> </pre><pre id="ww1038149" class="Code">	always @(posedge clk)</pre><pre id="ww1038150" class="Code">		begin</pre><pre id="ww1038151" class="Code">			enc = en1 &amp; en2;</pre><pre id="ww1038152" class="Code">		end</pre><pre id="ww1038153" class="Code">&nbsp;</pre><pre id="ww1038154" class="Code">	always @(posedge clk)</pre><pre id="ww1038155" class="Code">		begin</pre><pre id="ww1038156" class="Code">			if (enc)</pre><pre id="ww1038157" class="Code">				q = in1;</pre><pre id="ww1038158" class="Code">				</pre><pre id="ww1038159" class="Code">			else </pre><pre id="ww1038160" class="Code">				q = in2;</pre><pre id="ww1038161" class="Code">		end</pre><pre id="ww1014622" class="Code">endmodule</pre></td></tr></table></div><h5 id="ww1014624" class="HeadingRunIn"><span></span>VHDL Syntax</h5><p id="ww1014625" class="BodyAfterHead"><span></span>attribute syn_replicate of object : objectType is true | false ;</p><h5 id="ww1014626" class="HeadingRunIn"><span></span>VHDL Example </h5><p id="ww1014660" class="Body"><span></span>For example:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038177" class="Code">library ieee;</pre><pre id="ww1038178" class="Code">use ieee.std_logic_1164.all;</pre><pre id="ww1038179" class="Code">&nbsp;</pre><pre id="ww1038180" class="Code">entity syn_replicate2 is </pre><pre id="ww1038181" class="Code">	port(</pre><pre id="ww1038182" class="Code">		 en1: in std_logic;</pre><pre id="ww1038183" class="Code">		 en2: in std_logic;</pre><pre id="ww1038184" class="Code">		 clk: in std_logic;</pre><pre id="ww1038185" class="Code">		 in1: in std_logic_vector(6 downto 0);</pre><pre id="ww1038186" class="Code">		 in2: in std_logic_vector(6 downto 0);</pre><pre id="ww1038187" class="Code">		 q:  out std_logic_vector(6 downto 0)</pre><pre id="ww1038188" class="Code">		);</pre><pre id="ww1038189" class="Code">end entity;</pre><pre id="ww1038190" class="Code">&nbsp;</pre><pre id="ww1038191" class="Code">architecture behave of syn_replicate2 is </pre><pre id="ww1038192" class="Code">	signal enc : std_logic;</pre><pre id="ww1038193" class="Code">	attribute syn_maxfan: integer;</pre><pre id="ww1038194" class="Code">	attribute syn_maxfan of behave : architecture is 1;</pre><pre id="ww1038195" class="Code">	attribute syn_replicate: boolean;</pre><pre id="ww1038196" class="Code">	attribute syn_replicate of enc : signal is false;</pre><pre id="ww1038197" class="Code">begin</pre><pre id="ww1038198" class="Code">	process(clk)</pre><pre id="ww1038199" class="Code">	begin</pre><pre id="ww1038200" class="Code">		if clk'event and clk = '1' then</pre><pre id="ww1038201" class="Code">			enc &lt;= (en1 and en2);</pre><pre id="ww1038202" class="Code">		end if;	</pre><pre id="ww1038203" class="Code">	end process;</pre><pre id="ww1038204" class="Code">	</pre><pre id="ww1038205" class="Code">	process(clk)</pre><pre id="ww1038206" class="Code">	begin</pre><pre id="ww1038207" class="Code">		if enc = '1' then</pre><pre id="ww1038208" class="Code">			q &lt;= in1;</pre><pre id="ww1038209" class="Code">		else</pre><pre id="ww1038210" class="Code">			q &lt;= in2;		</pre><pre id="ww1038211" class="Code">		end if;</pre><pre id="ww1038212" class="Code">	end process;</pre><pre id="ww1014659" class="Code">end behave;</pre></td></tr></table></div><h5 id="ww1037055" class="HeadingRunIn"><span></span>See Also</h5><p id="ww1014577" class="Body"><span></span><a href="../../User%20Guides/Implementing%20the%20Design/optimizing_LSE_area_speed.htm#ww1075177" title="Optimizing LSE for Area and Speed">Optimizing LSE for Area and Speed</a></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>