;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	JMN @10, 30
	SUB @-121, @-100
	MOV -1, <-26
	SPL 0, <-2
	SUB <0, @2
	ADD 130, 9
	SPL 0, #167
	MOV -7, <-120
	JMZ @0, -1
	SUB @127, 106
	SLT -1, <-26
	SUB @-121, @-100
	MOV -0, -0
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	ADD 10, 30
	MOV -7, <-90
	SUB -207, <-120
	SPL <-127, 100
	SUB @-127, 100
	SUB #127, 106
	SUB #127, 106
	MOV #0, @0
	MOV @121, 106
	SUB @-127, 100
	MOV @-21, 2
	MOV #0, @0
	CMP #10, 90
	SUB @13, 0
	SUB #72, @207
	ADD 3, @20
	SUB #72, @207
	SUB #72, @207
	DAT #210, #60
	SUB 1, <127
	ADD -1, <-20
	SPL -1, -112
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-26
	MOV -207, <-120
	MOV -1, <-26
