-- Parsing `/Users/g/Code/Verilog/riscv-ice40/rtl/top.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: /Users/g/Code/Verilog/riscv-ice40/rtl/top.v
Parsing Verilog input from `/Users/g/Code/Verilog/riscv-ice40/rtl/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

-- Parsing `/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: /Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v
Parsing Verilog input from `/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v' to AST representation.
Storing AST representation for module `$abstract\picorv32'.
Storing AST representation for module `$abstract\picorv32_regs'.
Storing AST representation for module `$abstract\picorv32_pcpi_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_fast_mul'.
Storing AST representation for module `$abstract\picorv32_pcpi_div'.
Storing AST representation for module `$abstract\picorv32_axi'.
Storing AST representation for module `$abstract\picorv32_axi_adapter'.
Storing AST representation for module `$abstract\picorv32_wb'.
Successfully finished Verilog frontend.

-- Running command `prep -top top; check -assert' --

3. Executing PREP pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

3.2.1. Analyzing design hierarchy..
Top module:  \top
Parameter \COMPRESSED_ISA = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0

3.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \COMPRESSED_ISA = 0
Parameter \ENABLE_MUL = 0
Parameter \ENABLE_DIV = 0
Generating RTLIL representation for module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32

3.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32
Removing unused module `$abstract\picorv32_wb'.
Removing unused module `$abstract\picorv32_axi_adapter'.
Removing unused module `$abstract\picorv32_axi'.
Removing unused module `$abstract\picorv32_pcpi_div'.
Removing unused module `$abstract\picorv32_pcpi_fast_mul'.
Removing unused module `$abstract\picorv32_pcpi_mul'.
Removing unused module `$abstract\picorv32_regs'.
Removing unused module `$abstract\picorv32'.
Removing unused module `$abstract\top'.
Removed 9 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:0$67'.
Found and cleaned up 1 empty switch in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:0$752'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:0$752'.
Found and cleaned up 17 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
Found and cleaned up 1 empty switch in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
Found and cleaned up 6 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:546$193'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:546$193'.
Cleaned up 25 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8 in module top.
Marked 34 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1295$531 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 8 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1186$496 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 3 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 3 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 48 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:701$226 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 4 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Removed 2 dead cases from process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 2 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Marked 1 switch rules as full_case in process $proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82 in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Removed a total of 2 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 69 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~193 debug messages>

3.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
     1/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$64
     2/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_DATA[31:0]$63
     3/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_ADDR[31:0]$62
     4/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$60
     5/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_DATA[31:0]$59
     6/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_ADDR[31:0]$58
     7/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$56
     8/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_DATA[31:0]$55
     9/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_ADDR[31:0]$54
    10/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$52
    11/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_DATA[31:0]$51
    12/38: $3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_ADDR[31:0]$50
    13/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$47
    14/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_DATA[31:0]$46
    15/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_ADDR[31:0]$45
    16/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$44
    17/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_DATA[31:0]$43
    18/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_ADDR[31:0]$42
    19/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$41
    20/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_DATA[31:0]$40
    21/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_ADDR[31:0]$39
    22/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$38
    23/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_DATA[31:0]$37
    24/38: $2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_ADDR[31:0]$36
    25/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$34
    26/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_DATA[31:0]$33
    27/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_ADDR[31:0]$32
    28/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$31
    29/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_DATA[31:0]$30
    30/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_ADDR[31:0]$29
    31/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$28
    32/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_DATA[31:0]$27
    33/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_ADDR[31:0]$26
    34/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$25
    35/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_DATA[31:0]$24
    36/38: $1$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_ADDR[31:0]$23
    37/38: $0\mem_ready[0:0]
    38/38: $0\mem_rdata[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
     1/78: $17\next_irq_pending[2:2]
     2/78: $16\next_irq_pending[2:2]
     3/78: $15\next_irq_pending[2:2]
     4/78: $14\next_irq_pending[2:2]
     5/78: $13\next_irq_pending[2:2]
     6/78: $12\next_irq_pending[2:2]
     7/78: $11\next_irq_pending[2:2]
     8/78: $2\next_irq_pending[31:0] [31:2]
     9/78: $3\set_mem_do_rdata[0:0]
    10/78: $2\next_irq_pending[31:0] [1]
    11/78: $3\set_mem_do_wdata[0:0]
    12/78: $2\next_irq_pending[31:0] [0]
    13/78: $4\set_mem_do_rinst[0:0]
    14/78: $3\set_mem_do_rinst[0:0]
    15/78: $4\set_mem_do_wdata[0:0]
    16/78: $9\next_irq_pending[1:1]
    17/78: $8\next_irq_pending[1:1]
    18/78: $7\next_irq_pending[1:1]
    19/78: $4\set_mem_do_rdata[0:0]
    20/78: $5\next_irq_pending[1:1]
    21/78: $4\next_irq_pending[1:1]
    22/78: $10\next_irq_pending[1:1]
    23/78: $5\set_mem_do_rinst[0:0]
    24/78: $6\next_irq_pending[1:1]
    25/78: $3\next_irq_pending[31:0]
    26/78: $3\current_pc[31:0]
    27/78: $2\current_pc[31:0]
    28/78: $2\set_mem_do_wdata[0:0]
    29/78: $2\set_mem_do_rdata[0:0]
    30/78: $2\set_mem_do_rinst[0:0]
    31/78: $1\next_irq_pending[31:0]
    32/78: $1\current_pc[31:0]
    33/78: $1\set_mem_do_wdata[0:0]
    34/78: $1\set_mem_do_rdata[0:0]
    35/78: $1\set_mem_do_rinst[0:0]
    36/78: $0\trace_data[35:0]
    37/78: $0\count_cycle[63:0]
    38/78: $0\trace_valid[0:0]
    39/78: $0\do_waitirq[0:0]
    40/78: $0\decoder_pseudo_trigger[0:0]
    41/78: $0\decoder_trigger[0:0]
    42/78: $0\alu_wait_2[0:0]
    43/78: $0\alu_wait[0:0]
    44/78: $0\reg_out[31:0]
    45/78: $0\reg_sh[4:0]
    46/78: $0\trap[0:0]
    47/78: $0\pcpi_timeout[0:0]
    48/78: $0\latched_rd[4:0]
    49/78: $0\latched_is_lb[0:0]
    50/78: $0\latched_is_lh[0:0]
    51/78: $0\latched_is_lu[0:0]
    52/78: $0\latched_trace[0:0]
    53/78: $0\latched_compr[0:0]
    54/78: $0\latched_branch[0:0]
    55/78: $0\latched_stalu[0:0]
    56/78: $0\latched_store[0:0]
    57/78: $0\irq_state[1:0]
    58/78: $0\cpu_state[7:0]
    59/78: $0\dbg_rs2val_valid[0:0]
    60/78: $0\dbg_rs1val_valid[0:0]
    61/78: $0\dbg_rs2val[31:0]
    62/78: $0\dbg_rs1val[31:0]
    63/78: $0\mem_do_wdata[0:0]
    64/78: $0\mem_do_rdata[0:0]
    65/78: $0\mem_do_rinst[0:0]
    66/78: $0\mem_do_prefetch[0:0]
    67/78: $0\mem_wordsize[1:0]
    68/78: $0\timer[31:0]
    69/78: $0\irq_mask[31:0]
    70/78: $0\irq_active[0:0]
    71/78: $0\irq_delay[0:0]
    72/78: $0\reg_op2[31:0]
    73/78: $0\reg_op1[31:0]
    74/78: $0\reg_next_pc[31:0]
    75/78: $0\reg_pc[31:0]
    76/78: $0\count_instr[63:0]
    77/78: $0\eoi[31:0]
    78/78: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
     1/3: $1$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$556
     2/3: $1$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_DATA[31:0]$555
     3/3: $1$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_ADDR[4:0]$554
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1295$531'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1293$530'.
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1249$508'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1186$496'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:701$226'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]

3.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cpuregs_rs1' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cpuregs_rs2' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_rs' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cpuregs_write' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cpuregs_wrdata' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\clear_prefetched_high_word' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1295$531'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_out' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1249$508'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_out_0' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1249$508'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_ascii_state' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1186$496'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_opcode' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_ascii_instr' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_imm' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_rs1' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_rs2' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_rd' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\new_ascii_instr' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:701$226'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_add_sub' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_shl' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_shr' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_eq' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_ltu' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_lts' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_la_wdata' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_la_wstrb' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_rdata_word' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_int_wr' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_int_rd' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_int_wait' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
No latch inferred for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_int_ready' from process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.

3.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\mem_ready' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3706' with positive edge clock.
Creating register for signal `\top.\mem_rdata' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3707' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_ADDR' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3708' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_DATA' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3709' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3710' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_ADDR' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3711' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_DATA' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3712' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3713' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_ADDR' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3714' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_DATA' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3715' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3716' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_ADDR' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3717' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_DATA' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3718' with positive edge clock.
Creating register for signal `\top.$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN' using process `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
  created $dff cell `$procdff$3719' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\trap' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3720' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3721' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\eoi' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3722' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\trace_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3723' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\trace_data' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3724' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\count_cycle' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3725' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\count_instr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3726' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_pc' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3727' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_next_pc' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3728' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_op1' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3729' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_op2' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3730' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_out' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3731' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\reg_sh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3732' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\irq_delay' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3733' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\irq_active' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3734' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\irq_mask' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3735' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\irq_pending' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3736' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\timer' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3737' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_wordsize' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3738' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_do_prefetch' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3739' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_do_rinst' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3740' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_do_rdata' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3741' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_do_wdata' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3742' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoder_trigger' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3743' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoder_trigger_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3744' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoder_pseudo_trigger' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3745' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3746' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_rs1val' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3747' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_rs2val' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3748' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_rs1val_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3749' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_rs2val_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3750' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cpu_state' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3751' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\irq_state' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3752' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\set_mem_do_rinst' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3753' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\set_mem_do_rdata' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3754' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\set_mem_do_wdata' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3755' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_store' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3756' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_stalu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3757' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_branch' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3758' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_compr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3759' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_trace' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3760' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_is_lu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3761' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_is_lh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3762' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_is_lb' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3763' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\latched_rd' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3764' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\current_pc' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3765' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_timeout' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3766' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\next_irq_pending' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3767' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\do_waitirq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3768' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_out_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3769' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_out_0_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3770' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_wait' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3771' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\alu_wait_2' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
  created $dff cell `$procdff$3772' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_ADDR' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
  created $dff cell `$procdff$3773' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_DATA' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
  created $dff cell `$procdff$3774' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
  created $dff cell `$procdff$3775' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\clear_prefetched_high_word_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1293$530'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\pcpi_insn' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3777' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lui' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_auipc' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3779' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_jal' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_jalr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_beq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_bne' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_blt' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_bge' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_bltu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_bgeu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lb' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lw' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lbu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_lhu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sb' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sw' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_addi' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_slti' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sltiu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_xori' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_ori' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_andi' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_slli' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_srli' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_srai' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_add' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sub' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sll' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_slt' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sltu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_xor' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_srl' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_sra' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_or' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_and' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_rdcycle' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_rdcycleh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_rdinstr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_rdinstrh' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_ecall_ebreak' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_fence' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_getq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_setq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_retirq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_maskirq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_waitirq' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\instr_timer' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_rd' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_rs1' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_rs2' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_imm' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\decoded_imm_j' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\compressed_instr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_lui_auipc_jal' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_slli_srli_srai' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_sb_sh_sw' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_sll_srl_sra' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_slti_blt_slt' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_lbu_lhu_lw' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_alu_reg_imm' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_alu_reg_reg' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\is_compare' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_insn_addr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_ascii_instr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_insn_imm' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_insn_opcode' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_insn_rs1' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_insn_rs2' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\q_insn_rd' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_next' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\dbg_valid_insn' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_ascii_instr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_insn_imm' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_insn_opcode' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_insn_rs1' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_insn_rs2' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\cached_insn_rd' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_instr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_addr' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_wdata' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_wstrb' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_state' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_la_secondword' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\prefetched_high_word' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_16bit_buffer' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\next_insn_opcode' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_rdata_q' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\mem_la_firstword_reg' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.\last_mem_valid' using process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156'.
  created $dff cell `$procdff$3874' with positive edge clock.

3.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `\top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
Removing empty process `top.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:45$8'.
Found and cleaned up 53 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1402$573'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1348$557'.
Found and cleaned up 1 empty switch in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1337$548'.
Found and cleaned up 2 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1309$536'.
Found and cleaned up 2 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1295$531'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1295$531'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1293$530'.
Found and cleaned up 2 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1249$508'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1249$508'.
Found and cleaned up 8 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1186$496'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1186$496'.
Found and cleaned up 22 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:858$233'.
Found and cleaned up 3 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:809$231'.
Found and cleaned up 5 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:778$227'.
Found and cleaned up 48 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:701$226'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:701$226'.
Found and cleaned up 16 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:565$202'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1239$741'.
Found and cleaned up 19 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:430$164'.
Found and cleaned up 3 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:401$161'.
Found and cleaned up 2 empty switches in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:390$156'.
Found and cleaned up 1 empty switch in `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
Removing empty process `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$proc$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:325$82'.
Cleaned up 193 empty switches.

3.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
<suppressed ~827 debug messages>

3.4. Executing FUTURE pass.

3.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.

3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Removed 731 unused cells and 2341 unused wires.
<suppressed ~787 debug messages>

3.7. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32...
Checking module top...
Found and reported 0 problems.

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Optimizing module top.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.
<suppressed ~582 debug messages>
Finding identical cells in module `\top'.
Removed a total of 194 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1003.
    dead port 2/2 on $mux $procmux$1010.
    dead port 2/2 on $mux $procmux$1012.
    dead port 2/2 on $mux $procmux$1018.
    dead port 2/2 on $mux $procmux$1039.
    dead port 2/2 on $mux $procmux$1042.
    dead port 2/2 on $mux $procmux$1054.
    dead port 2/2 on $mux $procmux$1061.
    dead port 2/2 on $mux $procmux$1064.
    dead port 2/2 on $mux $procmux$1088.
    dead port 2/2 on $mux $procmux$1091.
    dead port 2/2 on $mux $procmux$1100.
    dead port 2/2 on $mux $procmux$1103.
    dead port 2/2 on $mux $procmux$1111.
    dead port 2/2 on $mux $procmux$1113.
    dead port 2/2 on $mux $procmux$1116.
    dead port 2/2 on $mux $procmux$1177.
    dead port 2/2 on $mux $procmux$1179.
    dead port 2/2 on $mux $procmux$1182.
    dead port 2/2 on $mux $procmux$1264.
    dead port 2/2 on $mux $procmux$1269.
    dead port 2/2 on $mux $procmux$1272.
    dead port 1/3 on $pmux $procmux$1325.
    dead port 2/2 on $mux $procmux$1357.
    dead port 2/2 on $mux $procmux$1370.
    dead port 2/2 on $mux $procmux$1383.
    dead port 1/7 on $pmux $procmux$1610.
    dead port 2/7 on $pmux $procmux$1610.
    dead port 3/7 on $pmux $procmux$1610.
    dead port 4/7 on $pmux $procmux$1610.
    dead port 5/7 on $pmux $procmux$1610.
    dead port 4/12 on $pmux $procmux$1650.
    dead port 5/12 on $pmux $procmux$1650.
    dead port 6/12 on $pmux $procmux$1650.
    dead port 7/12 on $pmux $procmux$1650.
    dead port 8/12 on $pmux $procmux$1650.
    dead port 1/7 on $pmux $procmux$1855.
    dead port 2/7 on $pmux $procmux$1855.
    dead port 3/7 on $pmux $procmux$1855.
    dead port 4/7 on $pmux $procmux$1855.
    dead port 5/7 on $pmux $procmux$1855.
    dead port 3/4 on $pmux $procmux$1919.
    dead port 1/2 on $mux $procmux$1926.
    dead port 2/2 on $mux $procmux$1926.
    dead port 4/12 on $pmux $procmux$1938.
    dead port 5/12 on $pmux $procmux$1938.
    dead port 6/12 on $pmux $procmux$1938.
    dead port 7/12 on $pmux $procmux$1938.
    dead port 8/12 on $pmux $procmux$1938.
    dead port 3/4 on $pmux $procmux$2120.
    dead port 4/12 on $pmux $procmux$2136.
    dead port 5/12 on $pmux $procmux$2136.
    dead port 6/12 on $pmux $procmux$2136.
    dead port 7/12 on $pmux $procmux$2136.
    dead port 8/12 on $pmux $procmux$2136.
    dead port 4/12 on $pmux $procmux$2319.
    dead port 5/12 on $pmux $procmux$2319.
    dead port 6/12 on $pmux $procmux$2319.
    dead port 7/12 on $pmux $procmux$2319.
    dead port 8/12 on $pmux $procmux$2319.
    dead port 1/9 on $pmux $procmux$2372.
    dead port 2/9 on $pmux $procmux$2372.
    dead port 3/9 on $pmux $procmux$2372.
    dead port 4/9 on $pmux $procmux$2372.
    dead port 5/9 on $pmux $procmux$2372.
    dead port 1/5 on $pmux $procmux$2498.
    dead port 2/5 on $pmux $procmux$2498.
    dead port 2/2 on $mux $procmux$2503.
    dead port 1/5 on $pmux $procmux$2507.
    dead port 2/5 on $pmux $procmux$2507.
    dead port 2/2 on $mux $procmux$2512.
    dead port 1/8 on $pmux $procmux$2527.
    dead port 2/8 on $pmux $procmux$2527.
    dead port 2/2 on $mux $procmux$3665.
    dead port 2/2 on $mux $procmux$3672.
    dead port 2/2 on $mux $procmux$985.
    dead port 2/2 on $mux $procmux$995.
    dead port 2/2 on $mux $procmux$997.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$758.
    dead port 2/2 on $mux $procmux$760.
    dead port 2/2 on $mux $procmux$767.
    dead port 2/2 on $mux $procmux$769.
    dead port 2/2 on $mux $procmux$776.
    dead port 2/2 on $mux $procmux$778.
    dead port 2/2 on $mux $procmux$785.
    dead port 2/2 on $mux $procmux$787.
    dead port 2/2 on $mux $procmux$794.
    dead port 2/2 on $mux $procmux$796.
    dead port 2/2 on $mux $procmux$803.
    dead port 2/2 on $mux $procmux$805.
    dead port 2/2 on $mux $procmux$812.
    dead port 2/2 on $mux $procmux$814.
    dead port 2/2 on $mux $procmux$821.
    dead port 2/2 on $mux $procmux$823.
    dead port 2/2 on $mux $procmux$830.
    dead port 2/2 on $mux $procmux$832.
    dead port 2/2 on $mux $procmux$839.
    dead port 2/2 on $mux $procmux$841.
    dead port 2/2 on $mux $procmux$848.
    dead port 2/2 on $mux $procmux$850.
    dead port 2/2 on $mux $procmux$857.
    dead port 2/2 on $mux $procmux$859.
    dead port 2/2 on $mux $procmux$865.
    dead port 2/2 on $mux $procmux$871.
    dead port 2/2 on $mux $procmux$877.
    dead port 2/2 on $mux $procmux$883.
    dead port 2/2 on $mux $procmux$889.
    dead port 2/2 on $mux $procmux$895.
    dead port 2/2 on $mux $procmux$901.
    dead port 2/2 on $mux $procmux$907.
    dead port 2/2 on $mux $procmux$913.
    dead port 2/2 on $mux $procmux$919.
    dead port 2/2 on $mux $procmux$925.
    dead port 2/2 on $mux $procmux$931.
Removed 114 multiplexer ports.
<suppressed ~161 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
    New ctrl vector for $pmux cell $procmux$1347: { $procmux$1062_CMP $auto$opt_reduce.cc:137:opt_pmux$3881 }
    New ctrl vector for $pmux cell $procmux$1360: { $auto$opt_reduce.cc:137:opt_pmux$3883 $procmux$1040_CMP }
    New ctrl vector for $pmux cell $procmux$1373: { $procmux$1089_CMP $auto$opt_reduce.cc:137:opt_pmux$3885 }
    New ctrl vector for $pmux cell $procmux$1590: { $procmux$1051_CMP $procmux$1089_CMP $procmux$1350_CMP $procmux$1040_CMP }
    New ctrl vector for $pmux cell $procmux$1650: { \is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$3887 }
    New ctrl vector for $pmux cell $procmux$1692: { $eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537_Y $procmux$1089_CMP }
    New ctrl vector for $pmux cell $procmux$1789: { $eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537_Y $procmux$1089_CMP }
    New ctrl vector for $pmux cell $procmux$1832: { $eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537_Y $procmux$1051_CMP $procmux$1089_CMP $auto$opt_reduce.cc:137:opt_pmux$3889 }
    New ctrl vector for $pmux cell $procmux$1938: { \instr_trap \is_rdcycle_rdcycleh_rdinstr_rdinstrh $logic_and$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1696$650_Y \is_slli_srli_srai $auto$opt_reduce.cc:137:opt_pmux$3891 }
    New ctrl vector for $pmux cell $procmux$2110: { $eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537_Y $procmux$1051_CMP $procmux$1050_CMP $procmux$1350_CMP }
    New ctrl vector for $pmux cell $procmux$2136: { $logic_and$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1696$650_Y $auto$opt_reduce.cc:137:opt_pmux$3895 $auto$opt_reduce.cc:137:opt_pmux$3893 }
    New ctrl vector for $pmux cell $procmux$2319: { $auto$opt_reduce.cc:137:opt_pmux$3899 $auto$opt_reduce.cc:137:opt_pmux$3897 }
    New ctrl vector for $pmux cell $procmux$2372: { $auto$opt_reduce.cc:137:opt_pmux$3901 \is_lui_auipc_jal }
    Consolidated identical input bits for $mux cell $procmux$2488:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551
      New ports: A=1'0, B=1'1, Y=$0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0]
      New connections: $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [31:1] = { $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] $0$memwr$\cpuregs$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1344$81_EN[31:0]$551 [0] }
    New ctrl vector for $pmux cell $procmux$2498: $auto$opt_reduce.cc:137:opt_pmux$3903
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3900: { \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3886: { $logic_and$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1696$650_Y \is_jalr_addi_slti_sltiu_xori_ori_andi \is_lui_auipc_jal \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3894: { \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$3898: { $logic_and$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1696$650_Y \is_slli_srli_srai \instr_trap \instr_rdinstrh \instr_rdinstr \instr_rdcycleh \instr_rdcycle }
  Optimizing cells in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$837:
      Old ports: A=0, B=255, Y=$procmux$837_Y
      New ports: A=1'0, B=1'1, Y=$procmux$837_Y [0]
      New connections: $procmux$837_Y [31:1] = { 24'000000000000000000000000 $procmux$837_Y [0] $procmux$837_Y [0] $procmux$837_Y [0] $procmux$837_Y [0] $procmux$837_Y [0] $procmux$837_Y [0] $procmux$837_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$783:
      Old ports: A=0, B=16711680, Y=$procmux$783_Y
      New ports: A=1'0, B=1'1, Y=$procmux$783_Y [16]
      New connections: { $procmux$783_Y [31:17] $procmux$783_Y [15:0] } = { 8'00000000 $procmux$783_Y [16] $procmux$783_Y [16] $procmux$783_Y [16] $procmux$783_Y [16] $procmux$783_Y [16] $procmux$783_Y [16] $procmux$783_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$756:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$procmux$756_Y
      New ports: A=1'0, B=1'1, Y=$procmux$756_Y [24]
      New connections: { $procmux$756_Y [31:25] $procmux$756_Y [23:0] } = { $procmux$756_Y [24] $procmux$756_Y [24] $procmux$756_Y [24] $procmux$756_Y [24] $procmux$756_Y [24] $procmux$756_Y [24] $procmux$756_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$810:
      Old ports: A=0, B=65280, Y=$procmux$810_Y
      New ports: A=1'0, B=1'1, Y=$procmux$810_Y [8]
      New connections: { $procmux$810_Y [31:9] $procmux$810_Y [7:0] } = { 16'0000000000000000 $procmux$810_Y [8] $procmux$810_Y [8] $procmux$810_Y [8] $procmux$810_Y [8] $procmux$810_Y [8] $procmux$810_Y [8] $procmux$810_Y [8] 8'00000000 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$863:
      Old ports: A=0, B=$3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$64, Y=$procmux$863_Y
      New ports: A=1'0, B=$procmux$756_Y [24], Y=$procmux$863_Y [24]
      New connections: { $procmux$863_Y [31:25] $procmux$863_Y [23:0] } = { $procmux$863_Y [24] $procmux$863_Y [24] $procmux$863_Y [24] $procmux$863_Y [24] $procmux$863_Y [24] $procmux$863_Y [24] $procmux$863_Y [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$881:
      Old ports: A=0, B=$3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$60, Y=$procmux$881_Y
      New ports: A=1'0, B=$procmux$783_Y [16], Y=$procmux$881_Y [16]
      New connections: { $procmux$881_Y [31:17] $procmux$881_Y [15:0] } = { 8'00000000 $procmux$881_Y [16] $procmux$881_Y [16] $procmux$881_Y [16] $procmux$881_Y [16] $procmux$881_Y [16] $procmux$881_Y [16] $procmux$881_Y [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$899:
      Old ports: A=0, B=$3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$56, Y=$procmux$899_Y
      New ports: A=1'0, B=$procmux$810_Y [8], Y=$procmux$899_Y [8]
      New connections: { $procmux$899_Y [31:9] $procmux$899_Y [7:0] } = { 16'0000000000000000 $procmux$899_Y [8] $procmux$899_Y [8] $procmux$899_Y [8] $procmux$899_Y [8] $procmux$899_Y [8] $procmux$899_Y [8] $procmux$899_Y [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$917:
      Old ports: A=0, B=$3$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$52, Y=$procmux$917_Y
      New ports: A=1'0, B=$procmux$837_Y [0], Y=$procmux$917_Y [0]
      New connections: $procmux$917_Y [31:1] = { 24'000000000000000000000000 $procmux$917_Y [0] $procmux$917_Y [0] $procmux$917_Y [0] $procmux$917_Y [0] $procmux$917_Y [0] $procmux$917_Y [0] $procmux$917_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$934:
      Old ports: A=0, B=$2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$47, Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20
      New ports: A=1'0, B=$procmux$863_Y [24], Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24]
      New connections: { $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [31:25] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [23:0] } = { $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_EN[31:0]$20 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$943:
      Old ports: A=0, B=$2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$44, Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17
      New ports: A=1'0, B=$procmux$881_Y [16], Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16]
      New connections: { $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [31:17] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [15:0] } = { 8'00000000 $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$952:
      Old ports: A=0, B=$2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$41, Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14
      New ports: A=1'0, B=$procmux$899_Y [8], Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8]
      New connections: { $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [31:9] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [7:0] } = { 16'0000000000000000 $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$961:
      Old ports: A=0, B=$2$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$38, Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11
      New ports: A=1'0, B=$procmux$917_Y [0], Y=$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0]
      New connections: $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [31:1] = { 24'000000000000000000000000 $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] $0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11 [0] }
  Optimizing cells in module \top.
Performed a total of 37 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.
<suppressed ~39 debug messages>
Finding identical cells in module `\top'.
Removed a total of 13 cells.

3.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Finding unused cells or wires in module \top..
Removed 24 unused cells and 307 unused wires.
<suppressed ~33 debug messages>

3.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Optimizing module top.

3.8.8. Rerunning OPT passes. (Maybe there is more to do..)

3.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

3.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
    New ctrl vector for $pmux cell $procmux$1460: $auto$opt_reduce.cc:137:opt_pmux$3905
    New ctrl vector for $pmux cell $procmux$1477: { $procmux$1089_CMP $auto$opt_reduce.cc:137:opt_pmux$3907 }
    New ctrl vector for $pmux cell $procmux$1897: { $eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537_Y $procmux$1051_CMP $procmux$1050_CMP $procmux$1089_CMP $procmux$1350_CMP $auto$opt_reduce.cc:137:opt_pmux$3909 }
    New ctrl vector for $pmux cell $procmux$3424: { $logic_and$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:380$131_Y $auto$opt_reduce.cc:137:opt_pmux$3911 }
  Optimizing cells in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
  Optimizing cells in module \top.
Performed a total of 4 changes.

3.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.
<suppressed ~6 debug messages>
Finding identical cells in module `\top'.
Removed a total of 2 cells.

3.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Optimizing module top.

3.8.14. Rerunning OPT passes. (Maybe there is more to do..)

3.8.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

3.8.16. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.8.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.8.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Finding unused cells or wires in module \top..

3.8.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Optimizing module top.

3.8.20. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port A of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$shl$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:419$163 ($shl).
Removed top 30 bits (of 32) from mux cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ternary$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:617$222 ($mux).
Removed top 1 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:867$241 ($eq).
Removed top 2 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:868$242 ($eq).
Removed top 5 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:875$256 ($eq).
Removed top 1 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:876$257 ($eq).
Removed top 2 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:877$258 ($eq).
Removed top 1 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:878$259 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1041$315 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1049$329 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1059$345 ($eq).
Removed top 1 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1066$363 ($eq).
Removed top 3 bits (of 7) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1088$439 ($eq).
Removed top 1 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1313$537 ($eq).
Removed top 29 bits (of 32) from mux cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ternary$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1317$538 ($mux).
Removed top 29 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$add$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1317$539 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$add$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1433$574 ($add).
Removed top 29 bits (of 32) from mux cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ternary$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1560$625 ($mux).
Removed top 29 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$add$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1560$626 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$add$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1564$627 ($add).
Removed top 29 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ge$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1835$679 ($ge).
Removed top 29 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1842$687 ($sub).
Removed top 27 bits (of 32) from port Y of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1842$687 ($sub).
Removed top 31 bits (of 32) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1850$694 ($sub).
Removed top 27 bits (of 32) from port Y of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1850$694 ($sub).
Removed top 1 bits (of 2) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$eq$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1930$719 ($eq).
Removed top 7 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1040_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1050_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1051_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1062_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1089_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1350_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1919 ($pmux).
Removed top 1 bits (of 2) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$3376_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$3663_CMP0 ($eq).
Removed top 4 bits (of 8) from wire $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$procmux$1919_Y.
Removed top 27 bits (of 32) from wire $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1842$687_Y.
Removed top 27 bits (of 32) from wire $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$sub$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1850$694_Y.
Removed top 29 bits (of 32) from wire $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ternary$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1317$538_Y.
Removed top 29 bits (of 32) from wire $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.$ternary$/Users/g/Code/Verilog/riscv-ice40/rtl/picorv32.v:1560$625_Y.
Removed top 24 address bits (of 32) from memory init port top.$auto$proc_memwr.cc:45:proc_memwr$3875 (memory).
Removed top 24 address bits (of 32) from memory init port top.$auto$proc_memwr.cc:45:proc_memwr$3876 (memory).
Removed top 24 address bits (of 32) from memory init port top.$auto$proc_memwr.cc:45:proc_memwr$3877 (memory).
Removed top 24 address bits (of 32) from memory init port top.$auto$proc_memwr.cc:45:proc_memwr$3878 (memory).
Removed top 24 address bits (of 32) from memory init port top.$meminit$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:0$66 (memory).
Removed top 24 address bits (of 32) from memory read port top.$memrd$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:50$48 (memory).
Removed top 21 bits (of 32) from port B of cell top.$lt$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:48$35 ($lt).
Removed top 24 bits (of 32) from mux cell top.$procmux$940 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$949 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$958 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$967 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$875 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$893 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$911 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$929 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$774 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$801 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$828 ($mux).
Removed top 24 bits (of 32) from mux cell top.$procmux$855 ($mux).
Removed top 24 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_ADDR[31:0]$9.
Removed top 24 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:51$4_EN[31:0]$11.
Removed top 24 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_ADDR[31:0]$12.
Removed top 16 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:52$5_EN[31:0]$14.
Removed top 24 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_ADDR[31:0]$15.
Removed top 8 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:53$6_EN[31:0]$17.
Removed top 24 bits (of 32) from wire top.$0$memwr$\memory$/Users/g/Code/Verilog/riscv-ice40/rtl/top.v:54$7_ADDR[31:0]$18.

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

3.11. Executing MEMORY_COLLECT pass (generating $mem cells).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32.
Optimizing module top.

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32..
Finding unused cells or wires in module \top..

3.12.4. Finished fast OPT passes.

3.13. Printing statistics.

=== $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32 ===

   Number of wires:                640
   Number of wire bits:           4572
   Number of public wires:         164
   Number of public wire bits:    1452
   Number of ports:                 27
   Number of port bits:            409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add                            9
     $and                            2
     $dff                          107
     $eq                            42
     $ge                             1
     $logic_and                     81
     $logic_not                     20
     $logic_or                      22
     $lt                             2
     $mem_v2                         1
     $mux                          256
     $not                            1
     $or                             1
     $pmux                          42
     $reduce_and                     1
     $reduce_bool                    3
     $reduce_or                     25
     $shl                            1
     $sub                            3
     $xor                            1

=== top ===

   Number of wires:                 55
   Number of wire bits:           1218
   Number of public wires:          11
   Number of public wire bits:     109
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $dff                            2
     $logic_and                      1
     $logic_not                      1
     $lt                             1
     $mem_v2                         1
     $mux                           40
     $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32      1

=== design hierarchy ===

   top                               1
     $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32      1

   Number of wires:                695
   Number of wire bits:           5790
   Number of public wires:         175
   Number of public wire bits:    1561
   Number of ports:                 30
   Number of port bits:            414
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                667
     $add                            9
     $and                            2
     $dff                          109
     $eq                            42
     $ge                             1
     $logic_and                     82
     $logic_not                     21
     $logic_or                      22
     $lt                             3
     $mem_v2                         2
     $mux                          296
     $not                            1
     $or                             1
     $pmux                          42
     $reduce_and                     1
     $reduce_bool                    3
     $reduce_or                     25
     $shl                            1
     $sub                            3
     $xor                            1

3.14. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32...
Checking module top...
Found and reported 0 problems.

4. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$9235d244abd06baeecf088bcece81b902a336346\picorv32...
Checking module top...
Found and reported 0 problems.

End of script.