<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element DCache
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element JTAG_UART
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element JTAG_to_FPGA_Bridge
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element SDRAM
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element Tiger_ICache
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element Tiger_MIPS
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element UART
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element JTAG_UART.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element DCache.cache_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element Tiger_ICache.icache_slave
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element SDRAM.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element UART.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP2C35F672C6" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="Unknown" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1426988060759" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface name="sdram_wire" internal="SDRAM.wire" type="conduit" dir="end" />
 <interface
   name="uart_wire"
   internal="UART.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="tiger_mips" version="1.0" enabled="1" name="Tiger_MIPS">
  <parameter name="RESET_ADDRESS" value="8388608" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="tiger_icache" version="1.0" enabled="1" name="Tiger_ICache">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="legup_dm_wt_cache" version="1.0" enabled="1" name="DCache">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="13.0"
   enabled="1"
   name="JTAG_to_FPGA_Bridge">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="13.0.1.99.2"
   enabled="1"
   name="SDRAM">
  <parameter name="TAC" value="5.5" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="columnWidth" value="8" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="rowWidth" value="12" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="componentName" value="legup_system_SDRAM" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="JTAG_UART">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="UART">
  <parameter name="baud" value="115200" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection kind="clock" version="13.0" start="clk.clk" end="Tiger_MIPS.clock" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="Tiger_MIPS.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="Tiger_ICache.clock" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="Tiger_ICache.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="Tiger_MIPS.instruction_master"
   end="Tiger_ICache.icache_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="DCache.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="DCache.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="Tiger_MIPS.data_master"
   end="DCache.cache_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="JTAG_to_FPGA_Bridge.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="JTAG_to_FPGA_Bridge.clk_reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="SDRAM.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="SDRAM.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="Tiger_ICache.icache_master"
   end="SDRAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="DCache.cache_master"
   end="SDRAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="JTAG_to_FPGA_Bridge.master"
   end="SDRAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="JTAG_UART.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="JTAG_UART.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="Tiger_MIPS.data_master"
   end="JTAG_UART.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xff201000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="JTAG_to_FPGA_Bridge.master"
   end="JTAG_UART.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xff201000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk.clk" end="UART.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="UART.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="Tiger_MIPS.data_master"
   end="UART.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xf0001000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
