<sld_project_info>
  <project>
    <hash md5_digest_80b="5ab0425bf86d4f98b199"/>
  </project>
  <file_info>
    <file device="EP3C16F484C6" path="Semesterarbeit_FPGA_VHDL.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
