> GATED SR LATCH [NAND]
![sr latch( enable, nand)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/4f0bbc09-25eb-42a4-b11a-1882a802360b)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/gated-sr-latch-nand) to launch the circuit.

> SR LATCH [NAND]
![sr latch (nand)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/220734f8-8f07-4f29-8da9-de69fff61e24)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/s-r-latch-nand-8beff85f-739f-48ce-bc2e-f0e14fe4e868) to launch the circuit.

> GATED SR LATCH [NOR]
![s r latch (gated, nor)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/5f8fcae9-5711-4439-acc9-98460f672198)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/gated-sr-latch-nor-0280388d-3fef-4c63-9db5-26690a65c4cb) to launch the circuit.

> SR LATCH [NOR]
![s r latch (nor)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/b4671d67-3fd6-4bf8-82df-5a173cf0a2ff)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/s-r-latch-nor-de9e9551-7939-40fa-a0f3-8fc31dcc76e1) to launch the circuit.
