// Seed: 1657714721
module module_0 ();
  reg id_1;
  always @(~id_1 or posedge 1'h0)
    if (1) begin
      if (id_1) id_1 <= id_1;
    end
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  initial begin
    fork
      if (1)
        if (1) id_0 <= 1'b0;
        else begin
          id_0 <= 1'b0;
        end
      else id_0 <= 1;
    join_any : id_3
  end
  wire id_4 = id_1;
  wor  id_5;
  assign id_0 = 1'b0;
  wire id_6;
  assign id_5 = id_4;
  wire id_7;
  assign id_5 = id_6;
  logic [7:0] id_8;
  wire id_9;
  supply1 id_10 = 1;
  module_0();
  assign id_8[1] = 1;
endmodule
