INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/ctrl_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/key_input_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_input_debounce
INFO: [VRFC 10-2458] undeclared symbol key_set, assumed default net type wire [D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/key_input_debounce.v:56]
INFO: [VRFC 10-2458] undeclared symbol key_reset, assumed default net type wire [D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/key_input_debounce.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sources_1/new/top_key_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_key_add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/key/key.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_key_add_sub
