{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676509441378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676509441395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 17:04:01 2023 " "Processing started: Wed Feb 15 17:04:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676509441395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509441395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2P2 -c Lab2P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2P2 -c Lab2P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509441395 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676509442522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676509442523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2p2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2P2-a " "Found design unit 1: Lab2P2-a" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676509457637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2P2 " "Found entity 1: Lab2P2" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676509457637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2P2 " "Elaborating entity \"Lab2P2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676509457687 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub Lab2P2.vhd(44) " "VHDL Process Statement warning at Lab2P2.vhd(44): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457693 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2Comp Lab2P2.vhd(59) " "VHDL Process Statement warning at Lab2P2.vhd(59): signal \"B2Comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457693 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1Comp Lab2P2.vhd(78) " "VHDL Process Statement warning at Lab2P2.vhd(78): signal \"B1Comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457694 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2Comp Lab2P2.vhd(42) " "VHDL Process Statement warning at Lab2P2.vhd(42): inferring latch(es) for signal or variable \"B2Comp\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457694 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1Comp Lab2P2.vhd(42) " "VHDL Process Statement warning at Lab2P2.vhd(42): inferring latch(es) for signal or variable \"B1Comp\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab2P2.vhd(112) " "VHDL Process Statement warning at Lab2P2.vhd(112): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab2P2.vhd(113) " "VHDL Process Statement warning at Lab2P2.vhd(113): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data1 Lab2P2.vhd(142) " "VHDL Process Statement warning at Lab2P2.vhd(142): signal \"data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data2 Lab2P2.vhd(143) " "VHDL Process Statement warning at Lab2P2.vhd(143): signal \"data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Lab2P2.vhd(172) " "VHDL Process Statement warning at Lab2P2.vhd(172): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S2 Lab2P2.vhd(185) " "VHDL Process Statement warning at Lab2P2.vhd(185): signal \"S2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"A2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outA1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outA1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outA2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outA2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outB1 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outB1\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outB2 Lab2P2.vhd(109) " "VHDL Process Statement warning at Lab2P2.vhd(109): inferring latch(es) for signal or variable \"outB2\", which holds its previous value in one or more paths through the process" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB2\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outB2\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outB1\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outB1\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"B2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457695 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"B1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA2\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outA2\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[4\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[4\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[5\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[5\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outA1\[6\] Lab2P2.vhd(109) " "Inferred latch for \"outA1\[6\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457696 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[0\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[1\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[2\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2\[3\] Lab2P2.vhd(109) " "Inferred latch for \"A2\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[0\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[0\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[1\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[1\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[2\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[2\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[3\] Lab2P2.vhd(109) " "Inferred latch for \"A1\[3\]\" at Lab2P2.vhd(109)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[0\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[0\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[1\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[1\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[2\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[2\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[3\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[3\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1Comp\[4\] Lab2P2.vhd(42) " "Inferred latch for \"B1Comp\[4\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[0\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[0\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[1\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[1\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[2\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[2\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[3\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[3\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2Comp\[4\] Lab2P2.vhd(42) " "Inferred latch for \"B2Comp\[4\]\" at Lab2P2.vhd(42)" {  } { { "Lab2P2.vhd" "" { Text "C:/Users/tbwil/Documents/CPEN312/Lab22/Lab2P2.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509457697 "|Lab2P2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676509458463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676509458798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676509458798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676509458849 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676509458849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676509458849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676509458849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676509458868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 17:04:18 2023 " "Processing ended: Wed Feb 15 17:04:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676509458868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676509458868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676509458868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676509458868 ""}
