<profile>

<section name = "Vitis HLS Report for 'ddr_write_1'" level="0">
<item name = "Date">Fri Dec 16 14:07:24 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">clu</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">138, 358, 1.380 us, 3.580 us, 138, 358, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ddr_write_1_Pipeline_1_fu_366">ddr_write_1_Pipeline_1, 207, 207, 2.070 us, 2.070 us, 207, 207, no</column>
<column name="grp_ddr_write_1_Pipeline_2_fu_376">ddr_write_1_Pipeline_2, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">84, 84, 3, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 373, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 429, 489, -</column>
<column name="Memory">0, -, 16, 4, 0</column>
<column name="Multiplexer">-, -, -, 848, -</column>
<column name="Register">-, -, 463, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ddr_write_1_Pipeline_1_fu_366">ddr_write_1_Pipeline_1, 0, 0, 21, 93, 0</column>
<column name="grp_ddr_write_1_Pipeline_2_fu_376">ddr_write_1_Pipeline_2, 0, 0, 14, 88, 0</column>
<column name="mul_32s_9ns_32_1_1_U14">mul_32s_9ns_32_1_1, 0, 1, 0, 20, 0</column>
<column name="mul_3ns_9ns_11_1_1_U15">mul_3ns_9ns_11_1_1, 0, 0, 0, 50, 0</column>
<column name="urem_32ns_32ns_32_36_seq_1_U13">urem_32ns_32ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ringbuffer_header_bytes_U">ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W, 0, 16, 4, 0, 28, 8, 1, 224</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln148_fu_594_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln149_1_fu_606_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln149_fu_514_p2">+, 0, 0, 71, 64, 3</column>
<column name="add_ln154_1_fu_509_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln154_fu_499_p2">+, 0, 0, 40, 33, 5</column>
<column name="add_ln17_fu_541_p2">+, 0, 0, 71, 64, 5</column>
<column name="empty_77_fu_422_p2">+, 0, 0, 12, 5, 1</column>
<column name="grp_fu_459_p0">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state64">and, 0, 0, 2, 1, 1</column>
<column name="exitcond116_fu_416_p2">icmp, 0, 0, 9, 5, 4</column>
<column name="icmp_ln147_fu_477_p2">icmp, 0, 0, 20, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">366, 72, 1, 72</column>
<column name="loop_index9_fu_134">9, 2, 5, 10</column>
<column name="m_axi_ps_ddr_AWADDR">31, 6, 64, 384</column>
<column name="m_axi_ps_ddr_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_ps_ddr_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWID">14, 3, 1, 3</column>
<column name="m_axi_ps_ddr_AWLEN">31, 6, 32, 192</column>
<column name="m_axi_ps_ddr_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_ps_ddr_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_ps_ddr_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_ps_ddr_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_ps_ddr_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_ps_ddr_AWVALID">20, 4, 1, 4</column>
<column name="m_axi_ps_ddr_BREADY">20, 4, 1, 4</column>
<column name="m_axi_ps_ddr_WDATA">20, 4, 8, 32</column>
<column name="m_axi_ps_ddr_WID">14, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WLAST">14, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WSTRB">20, 4, 1, 4</column>
<column name="m_axi_ps_ddr_WUSER">14, 3, 1, 3</column>
<column name="m_axi_ps_ddr_WVALID">20, 4, 1, 4</column>
<column name="ps_ddr_blk_n_AR">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_AW">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_B">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_R">9, 2, 1, 2</column>
<column name="ps_ddr_blk_n_W">9, 2, 1, 2</column>
<column name="reg_387">9, 2, 8, 16</column>
<column name="reg_392">9, 2, 8, 16</column>
<column name="ringbuffer_header_bytes_address0">43, 8, 5, 40</column>
<column name="ringbuffer_header_bytes_address1">37, 7, 5, 35</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln149_1_reg_811">8, 0, 8, 0</column>
<column name="add_ln154_1_reg_758">64, 0, 64, 0</column>
<column name="add_ln17_reg_780">64, 0, 64, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="dropped_uart_counter">16, 0, 16, 0</column>
<column name="empty_78_reg_775">11, 0, 11, 0</column>
<column name="grp_ddr_write_1_Pipeline_1_fu_366_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ddr_write_1_Pipeline_2_fu_376_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln147_reg_754">1, 0, 1, 0</column>
<column name="loop_index9_cast_reg_638">5, 0, 64, 59</column>
<column name="loop_index9_fu_134">5, 0, 5, 0</column>
<column name="nextWriteUartIndex_reg_746">32, 0, 32, 0</column>
<column name="ps_ddr_addr_7_reg_764">64, 0, 64, 0</column>
<column name="ps_ddr_addr_read_reg_656">8, 0, 8, 0</column>
<column name="reg_387">8, 0, 8, 0</column>
<column name="reg_392">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_24_reg_671">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_25_reg_676">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_30_reg_691">8, 0, 8, 0</column>
<column name="ringbuffer_header_bytes_load_31_reg_696">8, 0, 8, 0</column>
<column name="writeUartIndex_reg_716">32, 0, 32, 0</column>
<column name="write_index_array_0_reg_791">8, 0, 8, 0</column>
<column name="write_index_array_1_reg_796">8, 0, 8, 0</column>
<column name="write_index_array_2_reg_801">8, 0, 8, 0</column>
<column name="write_index_array_3_reg_806">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ddr_write.1, return value</column>
<column name="m_axi_ps_ddr_AWVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWADDR">out, 64, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_AWUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WDATA">out, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WSTRB">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WLAST">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_WUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARVALID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREADY">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARADDR">out, 64, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARID">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLEN">out, 32, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARSIZE">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARBURST">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARLOCK">out, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARCACHE">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARPROT">out, 3, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARQOS">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARREGION">out, 4, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_ARUSER">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RDATA">in, 8, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RLAST">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RFIFONUM">in, 11, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_RRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BVALID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BREADY">out, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BRESP">in, 2, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BID">in, 1, m_axi, ps_ddr, pointer</column>
<column name="m_axi_ps_ddr_BUSER">in, 1, m_axi, ps_ddr, pointer</column>
<column name="ddr_header">in, 64, ap_none, ddr_header, scalar</column>
<column name="device_id">in, 3, ap_none, device_id, scalar</column>
<column name="uart_fifo_address0">out, 11, ap_memory, uart_fifo, array</column>
<column name="uart_fifo_ce0">out, 1, ap_memory, uart_fifo, array</column>
<column name="uart_fifo_q0">in, 8, ap_memory, uart_fifo, array</column>
<column name="PL_Ctrl_fifo_index_address0">out, 3, ap_memory, PL_Ctrl_fifo_index, array</column>
<column name="PL_Ctrl_fifo_index_ce0">out, 1, ap_memory, PL_Ctrl_fifo_index, array</column>
<column name="PL_Ctrl_fifo_index_we0">out, 1, ap_memory, PL_Ctrl_fifo_index, array</column>
<column name="PL_Ctrl_fifo_index_d0">out, 32, ap_memory, PL_Ctrl_fifo_index, array</column>
<column name="PL_Header_pkt_len_bytes_address0">out, 3, ap_memory, PL_Header_pkt_len_bytes, array</column>
<column name="PL_Header_pkt_len_bytes_ce0">out, 1, ap_memory, PL_Header_pkt_len_bytes, array</column>
<column name="PL_Header_pkt_len_bytes_we0">out, 1, ap_memory, PL_Header_pkt_len_bytes, array</column>
<column name="PL_Header_pkt_len_bytes_d0">out, 16, ap_memory, PL_Header_pkt_len_bytes, array</column>
<column name="PL_Ctrl_first_time_address0">out, 3, ap_memory, PL_Ctrl_first_time, array</column>
<column name="PL_Ctrl_first_time_ce0">out, 1, ap_memory, PL_Ctrl_first_time, array</column>
<column name="PL_Ctrl_first_time_we0">out, 1, ap_memory, PL_Ctrl_first_time, array</column>
<column name="PL_Ctrl_first_time_d0">out, 1, ap_memory, PL_Ctrl_first_time, array</column>
<column name="PL_Ctrl_first_timestamp_address0">out, 3, ap_memory, PL_Ctrl_first_timestamp, array</column>
<column name="PL_Ctrl_first_timestamp_ce0">out, 1, ap_memory, PL_Ctrl_first_timestamp, array</column>
<column name="PL_Ctrl_first_timestamp_we0">out, 1, ap_memory, PL_Ctrl_first_timestamp, array</column>
<column name="PL_Ctrl_first_timestamp_d0">out, 64, ap_memory, PL_Ctrl_first_timestamp, array</column>
</table>
</item>
</section>
</profile>
