Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct  2 16:57:46 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fibcounter_timing_summary_routed.rpt -rpx fibcounter_timing_summary_routed.rpx
| Design       : fibcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.943        0.000                      0                   64        0.324        0.000                      0                   64        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.943        0.000                      0                   64        0.324        0.000                      0                   64        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.401%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          1.026     9.038    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.124     9.162 r  secondfib_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.162    firstfib_next[8]
    SLICE_X4Y28          FDRE                                         r  secondfib_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.505     9.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  secondfib_reg_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.106    
                         clock uncertainty           -0.035    10.071    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.034    10.105    secondfib_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.828ns (20.787%)  route 3.155ns (79.213%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.990     9.002    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.126 r  secondfib_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.126    firstfib_next[17]
    SLICE_X4Y30          FDRE                                         r  secondfib_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     9.847    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  secondfib_reg_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.034    10.106    secondfib_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.828ns (20.924%)  route 3.129ns (79.076%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 9.846 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.964     8.975    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.124     9.099 r  secondfib_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.099    firstfib_next[9]
    SLICE_X4Y28          FDRE                                         r  secondfib_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.505     9.846    clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  secondfib_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.106    
                         clock uncertainty           -0.035    10.071    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.035    10.106    secondfib_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 0.828ns (20.880%)  route 3.137ns (79.120%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.972     8.984    secondfib_reg[31]_i_4_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.108 r  secondfib_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.108    firstfib_next[2]
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     9.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.034    10.118    secondfib_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.828ns (20.906%)  route 3.132ns (79.094%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 9.845 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.967     8.979    secondfib_reg[31]_i_4_n_0
    SLICE_X1Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.103 r  secondfib_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.103    firstfib_next[1]
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.504     9.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  secondfib_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.119    
                         clock uncertainty           -0.035    10.084    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.032    10.116    secondfib_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.116    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.105%)  route 3.095ns (78.895%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.930     8.941    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I2_O)        0.124     9.065 r  secondfib_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.065    firstfib_next[3]
    SLICE_X4Y26          FDRE                                         r  secondfib_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.502     9.843    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  secondfib_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.032    10.100    secondfib_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.828ns (21.108%)  route 3.095ns (78.892%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.930     8.941    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124     9.065 r  secondfib_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.065    firstfib_next[21]
    SLICE_X4Y31          FDRE                                         r  secondfib_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  secondfib_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.034    10.107    secondfib_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.131%)  route 3.091ns (78.869%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.925     8.937    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.124     9.061 r  secondfib_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.061    firstfib_next[12]
    SLICE_X4Y29          FDRE                                         r  secondfib_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     9.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  secondfib_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.032    10.104    secondfib_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.104    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.129%)  route 3.091ns (78.871%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.926     8.937    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.124     9.061 r  secondfib_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.061    firstfib_next[20]
    SLICE_X4Y31          FDRE                                         r  secondfib_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  secondfib_reg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.032    10.105    secondfib_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.828ns (21.147%)  route 3.088ns (78.853%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  firstfib_reg_reg[5]/Q
                         net (fo=8, routed)           1.376     6.974    led_OBUF[5]
    SLICE_X0Y27          LUT5 (Prop_lut5_I3_O)        0.124     7.098 r  secondfib_reg[31]_i_13/O
                         net (fo=1, routed)           0.789     7.887    secondfib_reg[31]_i_13_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  secondfib_reg[31]_i_4/O
                         net (fo=95, routed)          0.922     8.934    secondfib_reg[31]_i_4_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I2_O)        0.124     9.058 r  secondfib_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     9.058    firstfib_next[13]
    SLICE_X4Y29          FDRE                                         r  secondfib_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.506     9.847    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  secondfib_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.107    
                         clock uncertainty           -0.035    10.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.034    10.106    secondfib_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.252ns (58.757%)  route 0.177ns (41.243%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firstfib_reg_reg[18]/Q
                         net (fo=5, routed)           0.177     1.788    firstfib_reg_reg[18]
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.833 r  firstfib_reg[16]_i_7/O
                         net (fo=1, routed)           0.000     1.833    firstfib_reg[16]_i_7_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.899 r  firstfib_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    firstfib_reg_reg[16]_i_1_n_5
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    firstfib_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.252ns (58.565%)  route 0.178ns (41.435%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  firstfib_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  firstfib_reg_reg[14]/Q
                         net (fo=6, routed)           0.178     1.788    led_OBUF[14]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.833 r  firstfib_reg[12]_i_7/O
                         net (fo=1, routed)           0.000     1.833    firstfib_reg[12]_i_7_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.899 r  firstfib_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    firstfib_reg_reg[12]_i_1_n_5
    SLICE_X3Y29          FDRE                                         r  firstfib_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  firstfib_reg_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105     1.574    firstfib_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.252ns (57.132%)  route 0.189ns (42.868%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  firstfib_reg_reg[30]/Q
                         net (fo=5, routed)           0.189     1.803    firstfib_reg_reg[30]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  firstfib_reg[28]_i_6/O
                         net (fo=1, routed)           0.000     1.848    firstfib_reg[28]_i_6_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.914 r  firstfib_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    firstfib_reg_reg[28]_i_1_n_5
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[30]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    firstfib_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.252ns (57.124%)  route 0.189ns (42.876%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  firstfib_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  firstfib_reg_reg[22]/Q
                         net (fo=5, routed)           0.189     1.801    firstfib_reg_reg[22]
    SLICE_X3Y31          LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  firstfib_reg[20]_i_7/O
                         net (fo=1, routed)           0.000     1.846    firstfib_reg[20]_i_7_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.912 r  firstfib_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    firstfib_reg_reg[20]_i_1_n_5
    SLICE_X3Y31          FDRE                                         r  firstfib_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  firstfib_reg_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    firstfib_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.432%)  route 0.192ns (43.568%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  firstfib_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  firstfib_reg_reg[27]/Q
                         net (fo=5, routed)           0.192     1.805    firstfib_reg_reg[27]
    SLICE_X3Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.850 r  firstfib_reg[24]_i_6/O
                         net (fo=1, routed)           0.000     1.850    firstfib_reg[24]_i_6_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  firstfib_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    firstfib_reg_reg[24]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  firstfib_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  firstfib_reg_reg[27]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    firstfib_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.249ns (56.424%)  route 0.192ns (43.576%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  firstfib_reg_reg[19]/Q
                         net (fo=5, routed)           0.192     1.803    firstfib_reg_reg[19]
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.045     1.848 r  firstfib_reg[16]_i_6/O
                         net (fo=1, routed)           0.000     1.848    firstfib_reg[16]_i_6_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  firstfib_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    firstfib_reg_reg[16]_i_1_n_4
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  firstfib_reg_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    firstfib_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.266%)  route 0.194ns (43.734%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  firstfib_reg_reg[31]/Q
                         net (fo=4, routed)           0.194     1.808    firstfib_reg_reg[31]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  firstfib_reg[28]_i_5/O
                         net (fo=1, routed)           0.000     1.853    firstfib_reg[28]_i_5_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.916 r  firstfib_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    firstfib_reg_reg[28]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  firstfib_reg_reg[31]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    firstfib_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.266%)  route 0.194ns (43.734%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  firstfib_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  firstfib_reg_reg[3]/Q
                         net (fo=7, routed)           0.194     1.801    led_OBUF[3]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  firstfib_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.846    firstfib_reg[0]_i_6_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.909 r  firstfib_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    firstfib_reg_reg[0]_i_1_n_4
    SLICE_X3Y26          FDRE                                         r  firstfib_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  firstfib_reg_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    firstfib_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.252ns (56.852%)  route 0.191ns (43.148%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firstfib_reg_reg[6]/Q
                         net (fo=7, routed)           0.191     1.800    led_OBUF[6]
    SLICE_X3Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  firstfib_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     1.845    firstfib_reg[4]_i_7_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.911 r  firstfib_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    firstfib_reg_reg[4]_i_1_n_5
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  firstfib_reg_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    firstfib_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 firstfib_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firstfib_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.252ns (56.852%)  route 0.191ns (43.148%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  firstfib_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  firstfib_reg_reg[10]/Q
                         net (fo=6, routed)           0.191     1.800    led_OBUF[10]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.845 r  firstfib_reg[8]_i_7/O
                         net (fo=1, routed)           0.000     1.845    firstfib_reg[8]_i_7_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.911 r  firstfib_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    firstfib_reg_reg[8]_i_1_n_5
    SLICE_X3Y28          FDRE                                         r  firstfib_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  firstfib_reg_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.105     1.573    firstfib_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    firstfib_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    firstfib_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y28    firstfib_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    firstfib_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    firstfib_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    firstfib_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    firstfib_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    firstfib_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    firstfib_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    secondfib_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    secondfib_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    secondfib_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    secondfib_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    secondfib_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    secondfib_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    secondfib_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    secondfib_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    secondfib_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    secondfib_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    firstfib_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    firstfib_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    firstfib_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    firstfib_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    firstfib_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    firstfib_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    firstfib_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    firstfib_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    firstfib_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    firstfib_reg_reg[27]/C



