<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_adc_clk" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2014 04 07 15:14:45.597" version="5.3" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="pll_adc_clk.lpc" type="lpc" modified="2014 04 07 15:14:44.000"/>
		<File name="pll_adc_clk.vhd" type="top_level_vhdl" modified="2014 04 07 15:14:44.000"/>
		<File name="pll_adc_clk_tmpl.vhd" type="template_vhdl" modified="2014 04 07 15:14:44.000"/>
  </Package>
</DiamondModule>
