// Seed: 2584804328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  assign module_1.id_4 = 0;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  integer ["" : -1] id_22;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    output tri   id_0
    , id_11,
    input  wire  _id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  tri   id_7,
    input  uwire id_8,
    input  tri1  id_9
);
  assign id_11 = -1 == -1;
  and primCall (id_0, id_8, id_7, id_9, id_2, id_6, id_11, id_5, id_4);
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_12[id_1] = {1, id_1 == !id_6};
  reg id_13;
  reg id_14;
  assign id_14 = -1;
  always @(1 or posedge -1) begin : LABEL_0
    id_14 = 1 == id_14;
    id_13 = 1;
    deassign id_0;
  end
endmodule
