Power and Data Tranfer (PDI)
Two identical PCB's are being used for testing. The schematic PDI_v1 is of one PCB.
The sizing of passive components is as follows - 
1) Rlim - 42.2kÎ©
2) 
The rationale for sizing is given in the document -https://docs.google.com/document/d/1Z6xQF2i3oRSEwMOCmPyrtTIQfxgxBp68ftvw1PFQKHI/edit?tab=t.0#heading=h.l0r2exo0l2pc
