<!doctype html>
<html>
<head>
<title>MR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; MR0 (DDR_PHY) Register</p><h1>MR0 (DDR_PHY) Register</h1>
<h2>MR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000180</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080180 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000052</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>LPDDR4 Mode Register 0</td></tr>
</table>
<p></p>
<h2>MR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:16</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>RSVD_15_8</td><td class="center">15:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>CATR</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>CA Terminating Rank</td></tr>
<tr valign=top><td>RSVD_6_5</td><td class="center"> 6:5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</td></tr>
<tr valign=top><td>RZQI</td><td class="center"> 4:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Built-in Self-Test for RZQ</td></tr>
<tr valign=top><td>RSVD_2_0</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x2</td><td>Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.</td></tr>
</table><p>Alternate Register MR0_DDR3, reset=0xa52<br/>Alternate Register Field: BL Offset=0 Width=2 read-write<br/>[[*]] Description: Burst Length<br/>Alternate Register Field: CL_2 Offset=2 Width=1 read-write<br/>[[*]] Description: CAS Latency<br/>Alternate Register Field: BT Offset=3 Width=1 read-write<br/>[[*]] Description: Burst Type<br/>Alternate Register Field: CL_6_4 Offset=4 Width=3 read-write<br/>[[*]] Description: CAS Latency<br/>Alternate Register Field: TM Offset=7 Width=1 read-write<br/>[[*]] Description: Operating Mode<br/>Alternate Register Field: DR Offset=8 Width=1 read-write<br/>[[*]] Description: DLL Reset<br/>Alternate Register Field: WR Offset=9 Width=3 read-write<br/>[[*]] Description: Write Recovery and Read to Recharge<br/>Alternate Register Field: PD Offset=12 Width=1 read-write<br/>[[*]] Description: Power-Down Control<br/>Alternate Register Field: RSVD Offset=13 Width=3 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: BL Offset=0 Width=2 read-write<br/>[[*]] Description: Burst Length<br/>Alternate Register Field: CL_2 Offset=2 Width=1 read-write<br/>[[*]] Description: CAS Latency<br/>Alternate Register Field: BT Offset=3 Width=1 read-write<br/>[[*]] Description: Burst Type<br/>Alternate Register Field: CL_6_4 Offset=4 Width=3 read-write<br/>[[*]] Description: CAS Latency<br/>Alternate Register Field: TM Offset=7 Width=1 read-write<br/>[[*]] Description: Operating Mode<br/>Alternate Register Field: DR Offset=8 Width=1 read-write<br/>[[*]] Description: DLL Reset<br/>Alternate Register Field: WR_11_9 Offset=9 Width=3 read-write<br/>[[*]] Description: Write Recovery and Read to Recharge<br/>Alternate Register Field: CL_12 Offset=12 Width=1 read-write<br/>[[*]] Description: CAS Latency<br/>Alternate Register Field: WR_13 Offset=13 Width=1 read-write<br/>[[*]] Description: Write Recovery and Read to Precharge<br/>Alternate Register Field: RSVD Offset=14 Width=2 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: RSVD Offset=0 Width=16 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.<br/>Alternate Register Field: RSVD Offset=0 Width=16 read-write<br/>[[*]] Description: Reserved. These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0.<br/>Alternate Register Field: RESERVED_31_16 Offset=16 Width=16 read-only<br/>[[*]] Description: Reserved. Return zeroes on reads.</p>
<p id=foot class=footer></p>
</body>
</html>