// Seed: 770983662
module module_0;
  assign id_1 = (1);
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  generate
    begin : LABEL_0
      always id_0 -= 1'b0;
      assign #(-1) id_0 = (-1);
      assign id_0 = id_1;
    end
    reg id_4;
  endgenerate
  bit id_5;
  tri id_6, id_7;
  always_comb id_4 <= id_7 !== id_7 || -1'b0 ^ -1 - -1 - 1;
  wire id_8;
  integer id_9 (
      .id_0(-1),
      .id_1(id_0),
      .id_2(1 + ~1'd0)
  );
  assign id_5 = id_4;
  module_0 modCall_1 ();
endmodule
