-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_Subsystem1.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_Subsystem1
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/QPSK Rx/Frequency and Time Synchronizer/Phase Ambiguity Estimation and 
-- Correction/Phase Ambiguity Estimator/Subsystem
-- Hierarchy Level: 5
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY QPSK_src_Subsystem1 IS
  PORT( In1                               :   IN    std_logic;
        In2                               :   IN    std_logic;
        validOut                          :   OUT   std_logic
        );
END QPSK_src_Subsystem1;


ARCHITECTURE rtl OF QPSK_src_Subsystem1 IS

  -- Signals
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Logical_Operator1_out1           : std_logic;

BEGIN
  Logical_Operator2_out1 <=  NOT In1;

  Logical_Operator1_out1 <= Logical_Operator2_out1 AND In2;

  validOut <= Logical_Operator1_out1;

END rtl;

