

================================================================
== Vivado HLS Report for 'aes_process_2'
================================================================
* Date:           Sat Dec 18 12:10:37 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.349|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1474|  2501|  1474|  2501|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_mix_columns8_fu_230      |aes_mix_columns8      |   36|   36|   36|   36|   none  |
        |grp_aes_shift_rows_fu_238        |aes_shift_rows        |   19|   58|   19|   58|   none  |
        |grp_aes_substitute_bytes_fu_244  |aes_substitute_bytes  |   18|   18|   18|   18|   none  |
        |grp_aes_get_round_key5_fu_252    |aes_get_round_key5    |   10|   10|   10|   10|   none  |
        |grp_aes_add_round_key_fu_260     |aes_add_round_key     |   18|   18|   18|   18|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 1.1  |     8|     8|          2|          -|          -|     4|    no    |
        |- Loop 2     |  1300|  2288| 100 ~ 176 |          -|          -|    13|    no    |
        |- Loop 3     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 3.1  |     8|     8|          2|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    260|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     776|   2313|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    702|    -|
|Register         |        -|      -|     155|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     931|   3275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_aes_add_round_key_fu_260     |aes_add_round_key     |        0|      0|   55|  199|    0|
    |grp_aes_get_round_key5_fu_252    |aes_get_round_key5    |        0|      0|   51|  254|    0|
    |grp_aes_mix_columns8_fu_230      |aes_mix_columns8      |        0|      0|  168|  884|    0|
    |grp_aes_shift_rows_fu_238        |aes_shift_rows        |        0|      0|  477|  727|    0|
    |grp_aes_substitute_bytes_fu_244  |aes_substitute_bytes  |        0|      0|   25|  249|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                            |                      |        0|      0|  776| 2313|    0|
    +---------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_matrix_V_U  |aes_process_1_staeOg  |        1|  0|   0|    0|    16|   16|     1|          256|
    |round_key_V_U     |aes_process_1_staeOg  |        1|  0|   0|    0|    16|   16|     1|          256|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  0|   0|    0|    32|   32|     2|          512|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_418_p2                |     +    |      0|  0|  15|           6|           6|
    |add_ln180_4_fu_478_p2             |     +    |      0|  0|  13|          11|          11|
    |add_ln180_5_fu_495_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln180_fu_326_p2               |     +    |      0|  0|  15|           6|           6|
    |add_ln700_fu_505_p2               |     +    |      0|  0|  15|           5|           1|
    |column_fu_446_p2                  |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_284_p2                     |     +    |      0|  0|  12|           3|           1|
    |i_V_fu_452_p2                     |     +    |      0|  0|  15|           5|           3|
    |i_fu_429_p2                       |     +    |      0|  0|  13|           4|           1|
    |j_fu_316_p2                       |     +    |      0|  0|  12|           3|           1|
    |ret_V_3_fu_343_p2                 |     +    |      0|  0|  13|           4|           4|
    |round_fu_397_p2                   |     +    |      0|  0|  15|           7|           7|
    |row_fu_468_p2                     |     +    |      0|  0|  12|           3|           1|
    |sub_ln24_fu_387_p2                |     -    |      0|  0|  15|           6|           6|
    |ap_block_state15_on_subcall_done  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_364_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln228_fu_278_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln230_fu_310_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln242_fu_440_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln244_fu_462_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln24_fu_423_p2               |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln30_fu_410_p2               |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state18_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |select_ln26_fu_402_p3             |  select  |      0|  0|   3|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 260|          95|          80|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  121|         26|    1|         26|
    |column_0_i_reg_198                             |    9|          2|    3|          6|
    |expanded_key_V_ce0                             |    9|          2|    1|          2|
    |expanded_key_V_ce1                             |    9|          2|    1|          2|
    |grp_aes_get_round_key5_fu_252_round            |   21|          4|    7|         28|
    |grp_aes_mix_columns8_fu_230_state_matrix_V_q0  |   15|          3|   16|         48|
    |grp_aes_mix_columns8_fu_230_state_matrix_V_q1  |   15|          3|   16|         48|
    |i_0_reg_175                                    |    9|          2|    4|          8|
    |i_op_assign_2_reg_144                          |    9|          2|    3|          6|
    |i_op_assign_reg_155                            |    9|          2|    3|          6|
    |multiplication_V_ce0                           |    9|          2|    1|          2|
    |multiplication_V_ce1                           |    9|          2|    1|          2|
    |p_04_0_i_reg_186                               |    9|          2|    5|         10|
    |p_04_1_i_reg_209                               |    9|          2|    5|         10|
    |round_1_reg_166                                |    9|          2|    6|         12|
    |round_key_V_address0                           |   21|          4|    4|         16|
    |round_key_V_address1                           |   21|          4|    4|         16|
    |round_key_V_ce0                                |   21|          4|    1|          4|
    |round_key_V_ce1                                |   21|          4|    1|          4|
    |round_key_V_d0                                 |   15|          3|   16|         48|
    |round_key_V_d1                                 |   15|          3|   16|         48|
    |round_key_V_we0                                |   15|          3|    1|          3|
    |round_key_V_we1                                |   15|          3|    1|          3|
    |row_0_i_reg_219                                |    9|          2|    3|          6|
    |s_boxes_V_ce0                                  |    9|          2|    1|          2|
    |s_boxes_V_ce1                                  |    9|          2|    1|          2|
    |state_matrix_V_address0                        |   38|          7|    4|         28|
    |state_matrix_V_address1                        |   27|          5|    4|         20|
    |state_matrix_V_ce0                             |   33|          6|    1|          6|
    |state_matrix_V_ce1                             |   27|          5|    1|          5|
    |state_matrix_V_d0                              |   33|          6|   16|         96|
    |state_matrix_V_d1                              |   27|          5|   16|         80|
    |state_matrix_V_we0                             |   33|          6|    1|          6|
    |state_matrix_V_we1                             |   27|          5|    1|          5|
    |text_V_address0                                |   15|          3|   10|         30|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  702|        140|  176|        644|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln16_reg_603                              |   6|   0|    6|          0|
    |add_ln180_4_reg_647                           |  11|   0|   11|          0|
    |add_ln180_reg_573                             |   6|   0|    6|          0|
    |add_ln700_reg_657                             |   5|   0|    5|          0|
    |ap_CS_fsm                                     |  25|   0|   25|          0|
    |column_0_i_reg_198                            |   3|   0|    3|          0|
    |column_reg_624                                |   3|   0|    3|          0|
    |grp_aes_add_round_key_fu_260_ap_start_reg     |   1|   0|    1|          0|
    |grp_aes_get_round_key5_fu_252_ap_start_reg    |   1|   0|    1|          0|
    |grp_aes_mix_columns8_fu_230_ap_start_reg      |   1|   0|    1|          0|
    |grp_aes_shift_rows_fu_238_ap_start_reg        |   1|   0|    1|          0|
    |grp_aes_substitute_bytes_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_175                                   |   4|   0|    4|          0|
    |i_3_reg_544                                   |   3|   0|    3|          0|
    |i_V_reg_629                                   |   5|   0|    5|          0|
    |i_op_assign_2_reg_144                         |   3|   0|    3|          0|
    |i_op_assign_reg_155                           |   3|   0|    3|          0|
    |i_reg_611                                     |   4|   0|    4|          0|
    |icmp_ln30_reg_594                             |   1|   0|    1|          0|
    |j_reg_568                                     |   3|   0|    3|          0|
    |p_04_0_i_reg_186                              |   5|   0|    5|          0|
    |p_04_1_i_reg_209                              |   5|   0|    5|          0|
    |round_1_reg_166                               |   6|   0|    6|          0|
    |round_reg_583                                 |   7|   0|    7|          0|
    |row_0_i_reg_219                               |   3|   0|    3|          0|
    |row_reg_642                                   |   3|   0|    3|          0|
    |select_ln26_reg_588                           |   2|   0|    2|          0|
    |sext_ln16_reg_598                             |   6|   0|    6|          0|
    |sext_ln29_reg_616                             |   7|   0|    7|          0|
    |zext_ln14_reg_559                             |   6|   0|    7|          1|
    |zext_ln180_cast_reg_536                       |   6|   0|   11|          5|
    |zext_ln230_2_reg_549                          |   3|   0|    6|          3|
    |zext_ln230_reg_554                            |   3|   0|    4|          1|
    |zext_ln244_reg_634                            |   3|   0|    6|          3|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 155|   0|  168|         13|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     aes_process.2     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     aes_process.2     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     aes_process.2     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     aes_process.2     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     aes_process.2     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     aes_process.2     | return value |
|text_V_address0            | out |   10|  ap_memory |         text_V        |     array    |
|text_V_ce0                 | out |    1|  ap_memory |         text_V        |     array    |
|text_V_we0                 | out |    1|  ap_memory |         text_V        |     array    |
|text_V_d0                  | out |   16|  ap_memory |         text_V        |     array    |
|text_V_q0                  |  in |   16|  ap_memory |         text_V        |     array    |
|sequence_out_V_offset      |  in |    6|   ap_none  | sequence_out_V_offset |    scalar    |
|initial_round              |  in |    6|   ap_none  |     initial_round     |    scalar    |
|round_factor               |  in |    2|   ap_none  |      round_factor     |    scalar    |
|expanded_key_V_address0    | out |    8|  ap_memory |     expanded_key_V    |     array    |
|expanded_key_V_ce0         | out |    1|  ap_memory |     expanded_key_V    |     array    |
|expanded_key_V_q0          |  in |   16|  ap_memory |     expanded_key_V    |     array    |
|expanded_key_V_address1    | out |    8|  ap_memory |     expanded_key_V    |     array    |
|expanded_key_V_ce1         | out |    1|  ap_memory |     expanded_key_V    |     array    |
|expanded_key_V_q1          |  in |   16|  ap_memory |     expanded_key_V    |     array    |
|s_boxes_V_address0         | out |   10|  ap_memory |       s_boxes_V       |     array    |
|s_boxes_V_ce0              | out |    1|  ap_memory |       s_boxes_V       |     array    |
|s_boxes_V_q0               |  in |    8|  ap_memory |       s_boxes_V       |     array    |
|s_boxes_V_address1         | out |   10|  ap_memory |       s_boxes_V       |     array    |
|s_boxes_V_ce1              | out |    1|  ap_memory |       s_boxes_V       |     array    |
|s_boxes_V_q1               |  in |    8|  ap_memory |       s_boxes_V       |     array    |
|multiplication_V_address0  | out |   12|  ap_memory |    multiplication_V   |     array    |
|multiplication_V_ce0       | out |    1|  ap_memory |    multiplication_V   |     array    |
|multiplication_V_q0        |  in |    8|  ap_memory |    multiplication_V   |     array    |
|multiplication_V_address1  | out |   12|  ap_memory |    multiplication_V   |     array    |
|multiplication_V_ce1       | out |    1|  ap_memory |    multiplication_V   |     array    |
|multiplication_V_q1        |  in |    8|  ap_memory |    multiplication_V   |     array    |
+---------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 23 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%round_factor_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %round_factor)" [AES-XTS/main.cpp:232]   --->   Operation 26 'read' 'round_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%initial_round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %initial_round)" [AES-XTS/main.cpp:232]   --->   Operation 27 'read' 'initial_round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sequence_out_V_offse = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %sequence_out_V_offset)" [AES-XTS/main.cpp:232]   --->   Operation 28 'read' 'sequence_out_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 0)" [AES-XTS/main.cpp:232]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln180_cast = zext i10 %tmp to i11" [AES-XTS/main.cpp:232]   --->   Operation 30 'zext' 'zext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 31 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 32 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit4" [AES-XTS/main.cpp:228]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i3 [ 0, %0 ], [ %i_3, %.loopexit4.loopexit ]"   --->   Operation 34 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln228 = icmp eq i3 %i_op_assign_2, -4" [AES-XTS/main.cpp:228]   --->   Operation 35 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i_op_assign_2, 1" [AES-XTS/main.cpp:228]   --->   Operation 37 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %aes_sequence_to_matrix.2.exit, label %.preheader.preheader.i" [AES-XTS/main.cpp:228]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_2, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln230_2 = zext i5 %tmp_s to i6" [AES-XTS/main.cpp:230]   --->   Operation 40 'zext' 'zext_ln230_2' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i3 %i_op_assign_2 to i4" [AES-XTS/main.cpp:230]   --->   Operation 41 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:230]   --->   Operation 42 'br' <Predicate = (!icmp_ln228)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %initial_round_read to i7" [AES-XTS/main.cpp:14]   --->   Operation 43 'zext' 'zext_ln14' <Predicate = (icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 44 'call' <Predicate = (icmp_ln228)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 45 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln230 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:230]   --->   Operation 46 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 47 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:230]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.loopexit4.loopexit, label %1" [AES-XTS/main.cpp:230]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:232]   --->   Operation 50 'zext' 'zext_ln180' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln230_2" [AES-XTS/main.cpp:232]   --->   Operation 51 'add' 'add_ln180' <Predicate = (!icmp_ln230)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:232]   --->   Operation 52 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 53 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.73ns)   --->   "%ret_V_3 = add i4 %ret_V, %zext_ln230" [AES-XTS/main.cpp:232]   --->   Operation 54 'add' 'ret_V_3' <Predicate = (!icmp_ln230)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 %ret_V_3)" [AES-XTS/main.cpp:232]   --->   Operation 55 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i10 %tmp_5 to i64" [AES-XTS/main.cpp:232]   --->   Operation 56 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_6" [AES-XTS/main.cpp:232]   --->   Operation 57 'getelementptr' 'sequence_out_V_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 58 'load' 'sequence_out_V_load' <Predicate = (!icmp_ln230)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 59 'br' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:232]   --->   Operation 60 'zext' 'zext_ln180_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_12" [AES-XTS/main.cpp:232]   --->   Operation 61 'getelementptr' 'state_matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 62 'load' 'sequence_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (2.32ns)   --->   "store i16 %sequence_out_V_load, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:230]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 66 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 66 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 3.65>
ST_7 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %round_factor_read, 1" [AES-XTS/main.cpp:19]   --->   Operation 68 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %round_factor_read, i4 0)" [AES-XTS/main.cpp:24]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln24_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %round_factor_read, i1 false)" [AES-XTS/main.cpp:24]   --->   Operation 70 'bitconcatenate' 'shl_ln24_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i3 %shl_ln24_1 to i6" [AES-XTS/main.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.82ns)   --->   "%sub_ln24 = sub i6 %shl_ln, %sext_ln24" [AES-XTS/main.cpp:24]   --->   Operation 72 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i6 %sub_ln24 to i7" [AES-XTS/main.cpp:24]   --->   Operation 73 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.82ns)   --->   "%round = add i7 %sext_ln24_1, %zext_ln14" [AES-XTS/main.cpp:16]   --->   Operation 74 'add' 'round' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln19, i2 1, i2 -2" [AES-XTS/main.cpp:26]   --->   Operation 75 'select' 'select_ln26' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln30 = icmp eq i2 %round_factor_read, -1" [AES-XTS/main.cpp:30]   --->   Operation 76 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i2 %round_factor_read to i6" [AES-XTS/main.cpp:16]   --->   Operation 77 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.76ns)   --->   "br label %2" [AES-XTS/main.cpp:24]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.63>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%round_1 = phi i6 [ %initial_round_read, %aes_sequence_to_matrix.2.exit ], [ %add_ln16, %._crit_edge ]" [AES-XTS/main.cpp:232]   --->   Operation 79 'phi' 'round_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %aes_sequence_to_matrix.2.exit ], [ %i, %._crit_edge ]"   --->   Operation 80 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %round_1, %sext_ln16" [AES-XTS/main.cpp:16]   --->   Operation 81 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:24]   --->   Operation 82 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 83 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:24]   --->   Operation 84 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %5, label %3" [AES-XTS/main.cpp:24]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:26]   --->   Operation 86 'call' <Predicate = (!icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i6 %add_ln16 to i7" [AES-XTS/main.cpp:29]   --->   Operation 87 'sext' 'sext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %sext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 88 'call' <Predicate = (!icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:39]   --->   Operation 89 'call' <Predicate = (icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 90 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %round, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 90 'call' <Predicate = (icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:26]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %sext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.72>
ST_10 : Operation 93 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:27]   --->   Operation 93 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:27]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.76>
ST_12 : Operation 95 [2/2] (1.76ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %4, label %._crit_edge" [AES-XTS/main.cpp:30]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.76>
ST_14 : Operation 98 [2/2] (1.76ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %round_key_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:32]   --->   Operation 98 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %round_key_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:32]   --->   Operation 99 'call' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge" [AES-XTS/main.cpp:33]   --->   Operation 100 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.81>
ST_16 : Operation 101 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 101 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [AES-XTS/main.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 104 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:39]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %round, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 2.72>
ST_19 : Operation 106 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:40]   --->   Operation 106 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:40]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 1.81>
ST_21 : Operation 108 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 108 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 10> <Delay = 1.76>
ST_22 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 110 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 11> <Delay = 1.78>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %5 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 111 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %5 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 112 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln242 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 113 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 114 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 115 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %aes_matrix_to_sequence.1.exit, label %6" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 117 'add' 'i_V' <Predicate = (!icmp_ln242)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 118 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (1.76ns)   --->   "br label %7" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 119 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:44]   --->   Operation 120 'ret' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 24 <SV = 12> <Delay = 4.10>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %6 ], [ %add_ln700, %8 ]" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 121 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %6 ], [ %row, %8 ]"   --->   Operation 122 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (1.13ns)   --->   "%icmp_ln244 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 123 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 124 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 125 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.loopexit.loopexit, label %8" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i5 %p_04_1_i to i11" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 127 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.73ns)   --->   "%add_ln180_4 = add i11 %zext_ln180_13, %zext_ln180_cast" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 128 'add' 'add_ln180_4' <Predicate = (!icmp_ln244)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 129 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i5 %tmp_6 to i6" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 130 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln180_5 = add i6 %zext_ln244, %zext_ln180_15" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 131 'add' 'add_ln180_5' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i6 %add_ln180_5 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 132 'zext' 'zext_ln180_16' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_11 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_16" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 133 'getelementptr' 'state_matrix_V_addr_11' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 134 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_11, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 134 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_24 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 135 'add' 'add_ln700' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 136 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 5.57>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i11 %add_ln180_4 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 137 'zext' 'zext_ln180_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%sequence_out_V_addr_1 = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_14" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 138 'getelementptr' 'sequence_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_11, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 139 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 140 [1/1] (3.25ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr_1, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "br label %7" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sequence_out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initial_round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ round_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_factor_read      (read             ) [ 00111111111111111111100000]
initial_round_read     (read             ) [ 00111111111111111100000000]
sequence_out_V_offse   (read             ) [ 00111000000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_cast        (zext             ) [ 00111111111111111111111111]
state_matrix_V         (alloca           ) [ 00111111111111111111111111]
round_key_V            (alloca           ) [ 00111111111111111111111000]
br_ln228               (br               ) [ 01111000000000000000000000]
i_op_assign_2          (phi              ) [ 00100000000000000000000000]
icmp_ln228             (icmp             ) [ 00111000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000]
i_3                    (add              ) [ 01111000000000000000000000]
br_ln228               (br               ) [ 00000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln230_2           (zext             ) [ 00011000000000000000000000]
zext_ln230             (zext             ) [ 00011000000000000000000000]
br_ln230               (br               ) [ 00111000000000000000000000]
zext_ln14              (zext             ) [ 00000111000000000000000000]
i_op_assign            (phi              ) [ 00010000000000000000000000]
icmp_ln230             (icmp             ) [ 00111000000000000000000000]
empty_19               (speclooptripcount) [ 00000000000000000000000000]
j                      (add              ) [ 00111000000000000000000000]
br_ln230               (br               ) [ 00000000000000000000000000]
zext_ln180             (zext             ) [ 00000000000000000000000000]
add_ln180              (add              ) [ 00001000000000000000000000]
trunc_ln1352           (trunc            ) [ 00000000000000000000000000]
ret_V                  (bitconcatenate   ) [ 00000000000000000000000000]
ret_V_3                (add              ) [ 00000000000000000000000000]
tmp_5                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_6           (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr    (getelementptr    ) [ 00001000000000000000000000]
br_ln0                 (br               ) [ 01111000000000000000000000]
zext_ln180_12          (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr    (getelementptr    ) [ 00000000000000000000000000]
sequence_out_V_load    (load             ) [ 00000000000000000000000000]
store_ln232            (store            ) [ 00000000000000000000000000]
br_ln230               (br               ) [ 00111000000000000000000000]
call_ln14              (call             ) [ 00000000000000000000000000]
call_ln15              (call             ) [ 00000000000000000000000000]
icmp_ln19              (icmp             ) [ 00000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000]
shl_ln24_1             (bitconcatenate   ) [ 00000000000000000000000000]
sext_ln24              (sext             ) [ 00000000000000000000000000]
sub_ln24               (sub              ) [ 00000000000000000000000000]
sext_ln24_1            (sext             ) [ 00000000000000000000000000]
round                  (add              ) [ 00000000111111111110000000]
select_ln26            (select           ) [ 00000000111111111110000000]
icmp_ln30              (icmp             ) [ 00000000111111111100000000]
sext_ln16              (sext             ) [ 00000000111111111100000000]
br_ln24                (br               ) [ 00000001111111111100000000]
round_1                (phi              ) [ 00000000100000000000000000]
i_0                    (phi              ) [ 00000000100000000000000000]
add_ln16               (add              ) [ 00000001111111111100000000]
icmp_ln24              (icmp             ) [ 00000000111111111100000000]
empty_20               (speclooptripcount) [ 00000000000000000000000000]
i                      (add              ) [ 00000001111111111100000000]
br_ln24                (br               ) [ 00000000000000000000000000]
sext_ln29              (sext             ) [ 00000000010000000000000000]
call_ln26              (call             ) [ 00000000000000000000000000]
call_ln29              (call             ) [ 00000000000000000000000000]
call_ln27              (call             ) [ 00000000000000000000000000]
call_ln28              (call             ) [ 00000000000000000000000000]
br_ln30                (br               ) [ 00000000000000000000000000]
call_ln32              (call             ) [ 00000000000000000000000000]
br_ln33                (br               ) [ 00000000000000000000000000]
call_ln35              (call             ) [ 00000000000000000000000000]
br_ln24                (br               ) [ 00000001111111111100000000]
call_ln39              (call             ) [ 00000000000000000000000000]
call_ln41              (call             ) [ 00000000000000000000000000]
call_ln40              (call             ) [ 00000000000000000000000000]
call_ln42              (call             ) [ 00000000000000000000000000]
br_ln242               (br               ) [ 00000000000000000000001111]
p_04_0_i               (phi              ) [ 00000000000000000000000111]
column_0_i             (phi              ) [ 00000000000000000000000100]
icmp_ln242             (icmp             ) [ 00000000000000000000000111]
empty_21               (speclooptripcount) [ 00000000000000000000000000]
column                 (add              ) [ 00000000000000000000001111]
br_ln242               (br               ) [ 00000000000000000000000000]
i_V                    (add              ) [ 00000000000000000000001111]
zext_ln244             (zext             ) [ 00000000000000000000000011]
br_ln244               (br               ) [ 00000000000000000000000111]
ret_ln44               (ret              ) [ 00000000000000000000000000]
p_04_1_i               (phi              ) [ 00000000000000000000000010]
row_0_i                (phi              ) [ 00000000000000000000000010]
icmp_ln244             (icmp             ) [ 00000000000000000000000111]
empty_22               (speclooptripcount) [ 00000000000000000000000000]
row                    (add              ) [ 00000000000000000000000111]
br_ln244               (br               ) [ 00000000000000000000000000]
zext_ln180_13          (zext             ) [ 00000000000000000000000000]
add_ln180_4            (add              ) [ 00000000000000000000000001]
tmp_6                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_15          (zext             ) [ 00000000000000000000000000]
add_ln180_5            (add              ) [ 00000000000000000000000000]
zext_ln180_16          (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr_11 (getelementptr    ) [ 00000000000000000000000001]
add_ln700              (add              ) [ 00000000000000000000000111]
br_ln0                 (br               ) [ 00000000000000000000001111]
zext_ln180_14          (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr_1  (getelementptr    ) [ 00000000000000000000000000]
state_matrix_V_load    (load             ) [ 00000000000000000000000000]
store_ln246            (store            ) [ 00000000000000000000000000]
br_ln244               (br               ) [ 00000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sequence_out_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="initial_round">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_round"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="round_factor">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_factor"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="expanded_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_boxes_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="multiplication_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="state_matrix_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="round_key_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="round_factor_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_factor_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="initial_round_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_round_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sequence_out_V_offse_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_out_V_offse/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sequence_out_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sequence_out_V_load/3 store_ln246/25 "/>
</bind>
</comp>

<comp id="115" class="1004" name="state_matrix_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln232/4 state_matrix_V_load/24 "/>
</bind>
</comp>

<comp id="128" class="1004" name="state_matrix_V_addr_11_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_11/24 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sequence_out_V_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr_1/25 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_op_assign_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_op_assign_2_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_op_assign_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="1"/>
<pin id="157" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_op_assign_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="round_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="round_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="round_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="5"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_1/8 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_04_0_i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_04_0_i_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/23 "/>
</bind>
</comp>

<comp id="198" class="1005" name="column_0_i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="1"/>
<pin id="200" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="column_0_i_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/23 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_04_1_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_04_1_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/24 "/>
</bind>
</comp>

<comp id="219" class="1005" name="row_0_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="row_0_i_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/24 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_aes_mix_columns8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="5"/>
<pin id="234" dir="0" index="3" bw="8" slack="0"/>
<pin id="235" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/12 call_ln32/14 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_aes_shift_rows_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="2" slack="7"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/10 call_ln40/19 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_aes_substitute_bytes_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="8" slack="0"/>
<pin id="248" dir="0" index="3" bw="2" slack="1"/>
<pin id="249" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/8 call_ln39/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_aes_get_round_key5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 call_ln29/8 call_ln41/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_aes_add_round_key_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/6 call_ln35/16 call_ln42/21 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln180_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln228_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln230_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230_2/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln230_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln14_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln230_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="j_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln180_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln180_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="1"/>
<pin id="329" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln1352_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ret_V_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="1"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="2"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln180_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln180_12_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_12/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln19_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="4"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="shl_ln_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="4"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln24_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="4"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24_1/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln24_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln24_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln24_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="round_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="3"/>
<pin id="400" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="round/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln26_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="0" index="2" bw="2" slack="0"/>
<pin id="406" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln30_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="4"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sext_ln16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="4"/>
<pin id="417" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln16_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="1"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln24_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln29_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln242_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/23 "/>
</bind>
</comp>

<comp id="446" class="1004" name="column_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/23 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/23 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln244_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/23 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln244_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/24 "/>
</bind>
</comp>

<comp id="468" class="1004" name="row_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/24 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln180_13_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_13/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln180_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="10" slack="12"/>
<pin id="481" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_4/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/24 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln180_15_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_15/24 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln180_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/24 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln180_16_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_16/24 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln700_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/24 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln180_14_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_14/25 "/>
</bind>
</comp>

<comp id="515" class="1005" name="round_factor_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="4"/>
<pin id="517" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="round_factor_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="initial_round_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="initial_round_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="sequence_out_V_offse_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="2"/>
<pin id="533" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sequence_out_V_offse "/>
</bind>
</comp>

<comp id="536" class="1005" name="zext_ln180_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="12"/>
<pin id="538" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln180_cast "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_3_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="zext_ln230_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="1"/>
<pin id="551" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230_2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="zext_ln230_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="1"/>
<pin id="556" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230 "/>
</bind>
</comp>

<comp id="559" class="1005" name="zext_ln14_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="1"/>
<pin id="561" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="568" class="1005" name="j_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="573" class="1005" name="add_ln180_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="1"/>
<pin id="575" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sequence_out_V_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="1"/>
<pin id="580" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sequence_out_V_addr "/>
</bind>
</comp>

<comp id="583" class="1005" name="round_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="1"/>
<pin id="585" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="round "/>
</bind>
</comp>

<comp id="588" class="1005" name="select_ln26_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="1"/>
<pin id="590" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln30_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="6"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sext_ln16_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="1"/>
<pin id="600" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln16_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="611" class="1005" name="i_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="616" class="1005" name="sext_ln29_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="1"/>
<pin id="618" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="624" class="1005" name="column_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="629" class="1005" name="i_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="634" class="1005" name="zext_ln244_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="1"/>
<pin id="636" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln244 "/>
</bind>
</comp>

<comp id="642" class="1005" name="row_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln180_4_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_4 "/>
</bind>
</comp>

<comp id="652" class="1005" name="state_matrix_V_addr_11_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="4" slack="1"/>
<pin id="654" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_11 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln700_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="0"/>
<pin id="659" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="109" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="121" pin="3"/><net_sink comp="109" pin=1"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="218"><net_src comp="186" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="96" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="148" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="148" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="148" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="148" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="314"><net_src comp="159" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="159" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="159" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="159" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="48" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="369" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="364" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="56" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="169" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="179" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="179" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="418" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="444"><net_src comp="202" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="202" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="190" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="202" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="223" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="223" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="212" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="34" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="223" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="36" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="509"><net_src comp="212" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="518"><net_src comp="84" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="528"><net_src comp="90" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="534"><net_src comp="96" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="539"><net_src comp="274" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="547"><net_src comp="284" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="552"><net_src comp="298" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="557"><net_src comp="302" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="562"><net_src comp="306" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="571"><net_src comp="316" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="576"><net_src comp="326" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="581"><net_src comp="102" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="586"><net_src comp="397" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="591"><net_src comp="402" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="597"><net_src comp="410" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="415" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="606"><net_src comp="418" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="614"><net_src comp="429" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="619"><net_src comp="435" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="627"><net_src comp="446" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="632"><net_src comp="452" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="637"><net_src comp="458" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="645"><net_src comp="468" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="650"><net_src comp="478" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="655"><net_src comp="128" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="660"><net_src comp="505" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: text_V | {25 }
	Port: expanded_key_V | {}
	Port: s_boxes_V | {}
	Port: multiplication_V | {}
 - Input state : 
	Port: aes_process.2 : text_V | {3 4 }
	Port: aes_process.2 : sequence_out_V_offset | {1 }
	Port: aes_process.2 : initial_round | {1 }
	Port: aes_process.2 : round_factor | {1 }
	Port: aes_process.2 : expanded_key_V | {2 5 8 9 18 }
	Port: aes_process.2 : s_boxes_V | {8 9 18 }
	Port: aes_process.2 : multiplication_V | {12 13 14 15 }
  - Chain level:
	State 1
		zext_ln180_cast : 1
	State 2
		icmp_ln228 : 1
		i_3 : 1
		br_ln228 : 2
		tmp_s : 1
		zext_ln230_2 : 2
		zext_ln230 : 1
		call_ln14 : 1
	State 3
		icmp_ln230 : 1
		j : 1
		br_ln230 : 2
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln1352 : 1
		ret_V : 2
		ret_V_3 : 3
		tmp_5 : 4
		zext_ln180_6 : 5
		sequence_out_V_addr : 6
		sequence_out_V_load : 7
	State 4
		state_matrix_V_addr : 1
		store_ln232 : 2
	State 5
	State 6
	State 7
		sext_ln24 : 1
		sub_ln24 : 2
		sext_ln24_1 : 3
		round : 4
		select_ln26 : 1
	State 8
		add_ln16 : 1
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		sext_ln29 : 2
		call_ln29 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln242 : 1
		column : 1
		br_ln242 : 2
		i_V : 1
		zext_ln244 : 1
	State 24
		icmp_ln244 : 1
		row : 1
		br_ln244 : 2
		zext_ln180_13 : 1
		add_ln180_4 : 2
		tmp_6 : 1
		zext_ln180_15 : 2
		add_ln180_5 : 3
		zext_ln180_16 : 4
		state_matrix_V_addr_11 : 5
		state_matrix_V_load : 6
		add_ln700 : 1
	State 25
		sequence_out_V_addr_1 : 1
		store_ln246 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |   grp_aes_mix_columns8_fu_230   | 11.7942 |   348   |   840   |
|          |    grp_aes_shift_rows_fu_238    | 21.5519 |   620   |   351   |
|   call   | grp_aes_substitute_bytes_fu_244 |  10.98  |    78   |   175   |
|          |  grp_aes_get_round_key5_fu_252  |  7.259  |    89   |   156   |
|          |   grp_aes_add_round_key_fu_260  |  7.442  |    75   |   137   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_3_fu_284           |    0    |    0    |    12   |
|          |             j_fu_316            |    0    |    0    |    12   |
|          |         add_ln180_fu_326        |    0    |    0    |    15   |
|          |          ret_V_3_fu_343         |    0    |    0    |    13   |
|          |           round_fu_397          |    0    |    0    |    15   |
|          |         add_ln16_fu_418         |    0    |    0    |    15   |
|    add   |             i_fu_429            |    0    |    0    |    13   |
|          |          column_fu_446          |    0    |    0    |    12   |
|          |            i_V_fu_452           |    0    |    0    |    15   |
|          |            row_fu_468           |    0    |    0    |    12   |
|          |        add_ln180_4_fu_478       |    0    |    0    |    14   |
|          |        add_ln180_5_fu_495       |    0    |    0    |    15   |
|          |         add_ln700_fu_505        |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln228_fu_278        |    0    |    0    |    9    |
|          |        icmp_ln230_fu_310        |    0    |    0    |    9    |
|          |         icmp_ln19_fu_364        |    0    |    0    |    8    |
|   icmp   |         icmp_ln30_fu_410        |    0    |    0    |    8    |
|          |         icmp_ln24_fu_423        |    0    |    0    |    9    |
|          |        icmp_ln242_fu_440        |    0    |    0    |    9    |
|          |        icmp_ln244_fu_462        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    sub   |         sub_ln24_fu_387         |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|  select  |        select_ln26_fu_402       |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |   round_factor_read_read_fu_84  |    0    |    0    |    0    |
|   read   |  initial_round_read_read_fu_90  |    0    |    0    |    0    |
|          | sequence_out_V_offse_read_fu_96 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_266           |    0    |    0    |    0    |
|          |           tmp_s_fu_290          |    0    |    0    |    0    |
|          |           ret_V_fu_335          |    0    |    0    |    0    |
|bitconcatenate|           tmp_5_fu_348          |    0    |    0    |    0    |
|          |          shl_ln_fu_369          |    0    |    0    |    0    |
|          |        shl_ln24_1_fu_376        |    0    |    0    |    0    |
|          |           tmp_6_fu_483          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      zext_ln180_cast_fu_274     |    0    |    0    |    0    |
|          |       zext_ln230_2_fu_298       |    0    |    0    |    0    |
|          |        zext_ln230_fu_302        |    0    |    0    |    0    |
|          |         zext_ln14_fu_306        |    0    |    0    |    0    |
|          |        zext_ln180_fu_322        |    0    |    0    |    0    |
|   zext   |       zext_ln180_6_fu_355       |    0    |    0    |    0    |
|          |       zext_ln180_12_fu_360      |    0    |    0    |    0    |
|          |        zext_ln244_fu_458        |    0    |    0    |    0    |
|          |       zext_ln180_13_fu_474      |    0    |    0    |    0    |
|          |       zext_ln180_15_fu_491      |    0    |    0    |    0    |
|          |       zext_ln180_16_fu_500      |    0    |    0    |    0    |
|          |       zext_ln180_14_fu_511      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln1352_fu_331       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         sext_ln24_fu_383        |    0    |    0    |    0    |
|   sext   |        sext_ln24_1_fu_393       |    0    |    0    |    0    |
|          |         sext_ln16_fu_415        |    0    |    0    |    0    |
|          |         sext_ln29_fu_435        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 59.0271 |   1210  |   1915  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    1   |    0   |    0   |    0   |
|state_matrix_V|    1   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    2   |    0   |    0   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln16_reg_603       |    6   |
|      add_ln180_4_reg_647     |   11   |
|       add_ln180_reg_573      |    6   |
|       add_ln700_reg_657      |    5   |
|      column_0_i_reg_198      |    3   |
|        column_reg_624        |    3   |
|          i_0_reg_175         |    4   |
|          i_3_reg_544         |    3   |
|          i_V_reg_629         |    5   |
|     i_op_assign_2_reg_144    |    3   |
|      i_op_assign_reg_155     |    3   |
|           i_reg_611          |    4   |
|       icmp_ln30_reg_594      |    1   |
|  initial_round_read_reg_525  |    6   |
|           j_reg_568          |    3   |
|       p_04_0_i_reg_186       |    5   |
|       p_04_1_i_reg_209       |    5   |
|        round_1_reg_166       |    6   |
|   round_factor_read_reg_515  |    2   |
|         round_reg_583        |    7   |
|        row_0_i_reg_219       |    3   |
|          row_reg_642         |    3   |
|      select_ln26_reg_588     |    2   |
|  sequence_out_V_addr_reg_578 |   10   |
| sequence_out_V_offse_reg_531 |    6   |
|       sext_ln16_reg_598      |    6   |
|       sext_ln29_reg_616      |    7   |
|state_matrix_V_addr_11_reg_652|    4   |
|       zext_ln14_reg_559      |    7   |
|    zext_ln180_cast_reg_536   |   11   |
|     zext_ln230_2_reg_549     |    6   |
|      zext_ln230_reg_554      |    4   |
|      zext_ln244_reg_634      |    6   |
+------------------------------+--------+
|             Total            |   166  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_109       |  p0  |   3  |  10  |   30   ||    15   |
|       grp_access_fu_121       |  p0  |   3  |   4  |   12   ||    15   |
|        p_04_0_i_reg_186       |  p0  |   2  |   5  |   10   ||    9    |
| grp_aes_get_round_key5_fu_252 |  p1  |   5  |   7  |   35   ||    27   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   87   || 7.30475 ||    66   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   59   |  1210  |  1915  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   66   |    -   |
|  Register |    -   |    -   |   166  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   66   |  1376  |  1981  |    0   |
+-----------+--------+--------+--------+--------+--------+
