#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 24 10:47:44 2022
# Process ID: 19416
# Current directory: D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.runs/synth_1
# Command line: vivado.exe -log axi_stream_loop_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_loop_v1_0.tcl
# Log file: D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.runs/synth_1/axi_stream_loop_v1_0.vds
# Journal file: D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_stream_loop_v1_0.tcl -notrace
Command: synth_design -top axi_stream_loop_v1_0 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25344 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v1_0_M_AXI with formal parameter declaration list [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v1_0_S_AXI with formal parameter declaration list [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 443.637 ; gain = 110.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v1_0' [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0.v:4]
	Parameter C_S_AXI_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_START_COUNT bound to: 32 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v1_0_S_AXI' [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:45]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v1_0_S_AXI' (1#1) [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_S_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v1_0_M_AXI' [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:111]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:50]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v1_0_M_AXI' (2#1) [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0_M_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v1_0' (3#1) [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/sources_1/new/axi_stream_loop_v1_0.v:4]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0_S_AXI has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0_S_AXI has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0_S_AXI has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0_S_AXI has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port m_axi_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 476.992 ; gain = 143.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 476.992 ; gain = 143.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 476.992 ; gain = 143.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.srcs/constrs_1/new/clock.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 835.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.480 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 835.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 835.480 ; gain = 502.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 835.480 ; gain = 502.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 835.480 ; gain = 502.270
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axi_stream_loop_v1_0_M_AXI'
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
             SEND_STREAM |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axi_stream_loop_v1_0_M_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 835.480 ; gain = 502.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_loop_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module axi_stream_loop_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_loop_v1_0_M_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "axi_stream_loop_v1_0_M_AXI_inst/tx_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design axi_stream_loop_v1_0 has port m_axi_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v1_0 has port m_axi_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v1_0 has port m_axi_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v1_0 has port m_axi_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port s_axi_tstrb[3]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port s_axi_tstrb[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port s_axi_tstrb[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port s_axi_tstrb[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v1_0 has unconnected port m_axi_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 835.480 ; gain = 502.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 836.473 ; gain = 503.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 846.023 ; gain = 512.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT3   |     2|
|5     |LUT4   |     4|
|6     |LUT5   |     1|
|7     |LUT6   |     2|
|8     |FDRE   |    39|
|9     |IBUF   |    39|
|10    |OBUF   |    39|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           |   139|
|2     |  axi_stream_loop_v1_0_M_AXI_inst |axi_stream_loop_v1_0_M_AXI |    46|
|3     |  axi_stream_loop_v1_0_S_AXI_inst |axi_stream_loop_v1_0_S_AXI |    13|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 846.555 ; gain = 154.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 846.555 ; gain = 513.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 858.480 ; gain = 538.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoCode/AXI_Stream_DMA/stream_ip_tbprj/axi_stream_tbprj/axi_stream_tbprj.runs/synth_1/axi_stream_loop_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_loop_v1_0_utilization_synth.rpt -pb axi_stream_loop_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 10:48:05 2022...
