

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_109_15'
================================================================
* Date:           Tue Apr  1 22:29:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20|  0.200 us|  0.200 us|   20|   20|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_15  |       18|       18|        16|          1|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pf = alloca i32 1"   --->   Operation 19 'alloca' 'pf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 20 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln119_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln119_cast"   --->   Operation 21 'read' 'trunc_ln119_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln83"   --->   Operation 22 'read' 'zext_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 23 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub93_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub93"   --->   Operation 24 'read' 'sub93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 25 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %biases"   --->   Operation 26 'read' 'biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numFilters"   --->   Operation 27 'read' 'numFilters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%iFilterBase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iFilterBase"   --->   Operation 28 'read' 'iFilterBase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_0_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_7_reload"   --->   Operation 29 'read' 'acc_0_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_1_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_7_reload"   --->   Operation 30 'read' 'acc_1_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_2_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_7_reload"   --->   Operation 31 'read' 'acc_2_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_3_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_7_reload"   --->   Operation 32 'read' 'acc_3_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln119_cast_cast = zext i32 %trunc_ln119_cast_read"   --->   Operation 33 'zext' 'trunc_ln119_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln83_cast = zext i32 %zext_ln83_read"   --->   Operation 34 'zext' 'zext_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 200000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_7_reload_read, i32 %acc_3_9_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_7_reload_read, i32 %acc_2_9_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_7_reload_read, i32 %acc_1_9_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_7_reload_read, i32 %acc_0_8_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %pf"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body163"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pf_1 = load i3 %pf" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 42 'load' 'pf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln109 = icmp_eq  i3 %pf_1, i3 4" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 45 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln109 = add i3 %pf_1, i3 1" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 47 'add' 'add_ln109' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.body163.split, void %for.inc202.exitStub" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 48 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 49 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i3 %pf_1" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 50 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %iFilterBase_read, i32 2, i32 31" [HLS_Optimized/conv2d.cpp:111]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_1, i2 %trunc_ln110" [HLS_Optimized/conv2d.cpp:111]   --->   Operation 52 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln111 = icmp_ult  i32 %add_ln, i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:111]   --->   Operation 53 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln109)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc198, void %if.end168_ifconv" [HLS_Optimized/conv2d.cpp:111]   --->   Operation 54 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i30.i2.i2, i30 %tmp_1, i2 %trunc_ln110, i2 0" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i34 %shl_ln1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 56 'zext' 'zext_ln113' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln113 = add i64 %zext_ln113, i64 %biases_read" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 57 'add' 'add_ln113' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln113, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 58 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i62 %trunc_ln8" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 59 'sext' 'sext_ln113' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln113" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 60 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln119 = mul i32 %sub93_read, i32 %add_ln" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 61 'mul' 'mul_ln119' <Predicate = (!icmp_ln109 & icmp_ln111)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln109 = store i3 %add_ln109, i3 %pf" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 62 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body163" [HLS_Optimized/conv2d.cpp:109]   --->   Operation 63 'br' 'br_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 64 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 65 [1/2] (6.91ns)   --->   "%mul_ln119 = mul i32 %sub93_read, i32 %add_ln" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 65 'mul' 'mul_ln119' <Predicate = (icmp_ln111)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 66 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 67 [2/2] (6.91ns)   --->   "%mul_ln119_1 = mul i32 %mul_ln119, i32 %sub_read" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 67 'mul' 'mul_ln119_1' <Predicate = (icmp_ln111)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%mul_ln119_1 = mul i32 %mul_ln119, i32 %sub_read" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 69 'mul' 'mul_ln119_1' <Predicate = (icmp_ln111)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 70 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i32 %mul_ln119_1" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 71 'zext' 'zext_ln119' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln119 = add i33 %zext_ln83_cast, i33 %zext_ln119" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 72 'add' 'add_ln119' <Predicate = (icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i33 %add_ln119" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 73 'zext' 'zext_ln119_1' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%add_ln119_1 = add i34 %zext_ln119_1, i34 %trunc_ln119_cast_cast" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 74 'add' 'add_ln119_1' <Predicate = (icmp_ln111)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 75 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln119_1, i2 0" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 76 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i36 %shl_ln2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 77 'zext' 'zext_ln119_2' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.52ns)   --->   "%add_ln119_2 = add i64 %zext_ln119_2, i64 %output_r_read" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 78 'add' 'add_ln119_2' <Predicate = (icmp_ln111)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln119_2, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 79 'partselect' 'trunc_ln9' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i62 %trunc_ln9" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 80 'sext' 'sext_ln119' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln119" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 81 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 82 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 84 'read' 'gmem_addr_read' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%acc_0_8_out_load = load i32 %acc_0_8_out"   --->   Operation 85 'load' 'acc_0_8_out_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%acc_1_9_out_load = load i32 %acc_1_9_out"   --->   Operation 86 'load' 'acc_1_9_out_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%acc_2_9_out_load = load i32 %acc_2_9_out"   --->   Operation 87 'load' 'acc_2_9_out_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%acc_3_9_out_load = load i32 %acc_3_9_out"   --->   Operation 88 'load' 'acc_3_9_out_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %acc_0_8_out_load, i32 %acc_1_9_out_load, i32 %acc_2_9_out_load, i32 %acc_3_9_out_load, i2 %trunc_ln110" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 89 'mux' 'tmp_2' <Predicate = (icmp_ln111)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln113_1 = add i32 %gmem_addr_read, i32 %tmp_2" [HLS_Optimized/conv2d.cpp:113]   --->   Operation 90 'add' 'add_ln113_1' <Predicate = (icmp_ln111)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node acc_3_7)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln113_1, i32 31" [HLS_Optimized/conv2d.cpp:115]   --->   Operation 91 'bitselect' 'tmp' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node acc_3_7)   --->   "%and_ln115 = and i1 %tobool_read, i1 %tmp" [HLS_Optimized/conv2d.cpp:115]   --->   Operation 92 'and' 'and_ln115' <Predicate = (icmp_ln111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_3_7 = select i1 %and_ln115, i32 0, i32 %add_ln113_1" [HLS_Optimized/conv2d.cpp:115]   --->   Operation 93 'select' 'acc_3_7' <Predicate = (icmp_ln111)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.95ns)   --->   "%sel_tmp = icmp_eq  i2 %trunc_ln110, i2 0" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 94 'icmp' 'sel_tmp' <Predicate = (icmp_ln111)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.95ns)   --->   "%sel_tmp6 = icmp_eq  i2 %trunc_ln110, i2 1" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 95 'icmp' 'sel_tmp6' <Predicate = (icmp_ln111)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.95ns)   --->   "%sel_tmp7 = icmp_eq  i2 %trunc_ln110, i2 2" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 96 'icmp' 'sel_tmp7' <Predicate = (icmp_ln111)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node acc_3)   --->   "%tmp19 = or i1 %sel_tmp6, i1 %sel_tmp7" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 97 'or' 'tmp19' <Predicate = (icmp_ln111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node acc_3)   --->   "%sel_tmp9 = or i1 %tmp19, i1 %sel_tmp" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 98 'or' 'sel_tmp9' <Predicate = (icmp_ln111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_3 = select i1 %sel_tmp9, i32 %acc_3_9_out_load, i32 %acc_3_7" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 99 'select' 'acc_3' <Predicate = (icmp_ln111)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.69ns)   --->   "%acc_3_4 = select i1 %sel_tmp7, i32 %acc_3_7, i32 %acc_2_9_out_load" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 100 'select' 'acc_3_4' <Predicate = (icmp_ln111)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.69ns)   --->   "%acc_3_5 = select i1 %sel_tmp6, i32 %acc_3_7, i32 %acc_1_9_out_load" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 101 'select' 'acc_3_5' <Predicate = (icmp_ln111)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.69ns)   --->   "%acc_3_6 = select i1 %sel_tmp, i32 %acc_3_7, i32 %acc_0_8_out_load" [HLS_Optimized/conv2d.cpp:110]   --->   Operation 102 'select' 'acc_3_6' <Predicate = (icmp_ln111)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 103 'writereq' 'gmem_addr_3_req' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [1/1] (7.30ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %acc_3_7, i4 15" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 104 'write' 'write_ln119' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %acc_3, i32 %acc_3_9_out" [HLS_Optimized/conv2d.cpp:120]   --->   Operation 105 'store' 'store_ln120' <Predicate = (icmp_ln111)> <Delay = 1.58>
ST_11 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %acc_3_4, i32 %acc_2_9_out" [HLS_Optimized/conv2d.cpp:120]   --->   Operation 106 'store' 'store_ln120' <Predicate = (icmp_ln111)> <Delay = 1.58>
ST_11 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %acc_3_5, i32 %acc_1_9_out" [HLS_Optimized/conv2d.cpp:120]   --->   Operation 107 'store' 'store_ln120' <Predicate = (icmp_ln111)> <Delay = 1.58>
ST_11 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %acc_3_6, i32 %acc_0_8_out" [HLS_Optimized/conv2d.cpp:120]   --->   Operation 108 'store' 'store_ln120' <Predicate = (icmp_ln111)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 109 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 110 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 110 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 111 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 111 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 112 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 112 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 113 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2" [HLS_Optimized/conv2d.cpp:119]   --->   Operation 113 'writeresp' 'gmem_addr_3_resp' <Predicate = (icmp_ln111)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc198" [HLS_Optimized/conv2d.cpp:120]   --->   Operation 114 'br' 'br_ln120' <Predicate = (icmp_ln111)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_3_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_2_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_1_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_0_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ iFilterBase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub93]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln119_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_3_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ acc_2_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ acc_1_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ acc_0_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pf                    (alloca           ) [ 01000000000000000]
output_r_read         (read             ) [ 01111110000000000]
trunc_ln119_cast_read (read             ) [ 00000000000000000]
zext_ln83_read        (read             ) [ 00000000000000000]
sub_read              (read             ) [ 01111000000000000]
sub93_read            (read             ) [ 01100000000000000]
tobool_read           (read             ) [ 01111111111000000]
biases_read           (read             ) [ 00000000000000000]
numFilters_read       (read             ) [ 00000000000000000]
iFilterBase_read      (read             ) [ 00000000000000000]
acc_0_7_reload_read   (read             ) [ 00000000000000000]
acc_1_7_reload_read   (read             ) [ 00000000000000000]
acc_2_7_reload_read   (read             ) [ 00000000000000000]
acc_3_7_reload_read   (read             ) [ 00000000000000000]
trunc_ln119_cast_cast (zext             ) [ 01111100000000000]
zext_ln83_cast        (zext             ) [ 01111100000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
pf_1                  (load             ) [ 00000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000]
icmp_ln109            (icmp             ) [ 01111111111111110]
empty                 (speclooptripcount) [ 00000000000000000]
add_ln109             (add              ) [ 00000000000000000]
br_ln109              (br               ) [ 00000000000000000]
specloopname_ln109    (specloopname     ) [ 00000000000000000]
trunc_ln110           (trunc            ) [ 01111111111000000]
tmp_1                 (partselect       ) [ 00000000000000000]
add_ln                (bitconcatenate   ) [ 01100000000000000]
icmp_ln111            (icmp             ) [ 01111111111111111]
br_ln111              (br               ) [ 00000000000000000]
shl_ln1               (bitconcatenate   ) [ 00000000000000000]
zext_ln113            (zext             ) [ 00000000000000000]
add_ln113             (add              ) [ 00000000000000000]
trunc_ln8             (partselect       ) [ 00000000000000000]
sext_ln113            (sext             ) [ 00000000000000000]
gmem_addr             (getelementptr    ) [ 01111111110000000]
store_ln109           (store            ) [ 00000000000000000]
br_ln109              (br               ) [ 00000000000000000]
mul_ln119             (mul              ) [ 01011000000000000]
mul_ln119_1           (mul              ) [ 01000100000000000]
zext_ln119            (zext             ) [ 00000000000000000]
add_ln119             (add              ) [ 00000000000000000]
zext_ln119_1          (zext             ) [ 00000000000000000]
add_ln119_1           (add              ) [ 01000010000000000]
shl_ln2               (bitconcatenate   ) [ 00000000000000000]
zext_ln119_2          (zext             ) [ 00000000000000000]
add_ln119_2           (add              ) [ 00000000000000000]
trunc_ln9             (partselect       ) [ 00000000000000000]
sext_ln119            (sext             ) [ 00000000000000000]
gmem_addr_2           (getelementptr    ) [ 01000001111111111]
gmem_load_req         (readreq          ) [ 00000000000000000]
gmem_addr_read        (read             ) [ 01000000001000000]
acc_0_8_out_load      (load             ) [ 00000000000000000]
acc_1_9_out_load      (load             ) [ 00000000000000000]
acc_2_9_out_load      (load             ) [ 00000000000000000]
acc_3_9_out_load      (load             ) [ 00000000000000000]
tmp_2                 (mux              ) [ 00000000000000000]
add_ln113_1           (add              ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000000000000000]
and_ln115             (and              ) [ 00000000000000000]
acc_3_7               (select           ) [ 01000000000100000]
sel_tmp               (icmp             ) [ 00000000000000000]
sel_tmp6              (icmp             ) [ 00000000000000000]
sel_tmp7              (icmp             ) [ 00000000000000000]
tmp19                 (or               ) [ 00000000000000000]
sel_tmp9              (or               ) [ 00000000000000000]
acc_3                 (select           ) [ 01000000000100000]
acc_3_4               (select           ) [ 01000000000100000]
acc_3_5               (select           ) [ 01000000000100000]
acc_3_6               (select           ) [ 01000000000100000]
gmem_addr_3_req       (writereq         ) [ 00000000000000000]
write_ln119           (write            ) [ 00000000000000000]
store_ln120           (store            ) [ 00000000000000000]
store_ln120           (store            ) [ 00000000000000000]
store_ln120           (store            ) [ 00000000000000000]
store_ln120           (store            ) [ 00000000000000000]
gmem_addr_3_resp      (writeresp        ) [ 00000000000000000]
br_ln120              (br               ) [ 00000000000000000]
ret_ln0               (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_3_7_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_7_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_2_7_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_7_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_1_7_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_7_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_0_7_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_7_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iFilterBase">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iFilterBase"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="numFilters">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="biases">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sub93">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub93"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="zext_ln83">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trunc_ln119_cast">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln119_cast"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="acc_3_9_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3_9_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="acc_2_9_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2_9_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_1_9_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1_9_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_0_8_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0_8_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i30.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="pf_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pf/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_r_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln119_cast_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln119_cast_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln83_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln83_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sub_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub93_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub93_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tobool_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="biases_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="numFilters_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="iFilterBase_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iFilterBase_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="acc_0_7_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_0_7_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="acc_1_7_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_1_7_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="acc_2_7_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_2_7_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="acc_3_7_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_3_7_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="gmem_addr_read_read_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="8"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_writeresp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="4"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/10 gmem_addr_3_resp/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln119_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="5"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="1" slack="0"/>
<pin id="226" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln119_cast_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln119_cast_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln83_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln0_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="pf_1_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pf_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln109_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln109_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln110_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="30" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="30" slack="0"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln111_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="shl_ln1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="34" slack="0"/>
<pin id="312" dir="0" index="1" bw="30" slack="0"/>
<pin id="313" dir="0" index="2" bw="2" slack="0"/>
<pin id="314" dir="0" index="3" bw="1" slack="0"/>
<pin id="315" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln113_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="34" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln113_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="34" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="62" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln113_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="62" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="gmem_addr_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="62" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln109_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="2"/>
<pin id="364" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln119_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln119_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="4"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln119_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="33" slack="0"/>
<pin id="375" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln119_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="33" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="4"/>
<pin id="380" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="shl_ln2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="36" slack="0"/>
<pin id="384" dir="0" index="1" bw="34" slack="1"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln119_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="36" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln119_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="36" slack="0"/>
<pin id="395" dir="0" index="1" bw="64" slack="5"/>
<pin id="396" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln9_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln119_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="gmem_addr_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="62" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="acc_0_8_out_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_8_out_load/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_1_9_out_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_9_out_load/10 "/>
</bind>
</comp>

<comp id="426" class="1004" name="acc_2_9_out_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_9_out_load/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="acc_3_9_out_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_9_out_load/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="0" index="3" bw="32" slack="0"/>
<pin id="439" dir="0" index="4" bw="32" slack="0"/>
<pin id="440" dir="0" index="5" bw="2" slack="9"/>
<pin id="441" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln113_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln115_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="9"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="acc_3_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_7/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sel_tmp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="9"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="9"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sel_tmp7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="9"/>
<pin id="485" dir="0" index="1" bw="2" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp19_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp19/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sel_tmp9_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp9/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="acc_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="acc_3_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_4/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="acc_3_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="32" slack="0"/>
<pin id="520" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_5/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="acc_3_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_3_6/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln120_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln120_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln120_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/11 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln120_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/11 "/>
</bind>
</comp>

<comp id="552" class="1005" name="pf_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="pf "/>
</bind>
</comp>

<comp id="559" class="1005" name="output_r_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="5"/>
<pin id="561" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="sub_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="2"/>
<pin id="566" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="sub93_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub93_read "/>
</bind>
</comp>

<comp id="574" class="1005" name="tobool_read_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="9"/>
<pin id="576" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="579" class="1005" name="trunc_ln119_cast_cast_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="34" slack="4"/>
<pin id="581" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln119_cast_cast "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln83_cast_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="33" slack="4"/>
<pin id="586" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln83_cast "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln109_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="14"/>
<pin id="591" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="593" class="1005" name="trunc_ln110_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="9"/>
<pin id="595" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="601" class="1005" name="add_ln_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln "/>
</bind>
</comp>

<comp id="606" class="1005" name="icmp_ln111_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="610" class="1005" name="gmem_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="mul_ln119_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119 "/>
</bind>
</comp>

<comp id="621" class="1005" name="mul_ln119_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln119_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="34" slack="1"/>
<pin id="628" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln119_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="gmem_addr_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="4"/>
<pin id="633" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="gmem_addr_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="642" class="1005" name="acc_3_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="acc_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3 "/>
</bind>
</comp>

<comp id="652" class="1005" name="acc_3_4_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_4 "/>
</bind>
</comp>

<comp id="657" class="1005" name="acc_3_5_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_5 "/>
</bind>
</comp>

<comp id="662" class="1005" name="acc_3_6_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="102" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="112" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="114" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="233"><net_src comp="130" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="136" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="196" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="190" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="184" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="178" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="267" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="82" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="172" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="88" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="286" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="282" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="166" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="286" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="282" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="160" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="84" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="148" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="296" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="276" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="100" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="92" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="84" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="96" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="8" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="34" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="418" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="422" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="426" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="446"><net_src comp="430" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="451"><net_src comp="434" pin="6"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="106" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="447" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="108" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="110" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="478" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="473" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="430" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="465" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="483" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="465" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="426" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="478" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="465" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="422" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="473" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="465" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="418" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="120" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="562"><net_src comp="124" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="567"><net_src comp="142" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="572"><net_src comp="148" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="577"><net_src comp="154" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="582"><net_src comp="230" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="587"><net_src comp="234" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="592"><net_src comp="270" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="282" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="434" pin=5"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="604"><net_src comp="296" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="609"><net_src comp="304" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="344" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="619"><net_src comp="350" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="624"><net_src comp="361" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="629"><net_src comp="377" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="634"><net_src comp="412" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="640"><net_src comp="209" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="645"><net_src comp="465" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="650"><net_src comp="500" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="655"><net_src comp="508" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="660"><net_src comp="516" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="665"><net_src comp="524" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="547" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {10 11 12 13 14 15 16 }
	Port: acc_3_9_out | {1 11 }
	Port: acc_2_9_out | {1 11 }
	Port: acc_1_9_out | {1 11 }
	Port: acc_0_8_out | {1 11 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_3_7_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_2_7_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_1_7_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_0_7_reload | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : gmem | {2 3 4 5 6 7 8 9 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : iFilterBase | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : numFilters | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : biases | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : tobool | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : sub93 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : sub | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : zext_ln83 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : trunc_ln119_cast | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : output_r | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_3_9_out | {10 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_2_9_out | {10 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_1_9_out | {10 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_109_15 : acc_0_8_out | {10 }
  - Chain level:
	State 1
		store_ln0 : 1
		pf_1 : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		trunc_ln110 : 2
		add_ln : 3
		icmp_ln111 : 4
		br_ln111 : 5
		shl_ln1 : 3
		zext_ln113 : 4
		add_ln113 : 5
		trunc_ln8 : 6
		sext_ln113 : 7
		gmem_addr : 8
		mul_ln119 : 4
		store_ln109 : 3
	State 2
	State 3
	State 4
	State 5
		add_ln119 : 1
		zext_ln119_1 : 2
		add_ln119_1 : 3
	State 6
		zext_ln119_2 : 1
		add_ln119_2 : 2
		trunc_ln9 : 3
		sext_ln119 : 4
		gmem_addr_2 : 5
	State 7
	State 8
	State 9
	State 10
		tmp_2 : 1
		add_ln113_1 : 2
		tmp : 3
		and_ln115 : 4
		acc_3_7 : 4
		tmp19 : 1
		sel_tmp9 : 1
		acc_3 : 5
		acc_3_4 : 5
		acc_3_5 : 5
		acc_3_6 : 5
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_350            |    3    |   165   |    50   |
|          |             grp_fu_361            |    3    |   165   |    50   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln109_fu_276         |    0    |    0    |    11   |
|          |          add_ln113_fu_324         |    0    |    0    |    71   |
|    add   |          add_ln119_fu_368         |    0    |    0    |    39   |
|          |         add_ln119_1_fu_377        |    0    |    0    |    40   |
|          |         add_ln119_2_fu_393        |    0    |    0    |    71   |
|          |         add_ln113_1_fu_447        |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |           acc_3_7_fu_465          |    0    |    0    |    32   |
|          |            acc_3_fu_500           |    0    |    0    |    32   |
|  select  |           acc_3_4_fu_508          |    0    |    0    |    32   |
|          |           acc_3_5_fu_516          |    0    |    0    |    32   |
|          |           acc_3_6_fu_524          |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_270         |    0    |    0    |    8    |
|          |         icmp_ln111_fu_304         |    0    |    0    |    18   |
|   icmp   |           sel_tmp_fu_473          |    0    |    0    |    8    |
|          |          sel_tmp6_fu_478          |    0    |    0    |    8    |
|          |          sel_tmp7_fu_483          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    mux   |            tmp_2_fu_434           |    0    |    0    |    20   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |            tmp19_fu_488           |    0    |    0    |    2    |
|          |          sel_tmp9_fu_494          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    and   |          and_ln115_fu_460         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |     output_r_read_read_fu_124     |    0    |    0    |    0    |
|          | trunc_ln119_cast_read_read_fu_130 |    0    |    0    |    0    |
|          |     zext_ln83_read_read_fu_136    |    0    |    0    |    0    |
|          |        sub_read_read_fu_142       |    0    |    0    |    0    |
|          |       sub93_read_read_fu_148      |    0    |    0    |    0    |
|          |      tobool_read_read_fu_154      |    0    |    0    |    0    |
|   read   |      biases_read_read_fu_160      |    0    |    0    |    0    |
|          |    numFilters_read_read_fu_166    |    0    |    0    |    0    |
|          |    iFilterBase_read_read_fu_172   |    0    |    0    |    0    |
|          |  acc_0_7_reload_read_read_fu_178  |    0    |    0    |    0    |
|          |  acc_1_7_reload_read_read_fu_184  |    0    |    0    |    0    |
|          |  acc_2_7_reload_read_read_fu_190  |    0    |    0    |    0    |
|          |  acc_3_7_reload_read_read_fu_196  |    0    |    0    |    0    |
|          |     gmem_addr_read_read_fu_209    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_202        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_214       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln119_write_fu_221     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |    trunc_ln119_cast_cast_fu_230   |    0    |    0    |    0    |
|          |       zext_ln83_cast_fu_234       |    0    |    0    |    0    |
|   zext   |         zext_ln113_fu_320         |    0    |    0    |    0    |
|          |         zext_ln119_fu_365         |    0    |    0    |    0    |
|          |        zext_ln119_1_fu_373        |    0    |    0    |    0    |
|          |        zext_ln119_2_fu_389        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln110_fu_282        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp_1_fu_286           |    0    |    0    |    0    |
|partselect|          trunc_ln8_fu_330         |    0    |    0    |    0    |
|          |          trunc_ln9_fu_398         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           add_ln_fu_296           |    0    |    0    |    0    |
|bitconcatenate|           shl_ln1_fu_310          |    0    |    0    |    0    |
|          |           shl_ln2_fu_382          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         sext_ln113_fu_340         |    0    |    0    |    0    |
|          |         sext_ln119_fu_408         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_452            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    6    |   330   |   607   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       acc_3_4_reg_652       |   32   |
|       acc_3_5_reg_657       |   32   |
|       acc_3_6_reg_662       |   32   |
|       acc_3_7_reg_642       |   32   |
|        acc_3_reg_647        |   32   |
|     add_ln119_1_reg_626     |   34   |
|        add_ln_reg_601       |   32   |
|     gmem_addr_2_reg_631     |   32   |
|    gmem_addr_read_reg_637   |   32   |
|      gmem_addr_reg_610      |   32   |
|      icmp_ln109_reg_589     |    1   |
|      icmp_ln111_reg_606     |    1   |
|     mul_ln119_1_reg_621     |   32   |
|      mul_ln119_reg_616      |   32   |
|    output_r_read_reg_559    |   64   |
|          pf_reg_552         |    3   |
|      sub93_read_reg_569     |   32   |
|       sub_read_reg_564      |   32   |
|     tobool_read_reg_574     |    1   |
|     trunc_ln110_reg_593     |    2   |
|trunc_ln119_cast_cast_reg_579|   34   |
|    zext_ln83_cast_reg_584   |   33   |
+-----------------------------+--------+
|            Total            |   589  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_214 |  p0  |   2  |   1  |    2   |
|      grp_fu_350      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_350      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||  4.764  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   330  |   607  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   18   |
|  Register |    -   |    -   |   589  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   919  |   625  |
+-----------+--------+--------+--------+--------+
