==39242== Cachegrind, a cache and branch-prediction profiler
==39242== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39242== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39242== Command: ./sift .
==39242== 
--39242-- warning: L3 cache found, using its data for the LL simulation.
--39242-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39242-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39242== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39242== (see section Limitations in user manual)
==39242== NOTE: further instances of this message will not be shown
==39242== 
==39242== I   refs:      3,167,698,658
==39242== I1  misses:            1,822
==39242== LLi misses:            1,817
==39242== I1  miss rate:          0.00%
==39242== LLi miss rate:          0.00%
==39242== 
==39242== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39242== D1  misses:        3,961,783  (  2,209,484 rd   +   1,752,299 wr)
==39242== LLd misses:        3,687,299  (  1,958,227 rd   +   1,729,072 wr)
==39242== D1  miss rate:           0.4% (        0.3%     +         0.6%  )
==39242== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39242== 
==39242== LL refs:           3,963,605  (  2,211,306 rd   +   1,752,299 wr)
==39242== LL misses:         3,689,116  (  1,960,044 rd   +   1,729,072 wr)
==39242== LL miss rate:            0.1% (        0.1%     +         0.6%  )
