\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{L\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{H\+I\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{L\+I\+F\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{H\+I\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 476 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}\label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+F\+CR@{H\+I\+F\+CR}}
\index{H\+I\+F\+CR@{H\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+I\+F\+CR}{HIFCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t H\+I\+F\+CR}

D\+MA high interrupt flag clear register, Address offset\+: 0x0C 

Definition at line 481 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}\label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+SR@{H\+I\+SR}}
\index{H\+I\+SR@{H\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{H\+I\+SR}{HISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t H\+I\+SR}

D\+MA high interrupt status register, Address offset\+: 0x04 

Definition at line 479 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}\label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+F\+CR@{L\+I\+F\+CR}}
\index{L\+I\+F\+CR@{L\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{L\+I\+F\+CR}{LIFCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+I\+F\+CR}

D\+MA low interrupt flag clear register, Address offset\+: 0x08 

Definition at line 480 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}\label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}} 
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+SR@{L\+I\+SR}}
\index{L\+I\+SR@{L\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{L\+I\+SR}{LISR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+I\+SR}

D\+MA low interrupt status register, Address offset\+: 0x00 

Definition at line 478 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
