http://scholar.google.com/scholar?q=42st+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-42+2009%29%2C+December+12-16%2C+2009%2C+New+York%2C+New+York%2C+USA
http://scholar.google.com/scholar?q=POWER7+multi-core+processor+design.
http://scholar.google.com/scholar?q=Characterizing+and+mitigating+the+impact+of+process+variations+on+phase+change+based+memory+systems.
http://scholar.google.com/scholar?q=Enhancing+lifetime+and+security+of+PCM-based+main+memory+with+start-gap+wear+leveling.
http://scholar.google.com/scholar?q=Characterizing+flash+memory%3A+anomalies%2C+observations%2C+and+applications.
http://scholar.google.com/scholar?q=Complexity+effective+memory+access+scheduling+for+many-core+accelerator+architectures.
http://scholar.google.com/scholar?q=Qilin%3A+exploiting+parallelism+on+heterogeneous+multiprocessors+with+adaptive+mapping.
http://scholar.google.com/scholar?q=DDT%3A+design+and+evaluation+of+a+dynamic+program+analysis+for+optimizing+data+structure+usage.
http://scholar.google.com/scholar?q=Tree+register+allocation.
http://scholar.google.com/scholar?q=Portable+compiler+optimisation+across+embedded+programs+and+microarchitectures+using+machine+learning.
http://scholar.google.com/scholar?q=Improving+cache+lifetime+reliability+at+ultra-low+voltages.
http://scholar.google.com/scholar?q=ZerehCache%3A+armoring+cache+architectures+in+high+defect+density+technologies.
http://scholar.google.com/scholar?q=Low+Vccmin+fault-tolerant+cache+with+highly+predictable+performance.
http://scholar.google.com/scholar?q=mSWAT%3A+low-cost+hardware+fault+detection+and+diagnosis+for+multicore+systems.
http://scholar.google.com/scholar?q=BulkCompiler%3A+high-performance+sequential+consistency+through+cooperative+compiler+and+hardware+support.
http://scholar.google.com/scholar?q=EazyHTM%3A+eager-lazy+hardware+transactional+memory.
http://scholar.google.com/scholar?q=Proactive+transaction+scheduling+for+contention+management.
http://scholar.google.com/scholar?q=Into+the+wild%3A+studying+real+user+activity+patterns+to+guide+power+optimizations+for+mobile+architectures.
http://scholar.google.com/scholar?q=A+microarchitecture-based+framework+for+pre-+and+post-silicon+power+delivery+analysis.
http://scholar.google.com/scholar?q=Reducing+peak+power+with+a+table-driven+adaptive+processor+core.
http://scholar.google.com/scholar?q=Extending+the+effectiveness+of+3D-stacked+DRAM+caches+with+an+adaptive+multi-queue+policy.
http://scholar.google.com/scholar?q=An+hybrid+eDRAM%2FSRAM+macrocell+to+implement+first-level+data+caches.
http://scholar.google.com/scholar?q=Variation-tolerant+non-uniform+3D+cache+management+in+die+stacked+multicore+processor.
http://scholar.google.com/scholar?q=In-network+coherence+filtering%3A+snoopy+coherence+without+broadcasts.
http://scholar.google.com/scholar?q=SCARAB%3A+a+single+cycle+adaptive+routing+and+bufferless+network.
http://scholar.google.com/scholar?q=Low-cost+router+microarchitecture+for+on-chip+networks.
http://scholar.google.com/scholar?q=Why+design+must+change%3A+rethinking+digital+design.
http://scholar.google.com/scholar?q=Preemptive+virtual+clock%3A+a+flexible%2C+efficient%2C+and+cost-effective+QOS+scheme+for+networks-on-chip.
http://scholar.google.com/scholar?q=Application-aware+prioritization+mechanisms+for+on-chip+networks.
http://scholar.google.com/scholar?q=A+case+for+dynamic+frequency+tuning+in+on-chip+networks.
http://scholar.google.com/scholar?q=Light+speed+arbitration+and+flow+control+for+nanophotonic+interconnects.
http://scholar.google.com/scholar?q=Coordinated+control+of+multiple+prefetchers+in+multi-core+systems.
http://scholar.google.com/scholar?q=Improving+memory+bank-level+parallelism+in+the+presence+of+prefetching.
http://scholar.google.com/scholar?q=ESKIMO%3A+Energy+savings+using+Semantic+Knowledge+of+Inconsequential+Memory+Occupancy+for+DRAM+subsystem.
http://scholar.google.com/scholar?q=Flip-N-Write%3A+a+simple+deterministic+technique+to+improve+PRAM+write+performance%2C+energy+and+endurance.
http://scholar.google.com/scholar?q=Using+a+configurable+processor+generator+for+computer+architecture+prototyping.
http://scholar.google.com/scholar?q=Polymorphic+pipeline+array%3A+a+flexible+multicore+accelerator+with+virtualized+execution+for+mobile+multimedia+applications.
http://scholar.google.com/scholar?q=Ordering+decoupled+metadata+accesses+in+multiprocessors.
http://scholar.google.com/scholar?q=Control+flow+obfuscation+with+information+flow+tracking.
http://scholar.google.com/scholar?q=Pseudo-LIFO%3A+the+foundation+of+a+new+family+of+replacement+policies+for+last-level+caches.
http://scholar.google.com/scholar?q=Comparing+cache+architectures+and+coherency+protocols+on+x86-64+multicore+SMP+systems.
http://scholar.google.com/scholar?q=A+tagless+coherence+directory.
http://scholar.google.com/scholar?q=Tribeca%3A+design+for+PVT+variations+with+local+recovery+and+fine-grained+adaptation.
http://scholar.google.com/scholar?q=The+BubbleWrap+many-core%3A+popping+cores+for+sequential+acceleration.
http://scholar.google.com/scholar?q=Multiple+clock+and+voltage+domains+for+chip+multi+processors.
http://scholar.google.com/scholar?q=McPAT%3A+an+integrated+power%2C+area%2C+and+timing+modeling+framework+for+multicore+and+manycore+architectures.
http://scholar.google.com/scholar?q=Characterizing+the+resource-sharing+levels+in+the+UltraSPARC+T2+processor.
http://scholar.google.com/scholar?q=Execution+leases%3A+a+hardware-supported+mechanism+for+enforcing+strong+non-interference.
http://scholar.google.com/scholar?q=Optimizing+shared+cache+behavior+of+chip+multiprocessors.
http://scholar.google.com/scholar?q=SHARP+control%3A+controlled+shared+cache+management+in+chip+multiprocessors.
http://scholar.google.com/scholar?q=Adaptive+line+placement+with+the+<i>set+balancing+cache<%2Fi>.
http://scholar.google.com/scholar?q=Light64%3A+lightweight+hardware+support+for+data+race+detection+during+systematic+testing+of+parallel+programs.
http://scholar.google.com/scholar?q=Finding+concurrency+bugs+with+context-aware+communication+graphs.
http://scholar.google.com/scholar?q=Offline+symbolic+analysis+for+multi-processor+execution+replay.
http://scholar.google.com/scholar?q=Architecting+a+chunk-based+memory+race+recorder+in+modern+CMPs.
