

================================================================
== Vivado HLS Report for 'reshape'
================================================================
* Date:           Thu Oct 20 15:43:23 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1345|     1345| 13.450 us | 13.450 us |  1345|  1345|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1344|     1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |       40|       40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    111|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      48|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      48|    171|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln133_fu_157_p2   |     +    |      0|  0|  13|           4|           4|
    |c_fu_107_p2           |     +    |      0|  0|  15|           6|           1|
    |i_index_fu_189_p2     |     +    |      0|  0|  15|           9|           9|
    |o_index_fu_170_p2     |     +    |      0|  0|  15|           9|           9|
    |x_fu_147_p2           |     +    |      0|  0|  12|           3|           1|
    |y_fu_119_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln130_fu_101_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln131_fu_113_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln132_fu_141_p2  |   icmp   |      0|  0|   9|           3|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 111|          46|          40|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |c_0_reg_63  |   9|          2|    6|         12|
    |x_0_reg_86  |   9|          2|    3|          6|
    |y_0_reg_75  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   13|         30|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |c_0_reg_63          |  6|   0|    6|          0|
    |c_reg_211           |  6|   0|    6|          0|
    |o_index_reg_242     |  9|   0|    9|          0|
    |shl_ln_reg_224      |  2|   0|    4|          2|
    |x_0_reg_86          |  3|   0|    3|          0|
    |x_reg_237           |  3|   0|    3|          0|
    |y_0_reg_75          |  3|   0|    3|          0|
    |y_reg_219           |  3|   0|    3|          0|
    |zext_ln130_reg_203  |  6|   0|    9|          3|
    |zext_ln133_reg_229  |  2|   0|    9|          7|
    +--------------------+---+----+-----+-----------+
    |Total               | 48|   0|   60|         12|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    reshape   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    reshape   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    reshape   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    reshape   | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [layer.cpp:130]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%c_0 = phi i6 [ 0, %0 ], [ %c, %.loopexit.loopexit ]"   --->   Operation 7 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i6 %c_0 to i9" [layer.cpp:130]   --->   Operation 8 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln130 = icmp eq i6 %c_0, -32" [layer.cpp:130]   --->   Operation 9 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.82ns)   --->   "%c = add i6 %c_0, 1" [layer.cpp:130]   --->   Operation 11 'add' 'c' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %2, label %.preheader1.preheader" [layer.cpp:130]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader1" [layer.cpp:131]   --->   Operation 13 'br' <Predicate = (!icmp_ln130)> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [layer.cpp:139]   --->   Operation 14 'ret' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 15 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.13ns)   --->   "%icmp_ln131 = icmp eq i3 %y_0, -4" [layer.cpp:131]   --->   Operation 16 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 17 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.65ns)   --->   "%y = add i3 %y_0, 1" [layer.cpp:131]   --->   Operation 18 'add' 'y' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.loopexit.loopexit, label %.preheader.preheader" [layer.cpp:131]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i3 %y_0 to i2" [layer.cpp:133]   --->   Operation 20 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln133, i2 0)" [layer.cpp:133]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %shl_ln to i9" [layer.cpp:133]   --->   Operation 22 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [layer.cpp:132]   --->   Operation 23 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 24 'br' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ %x, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 25 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln132 = icmp eq i3 %x_0, -4" [layer.cpp:132]   --->   Operation 26 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.65ns)   --->   "%x = add i3 %x_0, 1" [layer.cpp:132]   --->   Operation 28 'add' 'x' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.preheader1.loopexit, label %1" [layer.cpp:132]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i3 %x_0 to i4" [layer.cpp:133]   --->   Operation 30 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln133 = add i4 %zext_ln133_1, %shl_ln" [layer.cpp:133]   --->   Operation 31 'add' 'add_ln133' <Predicate = (!icmp_ln132)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln133_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %add_ln133, i5 0)" [layer.cpp:133]   --->   Operation 32 'bitconcatenate' 'shl_ln133_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.82ns)   --->   "%o_index = add i9 %zext_ln130, %shl_ln133_1" [layer.cpp:133]   --->   Operation 33 'add' 'o_index' <Predicate = (!icmp_ln132)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i6 %c_0 to i5" [layer.cpp:134]   --->   Operation 34 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i1.i3(i5 %trunc_ln134, i1 false, i3 %x_0)" [layer.cpp:134]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.82ns)   --->   "%i_index = add i9 %zext_ln133, %tmp" [layer.cpp:134]   --->   Operation 36 'add' 'i_index' <Predicate = (!icmp_ln132)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %i_index to i64" [layer.cpp:135]   --->   Operation 37 'zext' 'zext_ln135' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %zext_ln135" [layer.cpp:135]   --->   Operation 38 'getelementptr' 'input_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:135]   --->   Operation 39 'load' 'input_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5184> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 40 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:135]   --->   Operation 41 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5184> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i9 %o_index to i64" [layer.cpp:135]   --->   Operation 42 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln135_1" [layer.cpp:135]   --->   Operation 43 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (3.25ns)   --->   "store i1 %input_load, i1* %output_addr, align 1" [layer.cpp:135]   --->   Operation 44 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5184> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader" [layer.cpp:132]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln130     (br               ) [ 011111]
c_0          (phi              ) [ 001011]
zext_ln130   (zext             ) [ 000111]
icmp_ln130   (icmp             ) [ 001111]
empty        (speclooptripcount) [ 000000]
c            (add              ) [ 011111]
br_ln130     (br               ) [ 000000]
br_ln131     (br               ) [ 001111]
ret_ln139    (ret              ) [ 000000]
y_0          (phi              ) [ 000100]
icmp_ln131   (icmp             ) [ 001111]
empty_8      (speclooptripcount) [ 000000]
y            (add              ) [ 001111]
br_ln131     (br               ) [ 000000]
trunc_ln133  (trunc            ) [ 000000]
shl_ln       (bitconcatenate   ) [ 000011]
zext_ln133   (zext             ) [ 000011]
br_ln132     (br               ) [ 001111]
br_ln0       (br               ) [ 011111]
x_0          (phi              ) [ 000010]
icmp_ln132   (icmp             ) [ 001111]
empty_9      (speclooptripcount) [ 000000]
x            (add              ) [ 001111]
br_ln132     (br               ) [ 000000]
zext_ln133_1 (zext             ) [ 000000]
add_ln133    (add              ) [ 000000]
shl_ln133_1  (bitconcatenate   ) [ 000000]
o_index      (add              ) [ 000001]
trunc_ln134  (trunc            ) [ 000000]
tmp          (bitconcatenate   ) [ 000000]
i_index      (add              ) [ 000000]
zext_ln135   (zext             ) [ 000000]
input_addr   (getelementptr    ) [ 000001]
br_ln0       (br               ) [ 001111]
input_load   (load             ) [ 000000]
zext_ln135_1 (zext             ) [ 000000]
output_addr  (getelementptr    ) [ 000000]
store_ln135  (store            ) [ 000000]
br_ln132     (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="input_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="9" slack="0"/>
<pin id="40" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="13" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="output_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="9" slack="0"/>
<pin id="53" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln135_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="13" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/5 "/>
</bind>
</comp>

<comp id="63" class="1005" name="c_0_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="1"/>
<pin id="65" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="c_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="y_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="1"/>
<pin id="77" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="y_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="1" slack="1"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="86" class="1005" name="x_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln130_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln130_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="6" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln131_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="3" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="y_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln133_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shl_ln_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln133_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln132_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln133_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln133_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="1"/>
<pin id="160" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln133_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln133_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="o_index_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="2"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln134_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="2"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="0" index="3" bw="3" slack="0"/>
<pin id="184" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_index_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln135_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln135_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="zext_ln130_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="2"/>
<pin id="205" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="211" class="1005" name="c_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="219" class="1005" name="y_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="224" class="1005" name="shl_ln_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="229" class="1005" name="zext_ln133_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="237" class="1005" name="x_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="242" class="1005" name="o_index_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="1"/>
<pin id="244" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="247" class="1005" name="input_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="1"/>
<pin id="249" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="34" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="67" pin="4"/><net_sink comp="63" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="67" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="67" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="67" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="79" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="79" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="79" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="90" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="90" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="90" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="63" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="90" pin="4"/><net_sink comp="179" pin=3"/></net>

<net id="193"><net_src comp="179" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="206"><net_src comp="97" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="214"><net_src comp="107" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="222"><net_src comp="119" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="227"><net_src comp="129" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="232"><net_src comp="137" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="240"><net_src comp="147" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="245"><net_src comp="170" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="250"><net_src comp="36" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: reshape : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln130 : 1
		icmp_ln130 : 1
		c : 1
		br_ln130 : 2
	State 3
		icmp_ln131 : 1
		y : 1
		br_ln131 : 2
		trunc_ln133 : 1
		shl_ln : 2
		zext_ln133 : 3
	State 4
		icmp_ln132 : 1
		x : 1
		br_ln132 : 2
		zext_ln133_1 : 1
		add_ln133 : 2
		shl_ln133_1 : 3
		o_index : 4
		tmp : 1
		i_index : 2
		zext_ln135 : 3
		input_addr : 4
		input_load : 5
	State 5
		output_addr : 1
		store_ln135 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       c_fu_107      |    0    |    15   |
|          |       y_fu_119      |    0    |    12   |
|    add   |       x_fu_147      |    0    |    12   |
|          |   add_ln133_fu_157  |    0    |    13   |
|          |    o_index_fu_170   |    0    |    15   |
|          |    i_index_fu_189   |    0    |    15   |
|----------|---------------------|---------|---------|
|          |  icmp_ln130_fu_101  |    0    |    11   |
|   icmp   |  icmp_ln131_fu_113  |    0    |    9    |
|          |  icmp_ln132_fu_141  |    0    |    9    |
|----------|---------------------|---------|---------|
|          |   zext_ln130_fu_97  |    0    |    0    |
|          |  zext_ln133_fu_137  |    0    |    0    |
|   zext   | zext_ln133_1_fu_153 |    0    |    0    |
|          |  zext_ln135_fu_194  |    0    |    0    |
|          | zext_ln135_1_fu_199 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln133_fu_125 |    0    |    0    |
|          |  trunc_ln134_fu_175 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    shl_ln_fu_129    |    0    |    0    |
|bitconcatenate|  shl_ln133_1_fu_162 |    0    |    0    |
|          |      tmp_fu_179     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   111   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    c_0_reg_63    |    6   |
|     c_reg_211    |    6   |
|input_addr_reg_247|   13   |
|  o_index_reg_242 |    9   |
|  shl_ln_reg_224  |    4   |
|    x_0_reg_86    |    3   |
|     x_reg_237    |    3   |
|    y_0_reg_75    |    3   |
|     y_reg_219    |    3   |
|zext_ln130_reg_203|    9   |
|zext_ln133_reg_229|    9   |
+------------------+--------+
|       Total      |   68   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  13  |   26   ||    9    |
|    c_0_reg_63    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   68   |   129  |
+-----------+--------+--------+--------+
