// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tracking_tiny_solve (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tiny_iter_i,
        tiny_iter_o,
        tiny_iter_o_ap_vld,
        Kinf_1_address0,
        Kinf_1_ce0,
        Kinf_1_q0,
        x_1_address0,
        x_1_ce0,
        x_1_we0,
        x_1_d0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        u_1_address0,
        u_1_ce0,
        u_1_we0,
        u_1_d0,
        u_1_q0,
        u_1_address1,
        u_1_ce1,
        u_1_q1,
        Adyn_1_address0,
        Adyn_1_ce0,
        Adyn_1_q0,
        Adyn_1_address1,
        Adyn_1_ce1,
        Adyn_1_q1,
        Bdyn_1_address0,
        Bdyn_1_ce0,
        Bdyn_1_q0,
        Bdyn_1_address1,
        Bdyn_1_ce1,
        Bdyn_1_q1,
        tiny_en_input_bound,
        u_min_1_address0,
        u_min_1_ce0,
        u_min_1_q0,
        u_max_1_address0,
        u_max_1_ce0,
        u_max_1_q0,
        tiny_en_state_bound,
        x_min_1_address0,
        x_min_1_ce0,
        x_min_1_q0,
        x_max_1_address0,
        x_max_1_ce0,
        x_max_1_q0,
        tiny_rho,
        Xref_1_address0,
        Xref_1_ce0,
        Xref_1_q0,
        Xref_1_address1,
        Xref_1_ce1,
        Xref_1_q1,
        PinfT_1_address0,
        PinfT_1_ce0,
        PinfT_1_q0,
        PinfT_1_address1,
        PinfT_1_ce1,
        PinfT_1_q1,
        tiny_Q_address0,
        tiny_Q_ce0,
        tiny_Q_q0,
        tiny_max_iter,
        BdynT_1_address0,
        BdynT_1_ce0,
        BdynT_1_q0,
        BdynT_1_address1,
        BdynT_1_ce1,
        BdynT_1_q1,
        Quu_inv_1_address0,
        Quu_inv_1_ce0,
        Quu_inv_1_q0,
        Quu_inv_1_address1,
        Quu_inv_1_ce1,
        Quu_inv_1_q1,
        AmBKt_1_address0,
        AmBKt_1_ce0,
        AmBKt_1_q0,
        AmBKt_1_address1,
        AmBKt_1_ce1,
        AmBKt_1_q1,
        KinfT_1_address0,
        KinfT_1_ce0,
        KinfT_1_q0,
        KinfT_1_address1,
        KinfT_1_ce1,
        KinfT_1_q1,
        tiny_check_termination,
        tiny_abs_pri_tol,
        tiny_abs_dua_tol
);

parameter    ap_ST_fsm_state1 = 80'd1;
parameter    ap_ST_fsm_state2 = 80'd2;
parameter    ap_ST_fsm_state3 = 80'd4;
parameter    ap_ST_fsm_state4 = 80'd8;
parameter    ap_ST_fsm_state5 = 80'd16;
parameter    ap_ST_fsm_state6 = 80'd32;
parameter    ap_ST_fsm_state7 = 80'd64;
parameter    ap_ST_fsm_state8 = 80'd128;
parameter    ap_ST_fsm_state9 = 80'd256;
parameter    ap_ST_fsm_state10 = 80'd512;
parameter    ap_ST_fsm_state11 = 80'd1024;
parameter    ap_ST_fsm_state12 = 80'd2048;
parameter    ap_ST_fsm_state13 = 80'd4096;
parameter    ap_ST_fsm_state14 = 80'd8192;
parameter    ap_ST_fsm_state15 = 80'd16384;
parameter    ap_ST_fsm_state16 = 80'd32768;
parameter    ap_ST_fsm_state17 = 80'd65536;
parameter    ap_ST_fsm_state18 = 80'd131072;
parameter    ap_ST_fsm_state19 = 80'd262144;
parameter    ap_ST_fsm_state20 = 80'd524288;
parameter    ap_ST_fsm_state21 = 80'd1048576;
parameter    ap_ST_fsm_state22 = 80'd2097152;
parameter    ap_ST_fsm_state23 = 80'd4194304;
parameter    ap_ST_fsm_state24 = 80'd8388608;
parameter    ap_ST_fsm_state25 = 80'd16777216;
parameter    ap_ST_fsm_state26 = 80'd33554432;
parameter    ap_ST_fsm_state27 = 80'd67108864;
parameter    ap_ST_fsm_state28 = 80'd134217728;
parameter    ap_ST_fsm_state29 = 80'd268435456;
parameter    ap_ST_fsm_state30 = 80'd536870912;
parameter    ap_ST_fsm_state31 = 80'd1073741824;
parameter    ap_ST_fsm_state32 = 80'd2147483648;
parameter    ap_ST_fsm_state33 = 80'd4294967296;
parameter    ap_ST_fsm_state34 = 80'd8589934592;
parameter    ap_ST_fsm_state35 = 80'd17179869184;
parameter    ap_ST_fsm_state36 = 80'd34359738368;
parameter    ap_ST_fsm_state37 = 80'd68719476736;
parameter    ap_ST_fsm_state38 = 80'd137438953472;
parameter    ap_ST_fsm_state39 = 80'd274877906944;
parameter    ap_ST_fsm_state40 = 80'd549755813888;
parameter    ap_ST_fsm_state41 = 80'd1099511627776;
parameter    ap_ST_fsm_state42 = 80'd2199023255552;
parameter    ap_ST_fsm_state43 = 80'd4398046511104;
parameter    ap_ST_fsm_state44 = 80'd8796093022208;
parameter    ap_ST_fsm_state45 = 80'd17592186044416;
parameter    ap_ST_fsm_state46 = 80'd35184372088832;
parameter    ap_ST_fsm_state47 = 80'd70368744177664;
parameter    ap_ST_fsm_state48 = 80'd140737488355328;
parameter    ap_ST_fsm_state49 = 80'd281474976710656;
parameter    ap_ST_fsm_state50 = 80'd562949953421312;
parameter    ap_ST_fsm_state51 = 80'd1125899906842624;
parameter    ap_ST_fsm_state52 = 80'd2251799813685248;
parameter    ap_ST_fsm_state53 = 80'd4503599627370496;
parameter    ap_ST_fsm_state54 = 80'd9007199254740992;
parameter    ap_ST_fsm_state55 = 80'd18014398509481984;
parameter    ap_ST_fsm_state56 = 80'd36028797018963968;
parameter    ap_ST_fsm_state57 = 80'd72057594037927936;
parameter    ap_ST_fsm_state58 = 80'd144115188075855872;
parameter    ap_ST_fsm_state59 = 80'd288230376151711744;
parameter    ap_ST_fsm_state60 = 80'd576460752303423488;
parameter    ap_ST_fsm_state61 = 80'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 80'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 80'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 80'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 80'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 80'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 80'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 80'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 80'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 80'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 80'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 80'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 80'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 80'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 80'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 80'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 80'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 80'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 80'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 80'd604462909807314587353088;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] tiny_iter_i;
output  [31:0] tiny_iter_o;
output   tiny_iter_o_ap_vld;
output  [5:0] Kinf_1_address0;
output   Kinf_1_ce0;
input  [31:0] Kinf_1_q0;
output  [6:0] x_1_address0;
output   x_1_ce0;
output   x_1_we0;
output  [31:0] x_1_d0;
input  [31:0] x_1_q0;
output  [6:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [5:0] u_1_address0;
output   u_1_ce0;
output   u_1_we0;
output  [31:0] u_1_d0;
input  [31:0] u_1_q0;
output  [5:0] u_1_address1;
output   u_1_ce1;
input  [31:0] u_1_q1;
output  [7:0] Adyn_1_address0;
output   Adyn_1_ce0;
input  [31:0] Adyn_1_q0;
output  [7:0] Adyn_1_address1;
output   Adyn_1_ce1;
input  [31:0] Adyn_1_q1;
output  [5:0] Bdyn_1_address0;
output   Bdyn_1_ce0;
input  [31:0] Bdyn_1_q0;
output  [5:0] Bdyn_1_address1;
output   Bdyn_1_ce1;
input  [31:0] Bdyn_1_q1;
input  [0:0] tiny_en_input_bound;
output  [5:0] u_min_1_address0;
output   u_min_1_ce0;
input  [31:0] u_min_1_q0;
output  [5:0] u_max_1_address0;
output   u_max_1_ce0;
input  [31:0] u_max_1_q0;
input  [0:0] tiny_en_state_bound;
output  [6:0] x_min_1_address0;
output   x_min_1_ce0;
input  [31:0] x_min_1_q0;
output  [6:0] x_max_1_address0;
output   x_max_1_ce0;
input  [31:0] x_max_1_q0;
input  [31:0] tiny_rho;
output  [6:0] Xref_1_address0;
output   Xref_1_ce0;
input  [31:0] Xref_1_q0;
output  [6:0] Xref_1_address1;
output   Xref_1_ce1;
input  [31:0] Xref_1_q1;
output  [7:0] PinfT_1_address0;
output   PinfT_1_ce0;
input  [31:0] PinfT_1_q0;
output  [7:0] PinfT_1_address1;
output   PinfT_1_ce1;
input  [31:0] PinfT_1_q1;
output  [3:0] tiny_Q_address0;
output   tiny_Q_ce0;
input  [31:0] tiny_Q_q0;
input  [5:0] tiny_max_iter;
output  [5:0] BdynT_1_address0;
output   BdynT_1_ce0;
input  [31:0] BdynT_1_q0;
output  [5:0] BdynT_1_address1;
output   BdynT_1_ce1;
input  [31:0] BdynT_1_q1;
output  [3:0] Quu_inv_1_address0;
output   Quu_inv_1_ce0;
input  [31:0] Quu_inv_1_q0;
output  [3:0] Quu_inv_1_address1;
output   Quu_inv_1_ce1;
input  [31:0] Quu_inv_1_q1;
output  [7:0] AmBKt_1_address0;
output   AmBKt_1_ce0;
input  [31:0] AmBKt_1_q0;
output  [7:0] AmBKt_1_address1;
output   AmBKt_1_ce1;
input  [31:0] AmBKt_1_q1;
output  [5:0] KinfT_1_address0;
output   KinfT_1_ce0;
input  [31:0] KinfT_1_q0;
output  [5:0] KinfT_1_address1;
output   KinfT_1_ce1;
input  [31:0] KinfT_1_q1;
input  [0:0] tiny_check_termination;
input  [31:0] tiny_abs_pri_tol;
input  [31:0] tiny_abs_dua_tol;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] tiny_iter_o;
reg tiny_iter_o_ap_vld;
reg[5:0] Kinf_1_address0;
reg Kinf_1_ce0;
reg[6:0] x_1_address0;
reg x_1_ce0;
reg x_1_we0;
reg x_1_ce1;
reg[5:0] u_1_address0;
reg u_1_ce0;
reg u_1_we0;
reg[31:0] u_1_d0;
reg u_1_ce1;
reg Adyn_1_ce0;
reg Adyn_1_ce1;
reg Bdyn_1_ce0;
reg Bdyn_1_ce1;
reg u_min_1_ce0;
reg u_max_1_ce0;
reg x_min_1_ce0;
reg x_max_1_ce0;
reg Xref_1_ce0;
reg Xref_1_ce1;
reg PinfT_1_ce0;
reg PinfT_1_ce1;
reg tiny_Q_ce0;

(* fsm_encoding = "none" *) reg   [79:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] u1_0;
reg   [31:0] u1_1;
reg   [31:0] u1_2;
reg   [31:0] u1_3;
reg   [31:0] u2_0;
reg   [31:0] u2_1;
reg   [31:0] u2_2;
reg   [31:0] u2_3;
reg   [5:0] d_1_address0;
reg    d_1_ce0;
reg    d_1_we0;
wire   [31:0] d_1_q0;
reg    d_1_ce1;
reg    d_1_we1;
wire   [31:0] d_1_q1;
reg   [3:0] tiny_x1_address0;
reg    tiny_x1_ce0;
reg    tiny_x1_we0;
reg   [31:0] tiny_x1_d0;
wire   [31:0] tiny_x1_q0;
reg   [3:0] tiny_x2_address0;
reg    tiny_x2_ce0;
reg    tiny_x2_we0;
reg   [31:0] tiny_x2_d0;
wire   [31:0] tiny_x2_q0;
reg   [5:0] y_1_address0;
reg    y_1_ce0;
reg    y_1_we0;
wire   [31:0] y_1_q0;
reg   [5:0] znew_1_address0;
reg    znew_1_ce0;
reg    znew_1_we0;
wire   [31:0] znew_1_q0;
reg   [5:0] m1_1_address0;
reg    m1_1_ce0;
reg    m1_1_we0;
reg   [31:0] m1_1_d0;
wire   [31:0] m1_1_q0;
reg   [6:0] g_1_address0;
reg    g_1_ce0;
reg    g_1_we0;
wire   [31:0] g_1_q0;
reg    g_1_ce1;
wire   [31:0] g_1_q1;
reg   [6:0] vnew_1_address0;
reg    vnew_1_ce0;
reg    vnew_1_we0;
wire   [31:0] vnew_1_q0;
reg    vnew_1_ce1;
wire   [31:0] vnew_1_q1;
reg   [6:0] s1_1_address0;
reg    s1_1_ce0;
reg    s1_1_we0;
reg   [31:0] s1_1_d0;
wire   [31:0] s1_1_q0;
reg   [5:0] r_1_address0;
reg    r_1_ce0;
reg    r_1_we0;
wire   [31:0] r_1_q0;
reg   [5:0] r_1_address1;
reg    r_1_ce1;
wire   [31:0] r_1_q1;
reg   [6:0] s2_1_address0;
reg    s2_1_ce0;
reg    s2_1_we0;
reg   [31:0] s2_1_d0;
wire   [31:0] s2_1_q0;
reg   [6:0] q_1_address0;
reg    q_1_ce0;
reg    q_1_we0;
wire   [31:0] q_1_q0;
reg   [6:0] q_1_address1;
reg    q_1_ce1;
reg    q_1_we1;
wire   [31:0] q_1_q1;
reg   [6:0] p_1_address0;
reg    p_1_ce0;
reg    p_1_we0;
reg   [31:0] p_1_d0;
wire   [31:0] p_1_q0;
reg   [6:0] p_1_address1;
reg    p_1_ce1;
reg    p_1_we1;
wire   [31:0] p_1_q1;
reg   [3:0] tiny_x3_address0;
reg    tiny_x3_ce0;
reg    tiny_x3_we0;
reg   [31:0] tiny_x3_d0;
wire   [31:0] tiny_x3_q0;
reg   [6:0] v_1_address0;
reg    v_1_ce0;
reg    v_1_we0;
wire   [31:0] v_1_q0;
reg   [5:0] m2_1_address0;
reg    m2_1_ce0;
reg    m2_1_we0;
reg   [31:0] m2_1_d0;
wire   [31:0] m2_1_q0;
reg   [5:0] z_1_address0;
reg    z_1_ce0;
reg    z_1_we0;
wire   [31:0] z_1_q0;
reg   [31:0] reg_800;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln133_fu_909_p2;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln133_1_fu_1248_p2;
reg   [31:0] reg_804;
reg   [31:0] reg_808;
reg   [31:0] reg_812;
wire   [31:0] grp_fu_750_p2;
reg   [31:0] reg_816;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state26;
wire   [31:0] grp_fu_743_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state28;
reg   [31:0] reg_827;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln177_fu_1029_p2;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln177_1_fu_1368_p2;
reg   [31:0] reg_831;
reg   [31:0] reg_835;
reg   [31:0] reg_839;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state30;
reg   [3:0] i_38_reg_1839;
wire    ap_CS_fsm_state2;
wire   [5:0] tmp_16_fu_866_p3;
reg   [5:0] tmp_16_reg_1844;
wire   [6:0] sub_ln136_fu_886_p2;
reg   [6:0] sub_ln136_reg_1850;
wire   [3:0] add_ln174_fu_898_p2;
reg   [3:0] add_ln174_reg_1858;
wire   [2:0] add_ln133_fu_915_p2;
reg   [2:0] add_ln133_reg_1873;
wire   [1:0] trunc_ln134_fu_921_p1;
reg   [1:0] trunc_ln134_reg_1878;
wire   [5:0] empty_102_fu_945_p2;
reg   [5:0] empty_102_reg_1882;
wire    ap_CS_fsm_state4;
wire   [3:0] add_ln135_fu_975_p2;
reg   [3:0] add_ln135_reg_1895;
wire   [0:0] icmp_ln135_fu_969_p2;
wire   [2:0] add_ln177_fu_1035_p2;
reg   [2:0] add_ln177_reg_1913;
wire   [1:0] trunc_ln178_1_fu_1041_p1;
reg   [1:0] trunc_ln178_1_reg_1918;
wire   [31:0] tmp_s_fu_1045_p6;
reg   [31:0] tmp_s_reg_1922;
wire   [2:0] add_ln72_fu_1103_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln236_fu_1157_p2;
reg   [0:0] icmp_ln236_reg_1935;
wire    ap_CS_fsm_state18;
wire   [6:0] i_42_fu_1163_p2;
reg   [6:0] i_42_reg_1939;
wire   [3:0] trunc_ln163_fu_1177_p1;
reg   [3:0] trunc_ln163_reg_1947;
wire    ap_CS_fsm_state19;
wire   [0:0] tmp_fu_1169_p3;
wire   [4:0] i_40_fu_1182_p2;
reg   [4:0] i_40_reg_1953;
wire   [5:0] tmp_18_fu_1192_p3;
reg   [5:0] tmp_18_reg_1958;
wire    ap_CS_fsm_state23;
wire   [6:0] sub_ln136_1_fu_1212_p2;
reg   [6:0] sub_ln136_1_reg_1964;
wire   [3:0] add_ln174_1_fu_1224_p2;
reg   [3:0] add_ln174_1_reg_1972;
wire   [0:0] icmp_ln174_1_fu_1218_p2;
wire   [2:0] add_ln133_1_fu_1254_p2;
reg   [2:0] add_ln133_1_reg_1988;
wire   [1:0] trunc_ln134_1_fu_1260_p1;
reg   [1:0] trunc_ln134_1_reg_1993;
wire   [5:0] empty_109_fu_1284_p2;
reg   [5:0] empty_109_reg_1997;
wire    ap_CS_fsm_state25;
wire   [3:0] add_ln135_1_fu_1314_p2;
reg   [3:0] add_ln135_1_reg_2010;
wire   [0:0] icmp_ln135_1_fu_1308_p2;
wire   [2:0] add_ln177_1_fu_1374_p2;
reg   [2:0] add_ln177_1_reg_2028;
wire   [1:0] trunc_ln178_3_fu_1380_p1;
reg   [1:0] trunc_ln178_3_reg_2033;
wire   [31:0] tmp_12_fu_1384_p6;
reg   [31:0] tmp_12_reg_2037;
wire   [2:0] add_ln72_1_fu_1442_p2;
wire    ap_CS_fsm_state32;
wire   [0:0] trunc_ln248_fu_1481_p1;
reg   [0:0] trunc_ln248_reg_2050;
wire    ap_CS_fsm_state68;
reg   [31:0] mul_i_reg_2054;
wire    ap_CS_fsm_state78;
wire   [31:0] mul_i1_fu_756_p2;
reg   [31:0] mul_i1_reg_2060;
wire   [0:0] and_ln255_fu_1645_p2;
reg   [0:0] and_ln255_reg_2066;
wire    grp_update_slack_fu_467_ap_start;
wire    grp_update_slack_fu_467_ap_done;
wire    grp_update_slack_fu_467_ap_idle;
wire    grp_update_slack_fu_467_ap_ready;
wire   [5:0] grp_update_slack_fu_467_u_1_address0;
wire    grp_update_slack_fu_467_u_1_ce0;
wire   [5:0] grp_update_slack_fu_467_y_1_address0;
wire    grp_update_slack_fu_467_y_1_ce0;
wire   [5:0] grp_update_slack_fu_467_znew_1_address0;
wire    grp_update_slack_fu_467_znew_1_ce0;
wire    grp_update_slack_fu_467_znew_1_we0;
wire   [31:0] grp_update_slack_fu_467_znew_1_d0;
wire   [5:0] grp_update_slack_fu_467_u_min_1_address0;
wire    grp_update_slack_fu_467_u_min_1_ce0;
wire   [5:0] grp_update_slack_fu_467_m1_1_address0;
wire    grp_update_slack_fu_467_m1_1_ce0;
wire    grp_update_slack_fu_467_m1_1_we0;
wire   [31:0] grp_update_slack_fu_467_m1_1_d0;
wire   [5:0] grp_update_slack_fu_467_u_max_1_address0;
wire    grp_update_slack_fu_467_u_max_1_ce0;
wire   [6:0] grp_update_slack_fu_467_x_1_address0;
wire    grp_update_slack_fu_467_x_1_ce0;
wire   [6:0] grp_update_slack_fu_467_g_1_address0;
wire    grp_update_slack_fu_467_g_1_ce0;
wire   [6:0] grp_update_slack_fu_467_vnew_1_address0;
wire    grp_update_slack_fu_467_vnew_1_ce0;
wire    grp_update_slack_fu_467_vnew_1_we0;
wire   [31:0] grp_update_slack_fu_467_vnew_1_d0;
wire   [6:0] grp_update_slack_fu_467_x_min_1_address0;
wire    grp_update_slack_fu_467_x_min_1_ce0;
wire   [6:0] grp_update_slack_fu_467_s1_1_address0;
wire    grp_update_slack_fu_467_s1_1_ce0;
wire    grp_update_slack_fu_467_s1_1_we0;
wire   [31:0] grp_update_slack_fu_467_s1_1_d0;
wire   [6:0] grp_update_slack_fu_467_x_max_1_address0;
wire    grp_update_slack_fu_467_x_max_1_ce0;
wire    grp_forward_pass_2_fu_499_ap_start;
wire    grp_forward_pass_2_fu_499_ap_done;
wire    grp_forward_pass_2_fu_499_ap_idle;
wire    grp_forward_pass_2_fu_499_ap_ready;
reg   [3:0] grp_forward_pass_2_fu_499_i;
wire   [6:0] grp_forward_pass_2_fu_499_x_1_address0;
wire    grp_forward_pass_2_fu_499_x_1_ce0;
wire    grp_forward_pass_2_fu_499_x_1_we0;
wire   [31:0] grp_forward_pass_2_fu_499_x_1_d0;
wire   [6:0] grp_forward_pass_2_fu_499_x_1_address1;
wire    grp_forward_pass_2_fu_499_x_1_ce1;
wire   [5:0] grp_forward_pass_2_fu_499_u_1_address0;
wire    grp_forward_pass_2_fu_499_u_1_ce0;
wire   [5:0] grp_forward_pass_2_fu_499_u_1_address1;
wire    grp_forward_pass_2_fu_499_u_1_ce1;
wire   [7:0] grp_forward_pass_2_fu_499_Adyn_1_address0;
wire    grp_forward_pass_2_fu_499_Adyn_1_ce0;
wire   [7:0] grp_forward_pass_2_fu_499_Adyn_1_address1;
wire    grp_forward_pass_2_fu_499_Adyn_1_ce1;
wire   [3:0] grp_forward_pass_2_fu_499_tiny_x1_address0;
wire    grp_forward_pass_2_fu_499_tiny_x1_ce0;
wire    grp_forward_pass_2_fu_499_tiny_x1_we0;
wire   [31:0] grp_forward_pass_2_fu_499_tiny_x1_d0;
wire   [5:0] grp_forward_pass_2_fu_499_Bdyn_1_address0;
wire    grp_forward_pass_2_fu_499_Bdyn_1_ce0;
wire   [5:0] grp_forward_pass_2_fu_499_Bdyn_1_address1;
wire    grp_forward_pass_2_fu_499_Bdyn_1_ce1;
wire   [3:0] grp_forward_pass_2_fu_499_tiny_x2_address0;
wire    grp_forward_pass_2_fu_499_tiny_x2_ce0;
wire    grp_forward_pass_2_fu_499_tiny_x2_we0;
wire   [31:0] grp_forward_pass_2_fu_499_tiny_x2_d0;
wire    grp_update_dual_fu_517_ap_start;
wire    grp_update_dual_fu_517_ap_done;
wire    grp_update_dual_fu_517_ap_idle;
wire    grp_update_dual_fu_517_ap_ready;
wire   [5:0] grp_update_dual_fu_517_y_1_address0;
wire    grp_update_dual_fu_517_y_1_ce0;
wire    grp_update_dual_fu_517_y_1_we0;
wire   [31:0] grp_update_dual_fu_517_y_1_d0;
wire   [5:0] grp_update_dual_fu_517_u_1_address0;
wire    grp_update_dual_fu_517_u_1_ce0;
wire   [5:0] grp_update_dual_fu_517_m1_1_address0;
wire    grp_update_dual_fu_517_m1_1_ce0;
wire    grp_update_dual_fu_517_m1_1_we0;
wire   [31:0] grp_update_dual_fu_517_m1_1_d0;
wire   [6:0] grp_update_dual_fu_517_g_1_address0;
wire    grp_update_dual_fu_517_g_1_ce0;
wire    grp_update_dual_fu_517_g_1_we0;
wire   [31:0] grp_update_dual_fu_517_g_1_d0;
wire   [6:0] grp_update_dual_fu_517_x_1_address0;
wire    grp_update_dual_fu_517_x_1_ce0;
wire   [6:0] grp_update_dual_fu_517_s1_1_address0;
wire    grp_update_dual_fu_517_s1_1_ce0;
wire    grp_update_dual_fu_517_s1_1_we0;
wire   [31:0] grp_update_dual_fu_517_s1_1_d0;
wire   [6:0] grp_update_dual_fu_517_vnew_1_address0;
wire    grp_update_dual_fu_517_vnew_1_ce0;
wire   [5:0] grp_update_dual_fu_517_znew_1_address0;
wire    grp_update_dual_fu_517_znew_1_ce0;
wire    grp_update_linear_cost_fu_537_ap_start;
wire    grp_update_linear_cost_fu_537_ap_done;
wire    grp_update_linear_cost_fu_537_ap_idle;
wire    grp_update_linear_cost_fu_537_ap_ready;
wire   [5:0] grp_update_linear_cost_fu_537_znew_1_address0;
wire    grp_update_linear_cost_fu_537_znew_1_ce0;
wire   [5:0] grp_update_linear_cost_fu_537_y_1_address0;
wire    grp_update_linear_cost_fu_537_y_1_ce0;
wire   [5:0] grp_update_linear_cost_fu_537_m1_1_address0;
wire    grp_update_linear_cost_fu_537_m1_1_ce0;
wire    grp_update_linear_cost_fu_537_m1_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_m1_1_d0;
wire   [5:0] grp_update_linear_cost_fu_537_r_1_address0;
wire    grp_update_linear_cost_fu_537_r_1_ce0;
wire    grp_update_linear_cost_fu_537_r_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_r_1_d0;
wire   [6:0] grp_update_linear_cost_fu_537_vnew_1_address0;
wire    grp_update_linear_cost_fu_537_vnew_1_ce0;
wire   [6:0] grp_update_linear_cost_fu_537_vnew_1_address1;
wire    grp_update_linear_cost_fu_537_vnew_1_ce1;
wire   [6:0] grp_update_linear_cost_fu_537_g_1_address0;
wire    grp_update_linear_cost_fu_537_g_1_ce0;
wire   [6:0] grp_update_linear_cost_fu_537_g_1_address1;
wire    grp_update_linear_cost_fu_537_g_1_ce1;
wire   [6:0] grp_update_linear_cost_fu_537_s1_1_address0;
wire    grp_update_linear_cost_fu_537_s1_1_ce0;
wire    grp_update_linear_cost_fu_537_s1_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_s1_1_d0;
wire   [6:0] grp_update_linear_cost_fu_537_s2_1_address0;
wire    grp_update_linear_cost_fu_537_s2_1_ce0;
wire    grp_update_linear_cost_fu_537_s2_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_s2_1_d0;
wire   [6:0] grp_update_linear_cost_fu_537_q_1_address0;
wire    grp_update_linear_cost_fu_537_q_1_ce0;
wire    grp_update_linear_cost_fu_537_q_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_q_1_d0;
wire   [6:0] grp_update_linear_cost_fu_537_q_1_address1;
wire    grp_update_linear_cost_fu_537_q_1_ce1;
wire    grp_update_linear_cost_fu_537_q_1_we1;
wire   [31:0] grp_update_linear_cost_fu_537_q_1_d1;
wire   [6:0] grp_update_linear_cost_fu_537_Xref_1_address0;
wire    grp_update_linear_cost_fu_537_Xref_1_ce0;
wire   [6:0] grp_update_linear_cost_fu_537_Xref_1_address1;
wire    grp_update_linear_cost_fu_537_Xref_1_ce1;
wire   [6:0] grp_update_linear_cost_fu_537_p_1_address0;
wire    grp_update_linear_cost_fu_537_p_1_ce0;
wire    grp_update_linear_cost_fu_537_p_1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_p_1_d0;
wire   [6:0] grp_update_linear_cost_fu_537_p_1_address1;
wire    grp_update_linear_cost_fu_537_p_1_ce1;
wire    grp_update_linear_cost_fu_537_p_1_we1;
wire   [31:0] grp_update_linear_cost_fu_537_p_1_d1;
wire   [3:0] grp_update_linear_cost_fu_537_tiny_x1_address0;
wire    grp_update_linear_cost_fu_537_tiny_x1_ce0;
wire    grp_update_linear_cost_fu_537_tiny_x1_we0;
wire   [31:0] grp_update_linear_cost_fu_537_tiny_x1_d0;
wire   [3:0] grp_update_linear_cost_fu_537_tiny_x2_address0;
wire    grp_update_linear_cost_fu_537_tiny_x2_ce0;
wire    grp_update_linear_cost_fu_537_tiny_x2_we0;
wire   [31:0] grp_update_linear_cost_fu_537_tiny_x2_d0;
wire   [7:0] grp_update_linear_cost_fu_537_PinfT_1_address0;
wire    grp_update_linear_cost_fu_537_PinfT_1_ce0;
wire   [7:0] grp_update_linear_cost_fu_537_PinfT_1_address1;
wire    grp_update_linear_cost_fu_537_PinfT_1_ce1;
wire   [3:0] grp_update_linear_cost_fu_537_tiny_x3_address0;
wire    grp_update_linear_cost_fu_537_tiny_x3_ce0;
wire    grp_update_linear_cost_fu_537_tiny_x3_we0;
wire   [31:0] grp_update_linear_cost_fu_537_tiny_x3_d0;
wire   [3:0] grp_update_linear_cost_fu_537_tiny_Q_address0;
wire    grp_update_linear_cost_fu_537_tiny_Q_ce0;
wire    grp_backward_pass_1_fu_575_ap_start;
wire    grp_backward_pass_1_fu_575_ap_done;
wire    grp_backward_pass_1_fu_575_ap_idle;
wire    grp_backward_pass_1_fu_575_ap_ready;
wire   [6:0] grp_backward_pass_1_fu_575_p_1_address0;
wire    grp_backward_pass_1_fu_575_p_1_ce0;
wire   [6:0] grp_backward_pass_1_fu_575_p_1_address1;
wire    grp_backward_pass_1_fu_575_p_1_ce1;
wire   [5:0] grp_backward_pass_1_fu_575_r_1_address0;
wire    grp_backward_pass_1_fu_575_r_1_ce0;
wire   [5:0] grp_backward_pass_1_fu_575_r_1_address1;
wire    grp_backward_pass_1_fu_575_r_1_ce1;
wire   [5:0] grp_backward_pass_1_fu_575_d_1_address0;
wire    grp_backward_pass_1_fu_575_d_1_ce0;
wire    grp_backward_pass_1_fu_575_d_1_we0;
wire   [31:0] grp_backward_pass_1_fu_575_d_1_d0;
wire   [5:0] grp_backward_pass_1_fu_575_d_1_address1;
wire    grp_backward_pass_1_fu_575_d_1_ce1;
wire    grp_backward_pass_1_fu_575_d_1_we1;
wire   [31:0] grp_backward_pass_1_fu_575_d_1_d1;
wire   [31:0] grp_backward_pass_1_fu_575_u1_0_o;
wire    grp_backward_pass_1_fu_575_u1_0_o_ap_vld;
wire   [5:0] grp_backward_pass_1_fu_575_BdynT_1_address0;
wire    grp_backward_pass_1_fu_575_BdynT_1_ce0;
wire   [5:0] grp_backward_pass_1_fu_575_BdynT_1_address1;
wire    grp_backward_pass_1_fu_575_BdynT_1_ce1;
wire   [31:0] grp_backward_pass_1_fu_575_u1_1_o;
wire    grp_backward_pass_1_fu_575_u1_1_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u1_2_o;
wire    grp_backward_pass_1_fu_575_u1_2_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u1_3_o;
wire    grp_backward_pass_1_fu_575_u1_3_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u2_0_o;
wire    grp_backward_pass_1_fu_575_u2_0_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u2_1_o;
wire    grp_backward_pass_1_fu_575_u2_1_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u2_2_o;
wire    grp_backward_pass_1_fu_575_u2_2_o_ap_vld;
wire   [31:0] grp_backward_pass_1_fu_575_u2_3_o;
wire    grp_backward_pass_1_fu_575_u2_3_o_ap_vld;
wire   [3:0] grp_backward_pass_1_fu_575_Quu_inv_1_address0;
wire    grp_backward_pass_1_fu_575_Quu_inv_1_ce0;
wire   [3:0] grp_backward_pass_1_fu_575_Quu_inv_1_address1;
wire    grp_backward_pass_1_fu_575_Quu_inv_1_ce1;
wire   [31:0] grp_backward_pass_1_fu_575_grp_fu_743_p_din0;
wire   [31:0] grp_backward_pass_1_fu_575_grp_fu_743_p_din1;
wire   [0:0] grp_backward_pass_1_fu_575_grp_fu_743_p_opcode;
wire    grp_backward_pass_1_fu_575_grp_fu_743_p_ce;
wire   [31:0] grp_backward_pass_1_fu_575_grp_fu_2073_p_din0;
wire   [31:0] grp_backward_pass_1_fu_575_grp_fu_2073_p_din1;
wire   [0:0] grp_backward_pass_1_fu_575_grp_fu_2073_p_opcode;
wire    grp_backward_pass_1_fu_575_grp_fu_2073_p_ce;
wire    grp_backward_pass_2_fu_606_ap_start;
wire    grp_backward_pass_2_fu_606_ap_done;
wire    grp_backward_pass_2_fu_606_ap_idle;
wire    grp_backward_pass_2_fu_606_ap_ready;
wire   [6:0] grp_backward_pass_2_fu_606_p_1_address0;
wire    grp_backward_pass_2_fu_606_p_1_ce0;
wire    grp_backward_pass_2_fu_606_p_1_we0;
wire   [31:0] grp_backward_pass_2_fu_606_p_1_d0;
wire   [6:0] grp_backward_pass_2_fu_606_p_1_address1;
wire    grp_backward_pass_2_fu_606_p_1_ce1;
wire   [5:0] grp_backward_pass_2_fu_606_r_1_address0;
wire    grp_backward_pass_2_fu_606_r_1_ce0;
wire   [5:0] grp_backward_pass_2_fu_606_r_1_address1;
wire    grp_backward_pass_2_fu_606_r_1_ce1;
wire   [6:0] grp_backward_pass_2_fu_606_q_1_address0;
wire    grp_backward_pass_2_fu_606_q_1_ce0;
wire   [6:0] grp_backward_pass_2_fu_606_q_1_address1;
wire    grp_backward_pass_2_fu_606_q_1_ce1;
wire   [7:0] grp_backward_pass_2_fu_606_AmBKt_1_address0;
wire    grp_backward_pass_2_fu_606_AmBKt_1_ce0;
wire   [7:0] grp_backward_pass_2_fu_606_AmBKt_1_address1;
wire    grp_backward_pass_2_fu_606_AmBKt_1_ce1;
wire   [3:0] grp_backward_pass_2_fu_606_tiny_x1_address0;
wire    grp_backward_pass_2_fu_606_tiny_x1_ce0;
wire    grp_backward_pass_2_fu_606_tiny_x1_we0;
wire   [31:0] grp_backward_pass_2_fu_606_tiny_x1_d0;
wire   [5:0] grp_backward_pass_2_fu_606_KinfT_1_address0;
wire    grp_backward_pass_2_fu_606_KinfT_1_ce0;
wire   [5:0] grp_backward_pass_2_fu_606_KinfT_1_address1;
wire    grp_backward_pass_2_fu_606_KinfT_1_ce1;
wire   [3:0] grp_backward_pass_2_fu_606_tiny_x2_address0;
wire    grp_backward_pass_2_fu_606_tiny_x2_ce0;
wire    grp_backward_pass_2_fu_606_tiny_x2_we0;
wire   [31:0] grp_backward_pass_2_fu_606_tiny_x2_d0;
wire   [3:0] grp_backward_pass_2_fu_606_tiny_x3_address0;
wire    grp_backward_pass_2_fu_606_tiny_x3_ce0;
wire    grp_backward_pass_2_fu_606_tiny_x3_we0;
wire   [31:0] grp_backward_pass_2_fu_606_tiny_x3_d0;
wire   [31:0] grp_backward_pass_2_fu_606_grp_fu_743_p_din0;
wire   [31:0] grp_backward_pass_2_fu_606_grp_fu_743_p_din1;
wire   [1:0] grp_backward_pass_2_fu_606_grp_fu_743_p_opcode;
wire    grp_backward_pass_2_fu_606_grp_fu_743_p_ce;
wire   [31:0] grp_backward_pass_2_fu_606_grp_fu_2073_p_din0;
wire   [31:0] grp_backward_pass_2_fu_606_grp_fu_2073_p_din1;
wire   [0:0] grp_backward_pass_2_fu_606_grp_fu_2073_p_opcode;
wire    grp_backward_pass_2_fu_606_grp_fu_2073_p_ce;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_ready;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_d0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din1;
wire   [0:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_opcode;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_ce;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_ready;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_d0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din1;
wire   [0:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_opcode;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_ce;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_ready;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_d0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_ready;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_d0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_ready;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out_ap_vld;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_ready;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_d0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din1;
wire   [0:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_opcode;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_ce;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_ready;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out_ap_vld;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_ready;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_d0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din1;
wire   [0:0] grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_opcode;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_ce;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_ready;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_d0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_ready;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_d0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_ready;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_max_2_out;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_max_2_out_ap_vld;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_ready;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_max_4_out;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_max_4_out_ap_vld;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_ready;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_ce0;
wire   [6:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_d0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_done;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_idle;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_ready;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_ce0;
wire   [5:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_address0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_ce0;
wire    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_we0;
wire   [31:0] grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_d0;
reg   [2:0] i_33_reg_332;
wire   [0:0] icmp_ln174_fu_892_p2;
reg   [3:0] j_10_reg_343;
reg   [31:0] add1213_i_i_i_reg_354;
reg   [2:0] j_reg_366;
wire    ap_CS_fsm_state10;
reg   [2:0] j_11_reg_377;
wire   [0:0] icmp_ln72_fu_1097_p2;
reg   [4:0] i_34_reg_388;
wire    ap_CS_fsm_state22;
reg   [3:0] i_41_reg_399;
wire    ap_CS_fsm_state33;
reg   [2:0] i_37_reg_411;
reg   [3:0] j_13_reg_422;
reg   [31:0] add1213_i_i_i_i_reg_433;
reg   [2:0] j_12_reg_445;
wire    ap_CS_fsm_state31;
reg   [2:0] j_14_reg_456;
wire   [0:0] icmp_ln72_1_fu_1436_p2;
reg    grp_update_slack_fu_467_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state34;
reg    grp_forward_pass_2_fu_499_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_update_dual_fu_517_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state36;
reg    grp_update_linear_cost_fu_537_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state38;
reg    grp_backward_pass_1_fu_575_ap_start_reg;
wire    ap_CS_fsm_state20;
reg    grp_backward_pass_2_fu_606_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state71;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state75;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state77;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg;
wire    ap_CS_fsm_state79;
wire   [0:0] and_ln257_fu_1787_p2;
wire    ap_CS_fsm_state80;
reg    grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg;
wire   [63:0] zext_ln136_15_fu_960_p1;
wire   [63:0] zext_ln136_fu_986_p1;
wire   [63:0] zext_ln178_1_fu_1024_p1;
wire   [63:0] zext_ln73_1_fu_1092_p1;
wire   [63:0] zext_ln136_18_fu_1299_p1;
wire   [63:0] zext_ln136_12_fu_1325_p1;
wire   [63:0] zext_ln178_3_fu_1363_p1;
wire   [63:0] zext_ln73_3_fu_1431_p1;
wire   [31:0] add_ln270_fu_1793_p2;
reg   [3:0] i_35_fu_224;
reg   [6:0] i_fu_244;
wire   [31:0] bitcast_ln73_2_fu_1137_p1;
wire   [31:0] bitcast_ln73_4_fu_1476_p1;
reg   [31:0] grp_fu_743_p0;
reg   [31:0] grp_fu_743_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state27;
reg   [31:0] grp_fu_750_p0;
reg   [31:0] grp_fu_750_p1;
reg   [31:0] grp_fu_760_p0;
reg   [31:0] grp_fu_760_p1;
reg   [31:0] grp_fu_764_p0;
reg   [31:0] grp_fu_764_p1;
wire   [2:0] trunc_ln178_fu_862_p1;
wire   [6:0] tmp_17_fu_878_p3;
wire   [6:0] zext_ln136_13_fu_874_p1;
wire   [3:0] p_shl1_fu_933_p3;
wire   [5:0] p_shl_fu_925_p3;
wire   [5:0] p_shl1_cast_fu_941_p1;
wire   [6:0] zext_ln136_14_fu_951_p1;
wire   [6:0] add_ln136_8_fu_955_p2;
wire   [5:0] zext_ln135_fu_965_p1;
wire   [5:0] add_ln136_fu_981_p2;
wire   [5:0] zext_ln178_fu_1015_p1;
wire   [5:0] add_ln178_fu_1019_p2;
wire   [1:0] tmp_s_fu_1045_p5;
wire   [5:0] zext_ln73_fu_1083_p1;
wire   [5:0] add_ln73_fu_1087_p2;
wire   [1:0] tmp_11_fu_1113_p5;
wire   [31:0] tmp_11_fu_1113_p6;
wire   [31:0] bitcast_ln73_fu_1127_p1;
wire   [31:0] xor_ln73_fu_1131_p2;
wire  signed [6:0] sext_ln236_fu_1153_p1;
wire   [2:0] trunc_ln178_2_fu_1188_p1;
wire   [6:0] tmp_19_fu_1204_p3;
wire   [6:0] zext_ln136_16_fu_1200_p1;
wire   [1:0] grp_fu_1242_p1;
wire   [3:0] p_shl3_fu_1272_p3;
wire   [5:0] p_shl2_fu_1264_p3;
wire   [5:0] p_shl3_cast_fu_1280_p1;
wire   [6:0] zext_ln136_17_fu_1290_p1;
wire   [6:0] add_ln136_9_fu_1294_p2;
wire   [5:0] zext_ln135_1_fu_1304_p1;
wire   [5:0] add_ln136_1_fu_1320_p2;
wire   [5:0] zext_ln178_2_fu_1354_p1;
wire   [5:0] add_ln178_1_fu_1358_p2;
wire   [1:0] tmp_12_fu_1384_p5;
wire   [5:0] zext_ln73_2_fu_1422_p1;
wire   [5:0] add_ln73_1_fu_1426_p2;
wire   [1:0] tmp_13_fu_1452_p5;
wire   [31:0] tmp_13_fu_1452_p6;
wire   [31:0] bitcast_ln73_3_fu_1466_p1;
wire   [31:0] xor_ln73_1_fu_1470_p2;
wire   [0:0] grp_fu_1242_p2;
wire   [31:0] bitcast_ln255_fu_1513_p1;
wire   [31:0] bitcast_ln255_1_fu_1531_p1;
wire   [7:0] tmp_20_fu_1517_p4;
wire   [22:0] trunc_ln255_fu_1527_p1;
wire   [0:0] icmp_ln255_1_fu_1555_p2;
wire   [0:0] icmp_ln255_fu_1549_p2;
wire   [7:0] tmp_21_fu_1535_p4;
wire   [22:0] trunc_ln255_1_fu_1545_p1;
wire   [0:0] icmp_ln255_3_fu_1573_p2;
wire   [0:0] icmp_ln255_2_fu_1567_p2;
wire   [0:0] or_ln255_fu_1561_p2;
wire   [0:0] or_ln255_1_fu_1579_p2;
wire   [0:0] and_ln255_1_fu_1585_p2;
wire   [0:0] grp_fu_760_p2;
wire   [31:0] bitcast_ln256_fu_1597_p1;
wire   [7:0] tmp_23_fu_1601_p4;
wire   [22:0] trunc_ln256_fu_1611_p1;
wire   [0:0] icmp_ln256_1_fu_1621_p2;
wire   [0:0] icmp_ln256_fu_1615_p2;
wire   [0:0] or_ln256_fu_1627_p2;
wire   [0:0] and_ln256_fu_1633_p2;
wire   [0:0] grp_fu_764_p2;
wire   [0:0] and_ln255_2_fu_1591_p2;
wire   [0:0] and_ln256_1_fu_1639_p2;
wire   [31:0] bitcast_ln257_fu_1657_p1;
wire   [31:0] bitcast_ln257_1_fu_1674_p1;
wire   [7:0] tmp_25_fu_1660_p4;
wire   [22:0] trunc_ln257_fu_1670_p1;
wire   [0:0] icmp_ln257_1_fu_1698_p2;
wire   [0:0] icmp_ln257_fu_1692_p2;
wire   [7:0] tmp_26_fu_1678_p4;
wire   [22:0] trunc_ln257_1_fu_1688_p1;
wire   [0:0] icmp_ln257_3_fu_1716_p2;
wire   [0:0] icmp_ln257_2_fu_1710_p2;
wire   [0:0] or_ln257_fu_1704_p2;
wire   [0:0] or_ln257_1_fu_1722_p2;
wire   [0:0] and_ln257_1_fu_1728_p2;
wire   [31:0] bitcast_ln258_fu_1740_p1;
wire   [7:0] tmp_28_fu_1743_p4;
wire   [22:0] trunc_ln258_fu_1753_p1;
wire   [0:0] icmp_ln258_1_fu_1763_p2;
wire   [0:0] icmp_ln258_fu_1757_p2;
wire   [0:0] or_ln258_fu_1769_p2;
wire   [0:0] and_ln258_fu_1775_p2;
wire   [0:0] and_ln257_2_fu_1734_p2;
wire   [0:0] and_ln258_1_fu_1781_p2;
reg   [1:0] grp_fu_743_opcode;
reg    grp_fu_743_ce;
reg    grp_fu_1242_ap_start;
wire    grp_fu_1242_ap_done;
reg    grp_fu_1242_ce;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state67;
wire   [31:0] grp_fu_2073_p2;
reg   [31:0] grp_fu_2073_p0;
reg   [31:0] grp_fu_2073_p1;
reg   [1:0] grp_fu_2073_opcode;
reg    grp_fu_2073_ce;
reg   [79:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_block_state69_on_subcall_done;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_block_state71_on_subcall_done;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_block_state73_on_subcall_done;
reg    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
reg    ap_block_state75_on_subcall_done;
reg    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
reg    ap_block_state77_on_subcall_done;
reg    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_block_state80_on_subcall_done;
reg    ap_ST_fsm_state80_blk;
wire   [31:0] grp_fu_1242_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 80'd1;
#0 u1_0 = 32'd0;
#0 u1_1 = 32'd0;
#0 u1_2 = 32'd0;
#0 u1_3 = 32'd0;
#0 u2_0 = 32'd0;
#0 u2_1 = 32'd0;
#0 u2_2 = 32'd0;
#0 u2_3 = 32'd0;
#0 grp_update_slack_fu_467_ap_start_reg = 1'b0;
#0 grp_forward_pass_2_fu_499_ap_start_reg = 1'b0;
#0 grp_update_dual_fu_517_ap_start_reg = 1'b0;
#0 grp_update_linear_cost_fu_537_ap_start_reg = 1'b0;
#0 grp_backward_pass_1_fu_575_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_fu_606_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg = 1'b0;
#0 grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg = 1'b0;
end

tracking_tiny_solve_d_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
d_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_1_address0),
    .ce0(d_1_ce0),
    .we0(d_1_we0),
    .d0(grp_backward_pass_1_fu_575_d_1_d0),
    .q0(d_1_q0),
    .address1(grp_backward_pass_1_fu_575_d_1_address1),
    .ce1(d_1_ce1),
    .we1(d_1_we1),
    .d1(grp_backward_pass_1_fu_575_d_1_d1),
    .q1(d_1_q1)
);

tracking_tiny_solve_tiny_x1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
tiny_x1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tiny_x1_address0),
    .ce0(tiny_x1_ce0),
    .we0(tiny_x1_we0),
    .d0(tiny_x1_d0),
    .q0(tiny_x1_q0)
);

tracking_tiny_solve_tiny_x1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
tiny_x2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tiny_x2_address0),
    .ce0(tiny_x2_ce0),
    .we0(tiny_x2_we0),
    .d0(tiny_x2_d0),
    .q0(tiny_x2_q0)
);

tracking_tiny_solve_y_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
y_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(y_1_address0),
    .ce0(y_1_ce0),
    .we0(y_1_we0),
    .d0(grp_update_dual_fu_517_y_1_d0),
    .q0(y_1_q0)
);

tracking_tiny_solve_y_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
znew_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(znew_1_address0),
    .ce0(znew_1_ce0),
    .we0(znew_1_we0),
    .d0(grp_update_slack_fu_467_znew_1_d0),
    .q0(znew_1_q0)
);

tracking_tiny_solve_y_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
m1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m1_1_address0),
    .ce0(m1_1_ce0),
    .we0(m1_1_we0),
    .d0(m1_1_d0),
    .q0(m1_1_q0)
);

tracking_tiny_solve_g_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
g_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_1_address0),
    .ce0(g_1_ce0),
    .we0(g_1_we0),
    .d0(grp_update_dual_fu_517_g_1_d0),
    .q0(g_1_q0),
    .address1(grp_update_linear_cost_fu_537_g_1_address1),
    .ce1(g_1_ce1),
    .q1(g_1_q1)
);

tracking_tiny_solve_g_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
vnew_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(vnew_1_address0),
    .ce0(vnew_1_ce0),
    .we0(vnew_1_we0),
    .d0(grp_update_slack_fu_467_vnew_1_d0),
    .q0(vnew_1_q0),
    .address1(grp_update_linear_cost_fu_537_vnew_1_address1),
    .ce1(vnew_1_ce1),
    .q1(vnew_1_q1)
);

tracking_tiny_solve_s1_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
s1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s1_1_address0),
    .ce0(s1_1_ce0),
    .we0(s1_1_we0),
    .d0(s1_1_d0),
    .q0(s1_1_q0)
);

tracking_tiny_solve_r_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
r_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_1_address0),
    .ce0(r_1_ce0),
    .we0(r_1_we0),
    .d0(grp_update_linear_cost_fu_537_r_1_d0),
    .q0(r_1_q0),
    .address1(r_1_address1),
    .ce1(r_1_ce1),
    .q1(r_1_q1)
);

tracking_tiny_solve_s1_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
s2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s2_1_address0),
    .ce0(s2_1_ce0),
    .we0(s2_1_we0),
    .d0(s2_1_d0),
    .q0(s2_1_q0)
);

tracking_tiny_solve_q_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
q_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_1_address0),
    .ce0(q_1_ce0),
    .we0(q_1_we0),
    .d0(grp_update_linear_cost_fu_537_q_1_d0),
    .q0(q_1_q0),
    .address1(q_1_address1),
    .ce1(q_1_ce1),
    .we1(q_1_we1),
    .d1(grp_update_linear_cost_fu_537_q_1_d1),
    .q1(q_1_q1)
);

tracking_tiny_solve_q_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
p_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_1_address0),
    .ce0(p_1_ce0),
    .we0(p_1_we0),
    .d0(p_1_d0),
    .q0(p_1_q0),
    .address1(p_1_address1),
    .ce1(p_1_ce1),
    .we1(p_1_we1),
    .d1(grp_update_linear_cost_fu_537_p_1_d1),
    .q1(p_1_q1)
);

tracking_tiny_solve_tiny_x1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
tiny_x3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tiny_x3_address0),
    .ce0(tiny_x3_ce0),
    .we0(tiny_x3_we0),
    .d0(tiny_x3_d0),
    .q0(tiny_x3_q0)
);

tracking_tiny_solve_s1_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
v_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v_1_address0),
    .ce0(v_1_ce0),
    .we0(v_1_we0),
    .d0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_d0),
    .q0(v_1_q0)
);

tracking_tiny_solve_y_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
m2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(m2_1_address0),
    .ce0(m2_1_ce0),
    .we0(m2_1_we0),
    .d0(m2_1_d0),
    .q0(m2_1_q0)
);

tracking_tiny_solve_y_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
z_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(z_1_address0),
    .ce0(z_1_ce0),
    .we0(z_1_we0),
    .d0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_d0),
    .q0(z_1_q0)
);

tracking_update_slack grp_update_slack_fu_467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_slack_fu_467_ap_start),
    .ap_done(grp_update_slack_fu_467_ap_done),
    .ap_idle(grp_update_slack_fu_467_ap_idle),
    .ap_ready(grp_update_slack_fu_467_ap_ready),
    .u_1_address0(grp_update_slack_fu_467_u_1_address0),
    .u_1_ce0(grp_update_slack_fu_467_u_1_ce0),
    .u_1_q0(u_1_q0),
    .y_1_address0(grp_update_slack_fu_467_y_1_address0),
    .y_1_ce0(grp_update_slack_fu_467_y_1_ce0),
    .y_1_q0(y_1_q0),
    .znew_1_address0(grp_update_slack_fu_467_znew_1_address0),
    .znew_1_ce0(grp_update_slack_fu_467_znew_1_ce0),
    .znew_1_we0(grp_update_slack_fu_467_znew_1_we0),
    .znew_1_d0(grp_update_slack_fu_467_znew_1_d0),
    .znew_1_q0(znew_1_q0),
    .tiny_en_input_bound(tiny_en_input_bound),
    .u_min_1_address0(grp_update_slack_fu_467_u_min_1_address0),
    .u_min_1_ce0(grp_update_slack_fu_467_u_min_1_ce0),
    .u_min_1_q0(u_min_1_q0),
    .m1_1_address0(grp_update_slack_fu_467_m1_1_address0),
    .m1_1_ce0(grp_update_slack_fu_467_m1_1_ce0),
    .m1_1_we0(grp_update_slack_fu_467_m1_1_we0),
    .m1_1_d0(grp_update_slack_fu_467_m1_1_d0),
    .m1_1_q0(m1_1_q0),
    .u_max_1_address0(grp_update_slack_fu_467_u_max_1_address0),
    .u_max_1_ce0(grp_update_slack_fu_467_u_max_1_ce0),
    .u_max_1_q0(u_max_1_q0),
    .x_1_address0(grp_update_slack_fu_467_x_1_address0),
    .x_1_ce0(grp_update_slack_fu_467_x_1_ce0),
    .x_1_q0(x_1_q0),
    .g_1_address0(grp_update_slack_fu_467_g_1_address0),
    .g_1_ce0(grp_update_slack_fu_467_g_1_ce0),
    .g_1_q0(g_1_q0),
    .vnew_1_address0(grp_update_slack_fu_467_vnew_1_address0),
    .vnew_1_ce0(grp_update_slack_fu_467_vnew_1_ce0),
    .vnew_1_we0(grp_update_slack_fu_467_vnew_1_we0),
    .vnew_1_d0(grp_update_slack_fu_467_vnew_1_d0),
    .vnew_1_q0(vnew_1_q0),
    .tiny_en_state_bound(tiny_en_state_bound),
    .x_min_1_address0(grp_update_slack_fu_467_x_min_1_address0),
    .x_min_1_ce0(grp_update_slack_fu_467_x_min_1_ce0),
    .x_min_1_q0(x_min_1_q0),
    .s1_1_address0(grp_update_slack_fu_467_s1_1_address0),
    .s1_1_ce0(grp_update_slack_fu_467_s1_1_ce0),
    .s1_1_we0(grp_update_slack_fu_467_s1_1_we0),
    .s1_1_d0(grp_update_slack_fu_467_s1_1_d0),
    .s1_1_q0(s1_1_q0),
    .x_max_1_address0(grp_update_slack_fu_467_x_max_1_address0),
    .x_max_1_ce0(grp_update_slack_fu_467_x_max_1_ce0),
    .x_max_1_q0(x_max_1_q0)
);

tracking_forward_pass_2 grp_forward_pass_2_fu_499(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_forward_pass_2_fu_499_ap_start),
    .ap_done(grp_forward_pass_2_fu_499_ap_done),
    .ap_idle(grp_forward_pass_2_fu_499_ap_idle),
    .ap_ready(grp_forward_pass_2_fu_499_ap_ready),
    .i(grp_forward_pass_2_fu_499_i),
    .x_1_address0(grp_forward_pass_2_fu_499_x_1_address0),
    .x_1_ce0(grp_forward_pass_2_fu_499_x_1_ce0),
    .x_1_we0(grp_forward_pass_2_fu_499_x_1_we0),
    .x_1_d0(grp_forward_pass_2_fu_499_x_1_d0),
    .x_1_q0(x_1_q0),
    .x_1_address1(grp_forward_pass_2_fu_499_x_1_address1),
    .x_1_ce1(grp_forward_pass_2_fu_499_x_1_ce1),
    .x_1_q1(x_1_q1),
    .u_1_address0(grp_forward_pass_2_fu_499_u_1_address0),
    .u_1_ce0(grp_forward_pass_2_fu_499_u_1_ce0),
    .u_1_q0(u_1_q0),
    .u_1_address1(grp_forward_pass_2_fu_499_u_1_address1),
    .u_1_ce1(grp_forward_pass_2_fu_499_u_1_ce1),
    .u_1_q1(u_1_q1),
    .Adyn_1_address0(grp_forward_pass_2_fu_499_Adyn_1_address0),
    .Adyn_1_ce0(grp_forward_pass_2_fu_499_Adyn_1_ce0),
    .Adyn_1_q0(Adyn_1_q0),
    .Adyn_1_address1(grp_forward_pass_2_fu_499_Adyn_1_address1),
    .Adyn_1_ce1(grp_forward_pass_2_fu_499_Adyn_1_ce1),
    .Adyn_1_q1(Adyn_1_q1),
    .tiny_x1_address0(grp_forward_pass_2_fu_499_tiny_x1_address0),
    .tiny_x1_ce0(grp_forward_pass_2_fu_499_tiny_x1_ce0),
    .tiny_x1_we0(grp_forward_pass_2_fu_499_tiny_x1_we0),
    .tiny_x1_d0(grp_forward_pass_2_fu_499_tiny_x1_d0),
    .tiny_x1_q0(tiny_x1_q0),
    .Bdyn_1_address0(grp_forward_pass_2_fu_499_Bdyn_1_address0),
    .Bdyn_1_ce0(grp_forward_pass_2_fu_499_Bdyn_1_ce0),
    .Bdyn_1_q0(Bdyn_1_q0),
    .Bdyn_1_address1(grp_forward_pass_2_fu_499_Bdyn_1_address1),
    .Bdyn_1_ce1(grp_forward_pass_2_fu_499_Bdyn_1_ce1),
    .Bdyn_1_q1(Bdyn_1_q1),
    .tiny_x2_address0(grp_forward_pass_2_fu_499_tiny_x2_address0),
    .tiny_x2_ce0(grp_forward_pass_2_fu_499_tiny_x2_ce0),
    .tiny_x2_we0(grp_forward_pass_2_fu_499_tiny_x2_we0),
    .tiny_x2_d0(grp_forward_pass_2_fu_499_tiny_x2_d0),
    .tiny_x2_q0(tiny_x2_q0)
);

tracking_update_dual grp_update_dual_fu_517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_dual_fu_517_ap_start),
    .ap_done(grp_update_dual_fu_517_ap_done),
    .ap_idle(grp_update_dual_fu_517_ap_idle),
    .ap_ready(grp_update_dual_fu_517_ap_ready),
    .y_1_address0(grp_update_dual_fu_517_y_1_address0),
    .y_1_ce0(grp_update_dual_fu_517_y_1_ce0),
    .y_1_we0(grp_update_dual_fu_517_y_1_we0),
    .y_1_d0(grp_update_dual_fu_517_y_1_d0),
    .y_1_q0(y_1_q0),
    .u_1_address0(grp_update_dual_fu_517_u_1_address0),
    .u_1_ce0(grp_update_dual_fu_517_u_1_ce0),
    .u_1_q0(u_1_q0),
    .m1_1_address0(grp_update_dual_fu_517_m1_1_address0),
    .m1_1_ce0(grp_update_dual_fu_517_m1_1_ce0),
    .m1_1_we0(grp_update_dual_fu_517_m1_1_we0),
    .m1_1_d0(grp_update_dual_fu_517_m1_1_d0),
    .m1_1_q0(m1_1_q0),
    .g_1_address0(grp_update_dual_fu_517_g_1_address0),
    .g_1_ce0(grp_update_dual_fu_517_g_1_ce0),
    .g_1_we0(grp_update_dual_fu_517_g_1_we0),
    .g_1_d0(grp_update_dual_fu_517_g_1_d0),
    .g_1_q0(g_1_q0),
    .x_1_address0(grp_update_dual_fu_517_x_1_address0),
    .x_1_ce0(grp_update_dual_fu_517_x_1_ce0),
    .x_1_q0(x_1_q0),
    .s1_1_address0(grp_update_dual_fu_517_s1_1_address0),
    .s1_1_ce0(grp_update_dual_fu_517_s1_1_ce0),
    .s1_1_we0(grp_update_dual_fu_517_s1_1_we0),
    .s1_1_d0(grp_update_dual_fu_517_s1_1_d0),
    .s1_1_q0(s1_1_q0),
    .vnew_1_address0(grp_update_dual_fu_517_vnew_1_address0),
    .vnew_1_ce0(grp_update_dual_fu_517_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .znew_1_address0(grp_update_dual_fu_517_znew_1_address0),
    .znew_1_ce0(grp_update_dual_fu_517_znew_1_ce0),
    .znew_1_q0(znew_1_q0)
);

tracking_update_linear_cost grp_update_linear_cost_fu_537(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_update_linear_cost_fu_537_ap_start),
    .ap_done(grp_update_linear_cost_fu_537_ap_done),
    .ap_idle(grp_update_linear_cost_fu_537_ap_idle),
    .ap_ready(grp_update_linear_cost_fu_537_ap_ready),
    .znew_1_address0(grp_update_linear_cost_fu_537_znew_1_address0),
    .znew_1_ce0(grp_update_linear_cost_fu_537_znew_1_ce0),
    .znew_1_q0(znew_1_q0),
    .y_1_address0(grp_update_linear_cost_fu_537_y_1_address0),
    .y_1_ce0(grp_update_linear_cost_fu_537_y_1_ce0),
    .y_1_q0(y_1_q0),
    .m1_1_address0(grp_update_linear_cost_fu_537_m1_1_address0),
    .m1_1_ce0(grp_update_linear_cost_fu_537_m1_1_ce0),
    .m1_1_we0(grp_update_linear_cost_fu_537_m1_1_we0),
    .m1_1_d0(grp_update_linear_cost_fu_537_m1_1_d0),
    .m1_1_q0(m1_1_q0),
    .tiny_rho(tiny_rho),
    .r_1_address0(grp_update_linear_cost_fu_537_r_1_address0),
    .r_1_ce0(grp_update_linear_cost_fu_537_r_1_ce0),
    .r_1_we0(grp_update_linear_cost_fu_537_r_1_we0),
    .r_1_d0(grp_update_linear_cost_fu_537_r_1_d0),
    .vnew_1_address0(grp_update_linear_cost_fu_537_vnew_1_address0),
    .vnew_1_ce0(grp_update_linear_cost_fu_537_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .vnew_1_address1(grp_update_linear_cost_fu_537_vnew_1_address1),
    .vnew_1_ce1(grp_update_linear_cost_fu_537_vnew_1_ce1),
    .vnew_1_q1(vnew_1_q1),
    .g_1_address0(grp_update_linear_cost_fu_537_g_1_address0),
    .g_1_ce0(grp_update_linear_cost_fu_537_g_1_ce0),
    .g_1_q0(g_1_q0),
    .g_1_address1(grp_update_linear_cost_fu_537_g_1_address1),
    .g_1_ce1(grp_update_linear_cost_fu_537_g_1_ce1),
    .g_1_q1(g_1_q1),
    .s1_1_address0(grp_update_linear_cost_fu_537_s1_1_address0),
    .s1_1_ce0(grp_update_linear_cost_fu_537_s1_1_ce0),
    .s1_1_we0(grp_update_linear_cost_fu_537_s1_1_we0),
    .s1_1_d0(grp_update_linear_cost_fu_537_s1_1_d0),
    .s1_1_q0(s1_1_q0),
    .s2_1_address0(grp_update_linear_cost_fu_537_s2_1_address0),
    .s2_1_ce0(grp_update_linear_cost_fu_537_s2_1_ce0),
    .s2_1_we0(grp_update_linear_cost_fu_537_s2_1_we0),
    .s2_1_d0(grp_update_linear_cost_fu_537_s2_1_d0),
    .s2_1_q0(s2_1_q0),
    .q_1_address0(grp_update_linear_cost_fu_537_q_1_address0),
    .q_1_ce0(grp_update_linear_cost_fu_537_q_1_ce0),
    .q_1_we0(grp_update_linear_cost_fu_537_q_1_we0),
    .q_1_d0(grp_update_linear_cost_fu_537_q_1_d0),
    .q_1_q0(q_1_q0),
    .q_1_address1(grp_update_linear_cost_fu_537_q_1_address1),
    .q_1_ce1(grp_update_linear_cost_fu_537_q_1_ce1),
    .q_1_we1(grp_update_linear_cost_fu_537_q_1_we1),
    .q_1_d1(grp_update_linear_cost_fu_537_q_1_d1),
    .q_1_q1(q_1_q1),
    .Xref_1_address0(grp_update_linear_cost_fu_537_Xref_1_address0),
    .Xref_1_ce0(grp_update_linear_cost_fu_537_Xref_1_ce0),
    .Xref_1_q0(Xref_1_q0),
    .Xref_1_address1(grp_update_linear_cost_fu_537_Xref_1_address1),
    .Xref_1_ce1(grp_update_linear_cost_fu_537_Xref_1_ce1),
    .Xref_1_q1(Xref_1_q1),
    .p_1_address0(grp_update_linear_cost_fu_537_p_1_address0),
    .p_1_ce0(grp_update_linear_cost_fu_537_p_1_ce0),
    .p_1_we0(grp_update_linear_cost_fu_537_p_1_we0),
    .p_1_d0(grp_update_linear_cost_fu_537_p_1_d0),
    .p_1_q0(p_1_q0),
    .p_1_address1(grp_update_linear_cost_fu_537_p_1_address1),
    .p_1_ce1(grp_update_linear_cost_fu_537_p_1_ce1),
    .p_1_we1(grp_update_linear_cost_fu_537_p_1_we1),
    .p_1_d1(grp_update_linear_cost_fu_537_p_1_d1),
    .p_1_q1(p_1_q1),
    .tiny_x1_address0(grp_update_linear_cost_fu_537_tiny_x1_address0),
    .tiny_x1_ce0(grp_update_linear_cost_fu_537_tiny_x1_ce0),
    .tiny_x1_we0(grp_update_linear_cost_fu_537_tiny_x1_we0),
    .tiny_x1_d0(grp_update_linear_cost_fu_537_tiny_x1_d0),
    .tiny_x1_q0(tiny_x1_q0),
    .tiny_x2_address0(grp_update_linear_cost_fu_537_tiny_x2_address0),
    .tiny_x2_ce0(grp_update_linear_cost_fu_537_tiny_x2_ce0),
    .tiny_x2_we0(grp_update_linear_cost_fu_537_tiny_x2_we0),
    .tiny_x2_d0(grp_update_linear_cost_fu_537_tiny_x2_d0),
    .tiny_x2_q0(tiny_x2_q0),
    .PinfT_1_address0(grp_update_linear_cost_fu_537_PinfT_1_address0),
    .PinfT_1_ce0(grp_update_linear_cost_fu_537_PinfT_1_ce0),
    .PinfT_1_q0(PinfT_1_q0),
    .PinfT_1_address1(grp_update_linear_cost_fu_537_PinfT_1_address1),
    .PinfT_1_ce1(grp_update_linear_cost_fu_537_PinfT_1_ce1),
    .PinfT_1_q1(PinfT_1_q1),
    .tiny_x3_address0(grp_update_linear_cost_fu_537_tiny_x3_address0),
    .tiny_x3_ce0(grp_update_linear_cost_fu_537_tiny_x3_ce0),
    .tiny_x3_we0(grp_update_linear_cost_fu_537_tiny_x3_we0),
    .tiny_x3_d0(grp_update_linear_cost_fu_537_tiny_x3_d0),
    .tiny_x3_q0(tiny_x3_q0),
    .tiny_Q_address0(grp_update_linear_cost_fu_537_tiny_Q_address0),
    .tiny_Q_ce0(grp_update_linear_cost_fu_537_tiny_Q_ce0),
    .tiny_Q_q0(tiny_Q_q0)
);

tracking_backward_pass_1 grp_backward_pass_1_fu_575(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_1_fu_575_ap_start),
    .ap_done(grp_backward_pass_1_fu_575_ap_done),
    .ap_idle(grp_backward_pass_1_fu_575_ap_idle),
    .ap_ready(grp_backward_pass_1_fu_575_ap_ready),
    .i(trunc_ln163_reg_1947),
    .p_1_address0(grp_backward_pass_1_fu_575_p_1_address0),
    .p_1_ce0(grp_backward_pass_1_fu_575_p_1_ce0),
    .p_1_q0(p_1_q0),
    .p_1_address1(grp_backward_pass_1_fu_575_p_1_address1),
    .p_1_ce1(grp_backward_pass_1_fu_575_p_1_ce1),
    .p_1_q1(p_1_q1),
    .r_1_address0(grp_backward_pass_1_fu_575_r_1_address0),
    .r_1_ce0(grp_backward_pass_1_fu_575_r_1_ce0),
    .r_1_q0(r_1_q0),
    .r_1_address1(grp_backward_pass_1_fu_575_r_1_address1),
    .r_1_ce1(grp_backward_pass_1_fu_575_r_1_ce1),
    .r_1_q1(r_1_q1),
    .d_1_address0(grp_backward_pass_1_fu_575_d_1_address0),
    .d_1_ce0(grp_backward_pass_1_fu_575_d_1_ce0),
    .d_1_we0(grp_backward_pass_1_fu_575_d_1_we0),
    .d_1_d0(grp_backward_pass_1_fu_575_d_1_d0),
    .d_1_q0(d_1_q0),
    .d_1_address1(grp_backward_pass_1_fu_575_d_1_address1),
    .d_1_ce1(grp_backward_pass_1_fu_575_d_1_ce1),
    .d_1_we1(grp_backward_pass_1_fu_575_d_1_we1),
    .d_1_d1(grp_backward_pass_1_fu_575_d_1_d1),
    .d_1_q1(d_1_q1),
    .u1_0_i(u1_0),
    .u1_0_o(grp_backward_pass_1_fu_575_u1_0_o),
    .u1_0_o_ap_vld(grp_backward_pass_1_fu_575_u1_0_o_ap_vld),
    .BdynT_1_address0(grp_backward_pass_1_fu_575_BdynT_1_address0),
    .BdynT_1_ce0(grp_backward_pass_1_fu_575_BdynT_1_ce0),
    .BdynT_1_q0(BdynT_1_q0),
    .BdynT_1_address1(grp_backward_pass_1_fu_575_BdynT_1_address1),
    .BdynT_1_ce1(grp_backward_pass_1_fu_575_BdynT_1_ce1),
    .BdynT_1_q1(BdynT_1_q1),
    .u1_1_i(u1_1),
    .u1_1_o(grp_backward_pass_1_fu_575_u1_1_o),
    .u1_1_o_ap_vld(grp_backward_pass_1_fu_575_u1_1_o_ap_vld),
    .u1_2_i(u1_2),
    .u1_2_o(grp_backward_pass_1_fu_575_u1_2_o),
    .u1_2_o_ap_vld(grp_backward_pass_1_fu_575_u1_2_o_ap_vld),
    .u1_3_i(u1_3),
    .u1_3_o(grp_backward_pass_1_fu_575_u1_3_o),
    .u1_3_o_ap_vld(grp_backward_pass_1_fu_575_u1_3_o_ap_vld),
    .u2_0_i(u2_0),
    .u2_0_o(grp_backward_pass_1_fu_575_u2_0_o),
    .u2_0_o_ap_vld(grp_backward_pass_1_fu_575_u2_0_o_ap_vld),
    .u2_1_i(u2_1),
    .u2_1_o(grp_backward_pass_1_fu_575_u2_1_o),
    .u2_1_o_ap_vld(grp_backward_pass_1_fu_575_u2_1_o_ap_vld),
    .u2_2_i(u2_2),
    .u2_2_o(grp_backward_pass_1_fu_575_u2_2_o),
    .u2_2_o_ap_vld(grp_backward_pass_1_fu_575_u2_2_o_ap_vld),
    .u2_3_i(u2_3),
    .u2_3_o(grp_backward_pass_1_fu_575_u2_3_o),
    .u2_3_o_ap_vld(grp_backward_pass_1_fu_575_u2_3_o_ap_vld),
    .Quu_inv_1_address0(grp_backward_pass_1_fu_575_Quu_inv_1_address0),
    .Quu_inv_1_ce0(grp_backward_pass_1_fu_575_Quu_inv_1_ce0),
    .Quu_inv_1_q0(Quu_inv_1_q0),
    .Quu_inv_1_address1(grp_backward_pass_1_fu_575_Quu_inv_1_address1),
    .Quu_inv_1_ce1(grp_backward_pass_1_fu_575_Quu_inv_1_ce1),
    .Quu_inv_1_q1(Quu_inv_1_q1),
    .grp_fu_743_p_din0(grp_backward_pass_1_fu_575_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_backward_pass_1_fu_575_grp_fu_743_p_din1),
    .grp_fu_743_p_opcode(grp_backward_pass_1_fu_575_grp_fu_743_p_opcode),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_backward_pass_1_fu_575_grp_fu_743_p_ce),
    .grp_fu_2073_p_din0(grp_backward_pass_1_fu_575_grp_fu_2073_p_din0),
    .grp_fu_2073_p_din1(grp_backward_pass_1_fu_575_grp_fu_2073_p_din1),
    .grp_fu_2073_p_opcode(grp_backward_pass_1_fu_575_grp_fu_2073_p_opcode),
    .grp_fu_2073_p_dout0(grp_fu_2073_p2),
    .grp_fu_2073_p_ce(grp_backward_pass_1_fu_575_grp_fu_2073_p_ce)
);

tracking_backward_pass_2 grp_backward_pass_2_fu_606(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_fu_606_ap_start),
    .ap_done(grp_backward_pass_2_fu_606_ap_done),
    .ap_idle(grp_backward_pass_2_fu_606_ap_idle),
    .ap_ready(grp_backward_pass_2_fu_606_ap_ready),
    .i(trunc_ln163_reg_1947),
    .p_1_address0(grp_backward_pass_2_fu_606_p_1_address0),
    .p_1_ce0(grp_backward_pass_2_fu_606_p_1_ce0),
    .p_1_we0(grp_backward_pass_2_fu_606_p_1_we0),
    .p_1_d0(grp_backward_pass_2_fu_606_p_1_d0),
    .p_1_q0(p_1_q0),
    .p_1_address1(grp_backward_pass_2_fu_606_p_1_address1),
    .p_1_ce1(grp_backward_pass_2_fu_606_p_1_ce1),
    .p_1_q1(p_1_q1),
    .r_1_address0(grp_backward_pass_2_fu_606_r_1_address0),
    .r_1_ce0(grp_backward_pass_2_fu_606_r_1_ce0),
    .r_1_q0(r_1_q0),
    .r_1_address1(grp_backward_pass_2_fu_606_r_1_address1),
    .r_1_ce1(grp_backward_pass_2_fu_606_r_1_ce1),
    .r_1_q1(r_1_q1),
    .q_1_address0(grp_backward_pass_2_fu_606_q_1_address0),
    .q_1_ce0(grp_backward_pass_2_fu_606_q_1_ce0),
    .q_1_q0(q_1_q0),
    .q_1_address1(grp_backward_pass_2_fu_606_q_1_address1),
    .q_1_ce1(grp_backward_pass_2_fu_606_q_1_ce1),
    .q_1_q1(q_1_q1),
    .AmBKt_1_address0(grp_backward_pass_2_fu_606_AmBKt_1_address0),
    .AmBKt_1_ce0(grp_backward_pass_2_fu_606_AmBKt_1_ce0),
    .AmBKt_1_q0(AmBKt_1_q0),
    .AmBKt_1_address1(grp_backward_pass_2_fu_606_AmBKt_1_address1),
    .AmBKt_1_ce1(grp_backward_pass_2_fu_606_AmBKt_1_ce1),
    .AmBKt_1_q1(AmBKt_1_q1),
    .tiny_x1_address0(grp_backward_pass_2_fu_606_tiny_x1_address0),
    .tiny_x1_ce0(grp_backward_pass_2_fu_606_tiny_x1_ce0),
    .tiny_x1_we0(grp_backward_pass_2_fu_606_tiny_x1_we0),
    .tiny_x1_d0(grp_backward_pass_2_fu_606_tiny_x1_d0),
    .tiny_x1_q0(tiny_x1_q0),
    .KinfT_1_address0(grp_backward_pass_2_fu_606_KinfT_1_address0),
    .KinfT_1_ce0(grp_backward_pass_2_fu_606_KinfT_1_ce0),
    .KinfT_1_q0(KinfT_1_q0),
    .KinfT_1_address1(grp_backward_pass_2_fu_606_KinfT_1_address1),
    .KinfT_1_ce1(grp_backward_pass_2_fu_606_KinfT_1_ce1),
    .KinfT_1_q1(KinfT_1_q1),
    .tiny_x2_address0(grp_backward_pass_2_fu_606_tiny_x2_address0),
    .tiny_x2_ce0(grp_backward_pass_2_fu_606_tiny_x2_ce0),
    .tiny_x2_we0(grp_backward_pass_2_fu_606_tiny_x2_we0),
    .tiny_x2_d0(grp_backward_pass_2_fu_606_tiny_x2_d0),
    .tiny_x2_q0(tiny_x2_q0),
    .tiny_x3_address0(grp_backward_pass_2_fu_606_tiny_x3_address0),
    .tiny_x3_ce0(grp_backward_pass_2_fu_606_tiny_x3_ce0),
    .tiny_x3_we0(grp_backward_pass_2_fu_606_tiny_x3_we0),
    .tiny_x3_d0(grp_backward_pass_2_fu_606_tiny_x3_d0),
    .tiny_x3_q0(tiny_x3_q0),
    .grp_fu_743_p_din0(grp_backward_pass_2_fu_606_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_backward_pass_2_fu_606_grp_fu_743_p_din1),
    .grp_fu_743_p_opcode(grp_backward_pass_2_fu_606_grp_fu_743_p_opcode),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_backward_pass_2_fu_606_grp_fu_743_p_ce),
    .grp_fu_2073_p_din0(grp_backward_pass_2_fu_606_grp_fu_2073_p_din0),
    .grp_fu_2073_p_din1(grp_backward_pass_2_fu_606_grp_fu_2073_p_din1),
    .grp_fu_2073_p_opcode(grp_backward_pass_2_fu_606_grp_fu_2073_p_opcode),
    .grp_fu_2073_p_dout0(grp_fu_2073_p2),
    .grp_fu_2073_p_ce(grp_backward_pass_2_fu_606_grp_fu_2073_p_ce)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_ready),
    .x_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_address0),
    .x_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_ce0),
    .x_1_q0(x_1_q0),
    .vnew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_address0),
    .vnew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .s1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_address0),
    .s1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_ce0),
    .s1_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_we0),
    .s1_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_d0),
    .grp_fu_2073_p_din0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din0),
    .grp_fu_2073_p_din1(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din1),
    .grp_fu_2073_p_opcode(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_opcode),
    .grp_fu_2073_p_dout0(grp_fu_2073_p2),
    .grp_fu_2073_p_ce(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_ce)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_ready),
    .u_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_address0),
    .u_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_ce0),
    .u_1_q0(u_1_q0),
    .znew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_address0),
    .znew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_ce0),
    .znew_1_q0(znew_1_q0),
    .m1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_address0),
    .m1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_ce0),
    .m1_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_we0),
    .m1_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_d0),
    .grp_fu_743_p_din0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din1),
    .grp_fu_743_p_opcode(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_opcode),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_ce)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_ready),
    .s1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_address0),
    .s1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_ce0),
    .s1_1_q0(s1_1_q0),
    .s2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_address0),
    .s2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_ce0),
    .s2_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_we0),
    .s2_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_d0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_ready),
    .m1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_address0),
    .m1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_ce0),
    .m1_1_q0(m1_1_q0),
    .m2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_address0),
    .m2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_ce0),
    .m2_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_we0),
    .m2_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_d0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_ready),
    .max_1_out(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out),
    .max_1_out_ap_vld(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out_ap_vld),
    .s2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_address0),
    .s2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_ce0),
    .s2_1_q0(s2_1_q0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_ready),
    .v_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_address0),
    .v_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_ce0),
    .v_1_q0(v_1_q0),
    .vnew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_address0),
    .vnew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .s1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_address0),
    .s1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_ce0),
    .s1_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_we0),
    .s1_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_d0),
    .grp_fu_743_p_din0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din1),
    .grp_fu_743_p_opcode(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_opcode),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_ce)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_ready),
    .max_3_out(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out),
    .max_3_out_ap_vld(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out_ap_vld),
    .m2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_address0),
    .m2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_ce0),
    .m2_1_q0(m2_1_q0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222 grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_ready),
    .z_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_address0),
    .z_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_ce0),
    .z_1_q0(z_1_q0),
    .znew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_address0),
    .znew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_ce0),
    .znew_1_q0(znew_1_q0),
    .m1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_address0),
    .m1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_ce0),
    .m1_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_we0),
    .m1_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_d0),
    .grp_fu_2073_p_din0(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din0),
    .grp_fu_2073_p_din1(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din1),
    .grp_fu_2073_p_opcode(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_opcode),
    .grp_fu_2073_p_dout0(grp_fu_2073_p2),
    .grp_fu_2073_p_ce(grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_ce)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_ready),
    .s1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_address0),
    .s1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_ce0),
    .s1_1_q0(s1_1_q0),
    .s2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_address0),
    .s2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_ce0),
    .s2_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_we0),
    .s2_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_d0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223 grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_ready),
    .m1_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_address0),
    .m1_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_ce0),
    .m1_1_q0(m1_1_q0),
    .m2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_address0),
    .m2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_ce0),
    .m2_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_we0),
    .m2_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_d0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_ready),
    .max_2_out(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_max_2_out),
    .max_2_out_ap_vld(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_max_2_out_ap_vld),
    .s2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_address0),
    .s2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_ce0),
    .s2_1_q0(s2_1_q0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224 grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_ready),
    .max_4_out(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_max_4_out),
    .max_4_out_ap_vld(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_max_4_out_ap_vld),
    .m2_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_address0),
    .m2_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_ce0),
    .m2_1_q0(m2_1_q0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_100_1 grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_ready),
    .vnew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_address0),
    .vnew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_ce0),
    .vnew_1_q0(vnew_1_q0),
    .v_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_address0),
    .v_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_ce0),
    .v_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_we0),
    .v_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_d0)
);

tracking_tiny_solve_Pipeline_VITIS_LOOP_100_125 grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start),
    .ap_done(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_done),
    .ap_idle(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_idle),
    .ap_ready(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_ready),
    .znew_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_address0),
    .znew_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_ce0),
    .znew_1_q0(znew_1_q0),
    .z_1_address0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_address0),
    .z_1_ce0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_ce0),
    .z_1_we0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_we0),
    .z_1_d0(grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_d0)
);

tracking_faddfsub_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_2_full_dsp_1_U402(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_743_p0),
    .din1(grp_fu_743_p1),
    .opcode(grp_fu_743_opcode),
    .ce(grp_fu_743_ce),
    .dout(grp_fu_743_p2)
);

tracking_fmul_32ns_32ns_32_1_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_max_dsp_1_U403(
    .din0(grp_fu_750_p0),
    .din1(grp_fu_750_p1),
    .dout(grp_fu_750_p2)
);

tracking_fmul_32ns_32ns_32_1_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_1_max_dsp_1_U404(
    .din0(grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_max_4_out),
    .din1(tiny_rho),
    .dout(mul_i1_fu_756_p2)
);

tracking_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U405(
    .din0(grp_fu_760_p0),
    .din1(grp_fu_760_p1),
    .opcode(5'd4),
    .dout(grp_fu_760_p2)
);

tracking_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U406(
    .din0(grp_fu_764_p0),
    .din1(grp_fu_764_p1),
    .opcode(5'd4),
    .dout(grp_fu_764_p2)
);

tracking_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U407(
    .din0(reg_800),
    .din1(reg_804),
    .din2(reg_808),
    .din3(reg_812),
    .din4(tmp_s_fu_1045_p5),
    .dout(tmp_s_fu_1045_p6)
);

tracking_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U408(
    .din0(reg_827),
    .din1(reg_831),
    .din2(reg_835),
    .din3(reg_839),
    .din4(tmp_11_fu_1113_p5),
    .dout(tmp_11_fu_1113_p6)
);

tracking_srem_32ns_2ns_1_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
srem_32ns_2ns_1_36_seq_1_U409(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1242_ap_start),
    .done(grp_fu_1242_ap_done),
    .din0(tiny_iter_i),
    .din1(grp_fu_1242_p1),
    .ce(grp_fu_1242_ce),
    .dout(grp_fu_1242_p2)
);

tracking_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U410(
    .din0(reg_800),
    .din1(reg_804),
    .din2(reg_808),
    .din3(reg_812),
    .din4(tmp_12_fu_1384_p5),
    .dout(tmp_12_fu_1384_p6)
);

tracking_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U411(
    .din0(reg_827),
    .din1(reg_831),
    .din2(reg_835),
    .din3(reg_839),
    .din4(tmp_13_fu_1452_p5),
    .dout(tmp_13_fu_1452_p6)
);

tracking_faddfsub_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_2_full_dsp_1_U412(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2073_p0),
    .din1(grp_fu_2073_p1),
    .opcode(grp_fu_2073_opcode),
    .ce(grp_fu_2073_ce),
    .dout(grp_fu_2073_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_1_fu_575_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_1169_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
            grp_backward_pass_1_fu_575_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_1_fu_575_ap_ready == 1'b1)) begin
            grp_backward_pass_1_fu_575_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_fu_606_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_backward_pass_2_fu_606_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_fu_606_ap_ready == 1'b1)) begin
            grp_backward_pass_2_fu_606_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_forward_pass_2_fu_499_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd1)))) begin
            grp_forward_pass_2_fu_499_ap_start_reg <= 1'b1;
        end else if ((grp_forward_pass_2_fu_499_ap_ready == 1'b1)) begin
            grp_forward_pass_2_fu_499_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state79) & ((((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln255_reg_2066)) | ((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln257_fu_1787_p2))) | ((trunc_ln248_reg_2050 == 1'd1) & (icmp_ln236_reg_1935 == 1'd1))))) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state79) & ((((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln255_reg_2066)) | ((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln257_fu_1787_p2))) | ((trunc_ln248_reg_2050 == 1'd1) & (icmp_ln236_reg_1935 == 1'd1))))) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg <= 1'b0;
    end else begin
        if (((trunc_ln248_fu_1481_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg <= 1'b0;
    end else begin
        if (((trunc_ln248_fu_1481_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state68))) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state76)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state70)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state74)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state70)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg <= 1'b1;
        end else if ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_ready == 1'b1)) begin
            grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_dual_fu_517_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state14))) begin
            grp_update_dual_fu_517_ap_start_reg <= 1'b1;
        end else if ((grp_update_dual_fu_517_ap_ready == 1'b1)) begin
            grp_update_dual_fu_517_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_linear_cost_fu_537_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state16))) begin
            grp_update_linear_cost_fu_537_ap_start_reg <= 1'b1;
        end else if ((grp_update_linear_cost_fu_537_ap_ready == 1'b1)) begin
            grp_update_linear_cost_fu_537_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_update_slack_fu_467_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln174_1_fu_1218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln174_fu_892_p2 == 1'd1)))) begin
            grp_update_slack_fu_467_ap_start_reg <= 1'b1;
        end else if ((grp_update_slack_fu_467_ap_ready == 1'b1)) begin
            grp_update_slack_fu_467_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_1_fu_1248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        add1213_i_i_i_i_reg_433 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        add1213_i_i_i_i_reg_433 <= grp_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add1213_i_i_i_reg_354 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        add1213_i_i_i_reg_354 <= grp_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln174_fu_892_p2 == 1'd0))) begin
        i_33_reg_332 <= 3'd0;
    end else if (((icmp_ln135_fu_969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        i_33_reg_332 <= add_ln133_reg_1873;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_backward_pass_2_fu_606_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        i_34_reg_388 <= i_40_reg_1953;
    end else if (((icmp_ln236_fu_1157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        i_34_reg_388 <= 5'd8;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_35_fu_224 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd1))) begin
        i_35_fu_224 <= add_ln174_reg_1858;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln174_1_fu_1218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        i_37_reg_411 <= 3'd0;
    end else if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        i_37_reg_411 <= add_ln133_1_reg_1988;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1169_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        i_41_reg_399 <= 4'd0;
    end else if (((grp_forward_pass_2_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        i_41_reg_399 <= add_ln174_1_reg_1972;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln174_fu_892_p2 == 1'd1))) begin
        i_fu_244 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state79) & ((((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln255_reg_2066)) | ((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln257_fu_1787_p2))) | ((trunc_ln248_reg_2050 == 1'd1) & (icmp_ln236_reg_1935 == 1'd1))))) begin
        i_fu_244 <= i_42_reg_1939;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_10_reg_343 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        j_10_reg_343 <= add_ln135_reg_1895;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_fu_1029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_11_reg_377 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0))) begin
        j_11_reg_377 <= add_ln72_fu_1103_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_1_fu_1248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        j_12_reg_445 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        j_12_reg_445 <= add_ln177_1_reg_2028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_1_fu_1248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        j_13_reg_422 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        j_13_reg_422 <= add_ln135_1_reg_2010;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_1_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        j_14_reg_456 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0))) begin
        j_14_reg_456 <= add_ln72_1_fu_1442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_366 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        j_reg_366 <= add_ln177_reg_1913;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_969_p2 == 1'd1) & (trunc_ln134_reg_1878 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        u1_0 <= add1213_i_i_i_reg_354;
    end else if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (trunc_ln134_1_reg_1993 == 2'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        u1_0 <= add1213_i_i_i_i_reg_433;
    end else if (((grp_backward_pass_1_fu_575_u1_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u1_0 <= grp_backward_pass_1_fu_575_u1_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_969_p2 == 1'd1) & (trunc_ln134_reg_1878 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        u1_1 <= add1213_i_i_i_reg_354;
    end else if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (trunc_ln134_1_reg_1993 == 2'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        u1_1 <= add1213_i_i_i_i_reg_433;
    end else if (((grp_backward_pass_1_fu_575_u1_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u1_1 <= grp_backward_pass_1_fu_575_u1_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_969_p2 == 1'd1) & (trunc_ln134_reg_1878 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        u1_2 <= add1213_i_i_i_reg_354;
    end else if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (trunc_ln134_1_reg_1993 == 2'd2) & (1'b1 == ap_CS_fsm_state25))) begin
        u1_2 <= add1213_i_i_i_i_reg_433;
    end else if (((grp_backward_pass_1_fu_575_u1_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u1_2 <= grp_backward_pass_1_fu_575_u1_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_969_p2 == 1'd1) & (trunc_ln134_reg_1878 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        u1_3 <= add1213_i_i_i_reg_354;
    end else if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (trunc_ln134_1_reg_1993 == 2'd3) & (1'b1 == ap_CS_fsm_state25))) begin
        u1_3 <= add1213_i_i_i_i_reg_433;
    end else if (((grp_backward_pass_1_fu_575_u1_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u1_3 <= grp_backward_pass_1_fu_575_u1_3_o;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln178_1_reg_1918 == 2'd0) & (1'b1 == ap_CS_fsm_state10)) | ((trunc_ln178_3_reg_2033 == 2'd0) & (1'b1 == ap_CS_fsm_state31)))) begin
        u2_0 <= grp_fu_743_p2;
    end else if (((grp_backward_pass_1_fu_575_u2_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u2_0 <= grp_backward_pass_1_fu_575_u2_0_o;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln178_1_reg_1918 == 2'd1) & (1'b1 == ap_CS_fsm_state10)) | ((trunc_ln178_3_reg_2033 == 2'd1) & (1'b1 == ap_CS_fsm_state31)))) begin
        u2_1 <= grp_fu_743_p2;
    end else if (((grp_backward_pass_1_fu_575_u2_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u2_1 <= grp_backward_pass_1_fu_575_u2_1_o;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln178_1_reg_1918 == 2'd2) & (1'b1 == ap_CS_fsm_state10)) | ((trunc_ln178_3_reg_2033 == 2'd2) & (1'b1 == ap_CS_fsm_state31)))) begin
        u2_2 <= grp_fu_743_p2;
    end else if (((grp_backward_pass_1_fu_575_u2_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u2_2 <= grp_backward_pass_1_fu_575_u2_2_o;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln178_1_reg_1918 == 2'd3) & (1'b1 == ap_CS_fsm_state10)) | ((trunc_ln178_3_reg_2033 == 2'd3) & (1'b1 == ap_CS_fsm_state31)))) begin
        u2_3 <= grp_fu_743_p2;
    end else if (((grp_backward_pass_1_fu_575_u2_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        u2_3 <= grp_backward_pass_1_fu_575_u2_3_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln133_1_reg_1988 <= add_ln133_1_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln133_reg_1873 <= add_ln133_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln135_1_reg_2010 <= add_ln135_1_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln135_reg_1895 <= add_ln135_fu_975_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln174_1_reg_1972 <= add_ln174_1_fu_1224_p2;
        sub_ln136_1_reg_1964[6 : 2] <= sub_ln136_1_fu_1212_p2[6 : 2];
        tmp_18_reg_1958[5 : 2] <= tmp_18_fu_1192_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln174_reg_1858 <= add_ln174_fu_898_p2;
        i_38_reg_1839 <= i_35_fu_224;
        sub_ln136_reg_1850[6 : 2] <= sub_ln136_fu_886_p2[6 : 2];
        tmp_16_reg_1844[5 : 2] <= tmp_16_fu_866_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        add_ln177_1_reg_2028 <= add_ln177_1_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln177_reg_1913 <= add_ln177_fu_1035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        and_ln255_reg_2066 <= and_ln255_fu_1645_p2;
        mul_i1_reg_2060 <= mul_i1_fu_756_p2;
        mul_i_reg_2054 <= grp_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_909_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        empty_102_reg_1882[5 : 2] <= empty_102_fu_945_p2[5 : 2];
        trunc_ln134_reg_1878 <= trunc_ln134_fu_921_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_1_fu_1248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        empty_109_reg_1997[5 : 2] <= empty_109_fu_1284_p2[5 : 2];
        trunc_ln134_1_reg_1993 <= trunc_ln134_1_fu_1260_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1169_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        i_40_reg_1953 <= i_40_fu_1182_p2;
        trunc_ln163_reg_1947 <= trunc_ln163_fu_1177_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        i_42_reg_1939 <= i_42_fu_1163_p2;
        icmp_ln236_reg_1935 <= icmp_ln236_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln133_1_fu_1248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln133_fu_909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_800 <= u1_0;
        reg_804 <= u1_1;
        reg_808 <= u1_2;
        reg_812 <= u1_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_816 <= grp_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln177_1_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29)) | ((icmp_ln177_fu_1029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        reg_827 <= u2_0;
        reg_831 <= u2_1;
        reg_835 <= u2_2;
        reg_839 <= u2_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_1_fu_1368_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_12_reg_2037 <= tmp_12_fu_1384_p6;
        trunc_ln178_3_reg_2033 <= trunc_ln178_3_fu_1380_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln177_fu_1029_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        tmp_s_reg_1922 <= tmp_s_fu_1045_p6;
        trunc_ln178_1_reg_1918 <= trunc_ln178_1_fu_1041_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        trunc_ln248_reg_2050 <= trunc_ln248_fu_1481_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        Adyn_1_ce0 = grp_forward_pass_2_fu_499_Adyn_1_ce0;
    end else begin
        Adyn_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        Adyn_1_ce1 = grp_forward_pass_2_fu_499_Adyn_1_ce1;
    end else begin
        Adyn_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        Bdyn_1_ce0 = grp_forward_pass_2_fu_499_Bdyn_1_ce0;
    end else begin
        Bdyn_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        Bdyn_1_ce1 = grp_forward_pass_2_fu_499_Bdyn_1_ce1;
    end else begin
        Bdyn_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        Kinf_1_address0 = zext_ln136_12_fu_1325_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        Kinf_1_address0 = zext_ln136_fu_986_p1;
    end else begin
        Kinf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state4))) begin
        Kinf_1_ce0 = 1'b1;
    end else begin
        Kinf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        PinfT_1_ce0 = grp_update_linear_cost_fu_537_PinfT_1_ce0;
    end else begin
        PinfT_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        PinfT_1_ce1 = grp_update_linear_cost_fu_537_PinfT_1_ce1;
    end else begin
        PinfT_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        Xref_1_ce0 = grp_update_linear_cost_fu_537_Xref_1_ce0;
    end else begin
        Xref_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        Xref_1_ce1 = grp_update_linear_cost_fu_537_Xref_1_ce1;
    end else begin
        Xref_1_ce1 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_forward_pass_2_fu_499_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_update_slack_fu_467_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_update_dual_fu_517_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_update_linear_cost_fu_537_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_backward_pass_1_fu_575_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_backward_pass_2_fu_606_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_forward_pass_2_fu_499_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_update_slack_fu_467_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_update_dual_fu_517_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_update_linear_cost_fu_537_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state69_on_subcall_done)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state71_on_subcall_done)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state73_on_subcall_done)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state74_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state75_on_subcall_done)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

assign ap_ST_fsm_state76_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state77_on_subcall_done)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state80_on_subcall_done)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state79) & ((icmp_ln236_reg_1935 == 1'd0) | ((trunc_ln248_reg_2050 == 1'd0) & (1'd1 == and_ln255_reg_2066) & (1'd1 == and_ln257_fu_1787_p2)))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state79) & ((icmp_ln236_reg_1935 == 1'd0) | ((trunc_ln248_reg_2050 == 1'd0) & (1'd1 == and_ln255_reg_2066) & (1'd1 == and_ln257_fu_1787_p2))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        d_1_address0 = zext_ln178_3_fu_1363_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        d_1_address0 = zext_ln178_1_fu_1024_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        d_1_address0 = grp_backward_pass_1_fu_575_d_1_address0;
    end else begin
        d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state8))) begin
        d_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        d_1_ce0 = grp_backward_pass_1_fu_575_d_1_ce0;
    end else begin
        d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        d_1_ce1 = grp_backward_pass_1_fu_575_d_1_ce1;
    end else begin
        d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        d_1_we0 = grp_backward_pass_1_fu_575_d_1_we0;
    end else begin
        d_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        d_1_we1 = grp_backward_pass_1_fu_575_d_1_we1;
    end else begin
        d_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        g_1_address0 = grp_update_linear_cost_fu_537_g_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        g_1_address0 = grp_update_dual_fu_517_g_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        g_1_address0 = grp_update_slack_fu_467_g_1_address0;
    end else begin
        g_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        g_1_ce0 = grp_update_linear_cost_fu_537_g_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        g_1_ce0 = grp_update_dual_fu_517_g_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        g_1_ce0 = grp_update_slack_fu_467_g_1_ce0;
    end else begin
        g_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        g_1_ce1 = grp_update_linear_cost_fu_537_g_1_ce1;
    end else begin
        g_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        g_1_we0 = grp_update_dual_fu_517_g_1_we0;
    end else begin
        g_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_forward_pass_2_fu_499_i = i_41_reg_399;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_forward_pass_2_fu_499_i = i_38_reg_1839;
    end else begin
        grp_forward_pass_2_fu_499_i = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln174_1_fu_1218_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_1242_ap_start = 1'b1;
    end else begin
        grp_fu_1242_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        grp_fu_1242_ce = 1'b1;
    end else begin
        grp_fu_1242_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_2073_ce = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2073_ce = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_2073_ce = grp_backward_pass_2_fu_606_grp_fu_2073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_2073_ce = grp_backward_pass_1_fu_575_grp_fu_2073_p_ce;
    end else begin
        grp_fu_2073_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_2073_opcode = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2073_opcode = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_2073_opcode = grp_backward_pass_2_fu_606_grp_fu_2073_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_2073_opcode = grp_backward_pass_1_fu_575_grp_fu_2073_p_opcode;
    end else begin
        grp_fu_2073_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_2073_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2073_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_2073_p0 = grp_backward_pass_2_fu_606_grp_fu_2073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_2073_p0 = grp_backward_pass_1_fu_575_grp_fu_2073_p_din0;
    end else begin
        grp_fu_2073_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_2073_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_grp_fu_2073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_2073_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_grp_fu_2073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_2073_p1 = grp_backward_pass_2_fu_606_grp_fu_2073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_2073_p1 = grp_backward_pass_1_fu_575_grp_fu_2073_p_din1;
    end else begin
        grp_fu_2073_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_743_ce = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_743_ce = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_743_ce = grp_backward_pass_2_fu_606_grp_fu_743_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_743_ce = grp_backward_pass_1_fu_575_grp_fu_743_p_ce;
    end else begin
        grp_fu_743_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_743_opcode = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_743_opcode = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_743_opcode = grp_backward_pass_2_fu_606_grp_fu_743_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_743_opcode = grp_backward_pass_1_fu_575_grp_fu_743_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_743_opcode = 2'd0;
    end else begin
        grp_fu_743_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_743_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_743_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_743_p0 = grp_backward_pass_2_fu_606_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_743_p0 = grp_backward_pass_1_fu_575_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_743_p0 = tmp_12_reg_2037;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_743_p0 = add1213_i_i_i_i_reg_433;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_743_p0 = tmp_s_reg_1922;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_743_p0 = add1213_i_i_i_reg_354;
    end else begin
        grp_fu_743_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_743_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_grp_fu_743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_743_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_grp_fu_743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_743_p1 = grp_backward_pass_2_fu_606_grp_fu_743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_743_p1 = grp_backward_pass_1_fu_575_grp_fu_743_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_743_p1 = d_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_743_p1 = reg_816;
    end else begin
        grp_fu_743_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_750_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_max_2_out;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_750_p0 = Kinf_1_q0;
    end else begin
        grp_fu_750_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_750_p1 = tiny_rho;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_750_p1 = x_1_q0;
    end else begin
        grp_fu_750_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_760_p0 = mul_i_reg_2054;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_760_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out;
    end else begin
        grp_fu_760_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_760_p1 = tiny_abs_dua_tol;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_760_p1 = tiny_abs_pri_tol;
    end else begin
        grp_fu_760_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_764_p0 = mul_i1_reg_2060;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_764_p0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out;
    end else begin
        grp_fu_764_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        grp_fu_764_p1 = tiny_abs_dua_tol;
    end else if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_764_p1 = tiny_abs_pri_tol;
    end else begin
        grp_fu_764_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        m1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        m1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        m1_1_address0 = grp_update_linear_cost_fu_537_m1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        m1_1_address0 = grp_update_dual_fu_517_m1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        m1_1_address0 = grp_update_slack_fu_467_m1_1_address0;
    end else begin
        m1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        m1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        m1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        m1_1_ce0 = grp_update_linear_cost_fu_537_m1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        m1_1_ce0 = grp_update_dual_fu_517_m1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        m1_1_ce0 = grp_update_slack_fu_467_m1_1_ce0;
    end else begin
        m1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        m1_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        m1_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        m1_1_d0 = grp_update_linear_cost_fu_537_m1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        m1_1_d0 = grp_update_dual_fu_517_m1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        m1_1_d0 = grp_update_slack_fu_467_m1_1_d0;
    end else begin
        m1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        m1_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_m1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        m1_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_m1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        m1_1_we0 = grp_update_linear_cost_fu_537_m1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        m1_1_we0 = grp_update_dual_fu_517_m1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        m1_1_we0 = grp_update_slack_fu_467_m1_1_we0;
    end else begin
        m1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        m2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        m2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_address0;
    end else begin
        m2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        m2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_m2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        m2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_m2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_ce0;
    end else begin
        m2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m2_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_d0;
    end else begin
        m2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        m2_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_m2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        m2_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_m2_1_we0;
    end else begin
        m2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_address0 = grp_backward_pass_2_fu_606_p_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_1_address0 = grp_backward_pass_1_fu_575_p_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_address0 = grp_update_linear_cost_fu_537_p_1_address0;
    end else begin
        p_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_address1 = grp_backward_pass_2_fu_606_p_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_1_address1 = grp_backward_pass_1_fu_575_p_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_address1 = grp_update_linear_cost_fu_537_p_1_address1;
    end else begin
        p_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_ce0 = grp_backward_pass_2_fu_606_p_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_1_ce0 = grp_backward_pass_1_fu_575_p_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_ce0 = grp_update_linear_cost_fu_537_p_1_ce0;
    end else begin
        p_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_ce1 = grp_backward_pass_2_fu_606_p_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_1_ce1 = grp_backward_pass_1_fu_575_p_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_ce1 = grp_update_linear_cost_fu_537_p_1_ce1;
    end else begin
        p_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_d0 = grp_backward_pass_2_fu_606_p_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_d0 = grp_update_linear_cost_fu_537_p_1_d0;
    end else begin
        p_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        p_1_we0 = grp_backward_pass_2_fu_606_p_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_we0 = grp_update_linear_cost_fu_537_p_1_we0;
    end else begin
        p_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        p_1_we1 = grp_update_linear_cost_fu_537_p_1_we1;
    end else begin
        p_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        q_1_address0 = grp_backward_pass_2_fu_606_q_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_address0 = grp_update_linear_cost_fu_537_q_1_address0;
    end else begin
        q_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        q_1_address1 = grp_backward_pass_2_fu_606_q_1_address1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_address1 = grp_update_linear_cost_fu_537_q_1_address1;
    end else begin
        q_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        q_1_ce0 = grp_backward_pass_2_fu_606_q_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_ce0 = grp_update_linear_cost_fu_537_q_1_ce0;
    end else begin
        q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        q_1_ce1 = grp_backward_pass_2_fu_606_q_1_ce1;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_ce1 = grp_update_linear_cost_fu_537_q_1_ce1;
    end else begin
        q_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_we0 = grp_update_linear_cost_fu_537_q_1_we0;
    end else begin
        q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        q_1_we1 = grp_update_linear_cost_fu_537_q_1_we1;
    end else begin
        q_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        r_1_address0 = grp_backward_pass_2_fu_606_r_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        r_1_address0 = grp_backward_pass_1_fu_575_r_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        r_1_address0 = grp_update_linear_cost_fu_537_r_1_address0;
    end else begin
        r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        r_1_address1 = grp_backward_pass_2_fu_606_r_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        r_1_address1 = grp_backward_pass_1_fu_575_r_1_address1;
    end else begin
        r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        r_1_ce0 = grp_backward_pass_2_fu_606_r_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        r_1_ce0 = grp_backward_pass_1_fu_575_r_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        r_1_ce0 = grp_update_linear_cost_fu_537_r_1_ce0;
    end else begin
        r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        r_1_ce1 = grp_backward_pass_2_fu_606_r_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        r_1_ce1 = grp_backward_pass_1_fu_575_r_1_ce1;
    end else begin
        r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        r_1_we0 = grp_update_linear_cost_fu_537_r_1_we0;
    end else begin
        r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        s1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        s1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        s1_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s1_1_address0 = grp_update_linear_cost_fu_537_s1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        s1_1_address0 = grp_update_dual_fu_517_s1_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        s1_1_address0 = grp_update_slack_fu_467_s1_1_address0;
    end else begin
        s1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        s1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        s1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s1_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        s1_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s1_1_ce0 = grp_update_linear_cost_fu_537_s1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        s1_1_ce0 = grp_update_dual_fu_517_s1_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        s1_1_ce0 = grp_update_slack_fu_467_s1_1_ce0;
    end else begin
        s1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        s1_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        s1_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s1_1_d0 = grp_update_linear_cost_fu_537_s1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        s1_1_d0 = grp_update_dual_fu_517_s1_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        s1_1_d0 = grp_update_slack_fu_467_s1_1_d0;
    end else begin
        s1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        s1_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_s1_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        s1_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_s1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s1_1_we0 = grp_update_linear_cost_fu_537_s1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        s1_1_we0 = grp_update_dual_fu_517_s1_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        s1_1_we0 = grp_update_slack_fu_467_s1_1_we0;
    end else begin
        s1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        s2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        s2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        s2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s2_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s2_1_address0 = grp_update_linear_cost_fu_537_s2_1_address0;
    end else begin
        s2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        s2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_s2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        s2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        s2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_s2_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s2_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s2_1_ce0 = grp_update_linear_cost_fu_537_s2_1_ce0;
    end else begin
        s2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        s2_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s2_1_d0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s2_1_d0 = grp_update_linear_cost_fu_537_s2_1_d0;
    end else begin
        s2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        s2_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_s2_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        s2_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_s2_1_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        s2_1_we0 = grp_update_linear_cost_fu_537_s2_1_we0;
    end else begin
        s2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_Q_ce0 = grp_update_linear_cost_fu_537_tiny_Q_ce0;
    end else begin
        tiny_Q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tiny_iter_o = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state79) & ((((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln255_reg_2066)) | ((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln257_fu_1787_p2))) | ((trunc_ln248_reg_2050 == 1'd1) & (icmp_ln236_reg_1935 == 1'd1))))) begin
        tiny_iter_o = add_ln270_fu_1793_p2;
    end else begin
        tiny_iter_o = tiny_iter_i;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state79) & ((((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln255_reg_2066)) | ((icmp_ln236_reg_1935 == 1'd1) & (1'd0 == and_ln257_fu_1787_p2))) | ((trunc_ln248_reg_2050 == 1'd1) & (icmp_ln236_reg_1935 == 1'd1)))))) begin
        tiny_iter_o_ap_vld = 1'b1;
    end else begin
        tiny_iter_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x1_address0 = grp_backward_pass_2_fu_606_tiny_x1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x1_address0 = grp_update_linear_cost_fu_537_tiny_x1_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x1_address0 = grp_forward_pass_2_fu_499_tiny_x1_address0;
    end else begin
        tiny_x1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x1_ce0 = grp_backward_pass_2_fu_606_tiny_x1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x1_ce0 = grp_update_linear_cost_fu_537_tiny_x1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x1_ce0 = grp_forward_pass_2_fu_499_tiny_x1_ce0;
    end else begin
        tiny_x1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x1_d0 = grp_backward_pass_2_fu_606_tiny_x1_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x1_d0 = grp_update_linear_cost_fu_537_tiny_x1_d0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x1_d0 = grp_forward_pass_2_fu_499_tiny_x1_d0;
    end else begin
        tiny_x1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x1_we0 = grp_backward_pass_2_fu_606_tiny_x1_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x1_we0 = grp_update_linear_cost_fu_537_tiny_x1_we0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x1_we0 = grp_forward_pass_2_fu_499_tiny_x1_we0;
    end else begin
        tiny_x1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x2_address0 = grp_backward_pass_2_fu_606_tiny_x2_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x2_address0 = grp_update_linear_cost_fu_537_tiny_x2_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x2_address0 = grp_forward_pass_2_fu_499_tiny_x2_address0;
    end else begin
        tiny_x2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x2_ce0 = grp_backward_pass_2_fu_606_tiny_x2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x2_ce0 = grp_update_linear_cost_fu_537_tiny_x2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x2_ce0 = grp_forward_pass_2_fu_499_tiny_x2_ce0;
    end else begin
        tiny_x2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x2_d0 = grp_backward_pass_2_fu_606_tiny_x2_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x2_d0 = grp_update_linear_cost_fu_537_tiny_x2_d0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x2_d0 = grp_forward_pass_2_fu_499_tiny_x2_d0;
    end else begin
        tiny_x2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x2_we0 = grp_backward_pass_2_fu_606_tiny_x2_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x2_we0 = grp_update_linear_cost_fu_537_tiny_x2_we0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        tiny_x2_we0 = grp_forward_pass_2_fu_499_tiny_x2_we0;
    end else begin
        tiny_x2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x3_address0 = grp_backward_pass_2_fu_606_tiny_x3_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x3_address0 = grp_update_linear_cost_fu_537_tiny_x3_address0;
    end else begin
        tiny_x3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x3_ce0 = grp_backward_pass_2_fu_606_tiny_x3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x3_ce0 = grp_update_linear_cost_fu_537_tiny_x3_ce0;
    end else begin
        tiny_x3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x3_d0 = grp_backward_pass_2_fu_606_tiny_x3_d0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x3_d0 = grp_update_linear_cost_fu_537_tiny_x3_d0;
    end else begin
        tiny_x3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tiny_x3_we0 = grp_backward_pass_2_fu_606_tiny_x3_we0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        tiny_x3_we0 = grp_update_linear_cost_fu_537_tiny_x3_we0;
    end else begin
        tiny_x3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0))) begin
        u_1_address0 = zext_ln73_3_fu_1431_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0))) begin
        u_1_address0 = zext_ln73_1_fu_1092_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        u_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        u_1_address0 = grp_update_dual_fu_517_u_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        u_1_address0 = grp_forward_pass_2_fu_499_u_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        u_1_address0 = grp_update_slack_fu_467_u_1_address0;
    end else begin
        u_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0)))) begin
        u_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        u_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_u_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        u_1_ce0 = grp_update_dual_fu_517_u_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        u_1_ce0 = grp_forward_pass_2_fu_499_u_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        u_1_ce0 = grp_update_slack_fu_467_u_1_ce0;
    end else begin
        u_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        u_1_ce1 = grp_forward_pass_2_fu_499_u_1_ce1;
    end else begin
        u_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0))) begin
        u_1_d0 = bitcast_ln73_4_fu_1476_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0))) begin
        u_1_d0 = bitcast_ln73_2_fu_1137_p1;
    end else begin
        u_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0)))) begin
        u_1_we0 = 1'b1;
    end else begin
        u_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        u_max_1_ce0 = grp_update_slack_fu_467_u_max_1_ce0;
    end else begin
        u_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        u_min_1_ce0 = grp_update_slack_fu_467_u_min_1_ce0;
    end else begin
        u_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        v_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        v_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_address0;
    end else begin
        v_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        v_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        v_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_v_1_ce0;
    end else begin
        v_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        v_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_v_1_we0;
    end else begin
        v_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        vnew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        vnew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        vnew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        vnew_1_address0 = grp_update_linear_cost_fu_537_vnew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        vnew_1_address0 = grp_update_dual_fu_517_vnew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        vnew_1_address0 = grp_update_slack_fu_467_vnew_1_address0;
    end else begin
        vnew_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        vnew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_vnew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        vnew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_vnew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        vnew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_vnew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        vnew_1_ce0 = grp_update_linear_cost_fu_537_vnew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        vnew_1_ce0 = grp_update_dual_fu_517_vnew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        vnew_1_ce0 = grp_update_slack_fu_467_vnew_1_ce0;
    end else begin
        vnew_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        vnew_1_ce1 = grp_update_linear_cost_fu_537_vnew_1_ce1;
    end else begin
        vnew_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        vnew_1_we0 = grp_update_slack_fu_467_vnew_1_we0;
    end else begin
        vnew_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        x_1_address0 = zext_ln136_18_fu_1299_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_1_address0 = zext_ln136_15_fu_960_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        x_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        x_1_address0 = grp_update_dual_fu_517_x_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        x_1_address0 = grp_forward_pass_2_fu_499_x_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        x_1_address0 = grp_update_slack_fu_467_x_1_address0;
    end else begin
        x_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state4))) begin
        x_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        x_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_x_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        x_1_ce0 = grp_update_dual_fu_517_x_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        x_1_ce0 = grp_forward_pass_2_fu_499_x_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        x_1_ce0 = grp_update_slack_fu_467_x_1_ce0;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        x_1_ce1 = grp_forward_pass_2_fu_499_x_1_ce1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state33))) begin
        x_1_we0 = grp_forward_pass_2_fu_499_x_1_we0;
    end else begin
        x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        x_max_1_ce0 = grp_update_slack_fu_467_x_max_1_ce0;
    end else begin
        x_max_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        x_min_1_ce0 = grp_update_slack_fu_467_x_min_1_ce0;
    end else begin
        x_min_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        y_1_address0 = grp_update_linear_cost_fu_537_y_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        y_1_address0 = grp_update_dual_fu_517_y_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        y_1_address0 = grp_update_slack_fu_467_y_1_address0;
    end else begin
        y_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        y_1_ce0 = grp_update_linear_cost_fu_537_y_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        y_1_ce0 = grp_update_dual_fu_517_y_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        y_1_ce0 = grp_update_slack_fu_467_y_1_ce0;
    end else begin
        y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        y_1_we0 = grp_update_dual_fu_517_y_1_we0;
    end else begin
        y_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        z_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        z_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_address0;
    end else begin
        z_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        z_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        z_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_z_1_ce0;
    end else begin
        z_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        z_1_we0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_z_1_we0;
    end else begin
        z_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        znew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        znew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        znew_1_address0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        znew_1_address0 = grp_update_linear_cost_fu_537_znew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        znew_1_address0 = grp_update_dual_fu_517_znew_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        znew_1_address0 = grp_update_slack_fu_467_znew_1_address0;
    end else begin
        znew_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        znew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_znew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        znew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_znew_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        znew_1_ce0 = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_znew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state17))) begin
        znew_1_ce0 = grp_update_linear_cost_fu_537_znew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        znew_1_ce0 = grp_update_dual_fu_517_znew_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        znew_1_ce0 = grp_update_slack_fu_467_znew_1_ce0;
    end else begin
        znew_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state13))) begin
        znew_1_we0 = grp_update_slack_fu_467_znew_1_we0;
    end else begin
        znew_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln174_fu_892_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln133_fu_909_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln135_fu_969_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln177_fu_1029_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln72_fu_1097_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_forward_pass_2_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_update_slack_fu_467_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_update_dual_fu_517_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_update_linear_cost_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln236_fu_1157_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((tmp_fu_1169_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((grp_backward_pass_1_fu_575_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_backward_pass_2_fu_606_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln174_1_fu_1218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln133_1_fu_1248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln135_1_fu_1308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((icmp_ln177_1_fu_1368_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (icmp_ln72_1_fu_1436_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((grp_forward_pass_2_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((grp_update_slack_fu_467_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_update_dual_fu_517_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_update_linear_cost_fu_537_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((trunc_ln248_fu_1481_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((1'b0 == ap_block_state69_on_subcall_done) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((1'b0 == ap_block_state73_on_subcall_done) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((1'b0 == ap_block_state75_on_subcall_done) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((1'b0 == ap_block_state77_on_subcall_done) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & ((icmp_ln236_reg_1935 == 1'd0) | ((trunc_ln248_reg_2050 == 1'd0) & (1'd1 == and_ln255_reg_2066) & (1'd1 == and_ln257_fu_1787_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((1'b0 == ap_block_state80_on_subcall_done) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Adyn_1_address0 = grp_forward_pass_2_fu_499_Adyn_1_address0;

assign Adyn_1_address1 = grp_forward_pass_2_fu_499_Adyn_1_address1;

assign AmBKt_1_address0 = grp_backward_pass_2_fu_606_AmBKt_1_address0;

assign AmBKt_1_address1 = grp_backward_pass_2_fu_606_AmBKt_1_address1;

assign AmBKt_1_ce0 = grp_backward_pass_2_fu_606_AmBKt_1_ce0;

assign AmBKt_1_ce1 = grp_backward_pass_2_fu_606_AmBKt_1_ce1;

assign BdynT_1_address0 = grp_backward_pass_1_fu_575_BdynT_1_address0;

assign BdynT_1_address1 = grp_backward_pass_1_fu_575_BdynT_1_address1;

assign BdynT_1_ce0 = grp_backward_pass_1_fu_575_BdynT_1_ce0;

assign BdynT_1_ce1 = grp_backward_pass_1_fu_575_BdynT_1_ce1;

assign Bdyn_1_address0 = grp_forward_pass_2_fu_499_Bdyn_1_address0;

assign Bdyn_1_address1 = grp_forward_pass_2_fu_499_Bdyn_1_address1;

assign KinfT_1_address0 = grp_backward_pass_2_fu_606_KinfT_1_address0;

assign KinfT_1_address1 = grp_backward_pass_2_fu_606_KinfT_1_address1;

assign KinfT_1_ce0 = grp_backward_pass_2_fu_606_KinfT_1_ce0;

assign KinfT_1_ce1 = grp_backward_pass_2_fu_606_KinfT_1_ce1;

assign PinfT_1_address0 = grp_update_linear_cost_fu_537_PinfT_1_address0;

assign PinfT_1_address1 = grp_update_linear_cost_fu_537_PinfT_1_address1;

assign Quu_inv_1_address0 = grp_backward_pass_1_fu_575_Quu_inv_1_address0;

assign Quu_inv_1_address1 = grp_backward_pass_1_fu_575_Quu_inv_1_address1;

assign Quu_inv_1_ce0 = grp_backward_pass_1_fu_575_Quu_inv_1_ce0;

assign Quu_inv_1_ce1 = grp_backward_pass_1_fu_575_Quu_inv_1_ce1;

assign Xref_1_address0 = grp_update_linear_cost_fu_537_Xref_1_address0;

assign Xref_1_address1 = grp_update_linear_cost_fu_537_Xref_1_address1;

assign add_ln133_1_fu_1254_p2 = (i_37_reg_411 + 3'd1);

assign add_ln133_fu_915_p2 = (i_33_reg_332 + 3'd1);

assign add_ln135_1_fu_1314_p2 = (j_13_reg_422 + 4'd1);

assign add_ln135_fu_975_p2 = (j_10_reg_343 + 4'd1);

assign add_ln136_1_fu_1320_p2 = (zext_ln135_1_fu_1304_p1 + empty_109_reg_1997);

assign add_ln136_8_fu_955_p2 = (sub_ln136_reg_1850 + zext_ln136_14_fu_951_p1);

assign add_ln136_9_fu_1294_p2 = (sub_ln136_1_reg_1964 + zext_ln136_17_fu_1290_p1);

assign add_ln136_fu_981_p2 = (zext_ln135_fu_965_p1 + empty_102_reg_1882);

assign add_ln174_1_fu_1224_p2 = (i_41_reg_399 + 4'd1);

assign add_ln174_fu_898_p2 = (i_35_fu_224 + 4'd1);

assign add_ln177_1_fu_1374_p2 = (j_12_reg_445 + 3'd1);

assign add_ln177_fu_1035_p2 = (j_reg_366 + 3'd1);

assign add_ln178_1_fu_1358_p2 = (tmp_18_reg_1958 + zext_ln178_2_fu_1354_p1);

assign add_ln178_fu_1019_p2 = (tmp_16_reg_1844 + zext_ln178_fu_1015_p1);

assign add_ln270_fu_1793_p2 = (tiny_iter_i + 32'd1);

assign add_ln72_1_fu_1442_p2 = (j_14_reg_456 + 3'd1);

assign add_ln72_fu_1103_p2 = (j_11_reg_377 + 3'd1);

assign add_ln73_1_fu_1426_p2 = (tmp_18_reg_1958 + zext_ln73_2_fu_1422_p1);

assign add_ln73_fu_1087_p2 = (tmp_16_reg_1844 + zext_ln73_fu_1083_p1);

assign and_ln255_1_fu_1585_p2 = (or_ln255_fu_1561_p2 & or_ln255_1_fu_1579_p2);

assign and_ln255_2_fu_1591_p2 = (grp_fu_760_p2 & and_ln255_1_fu_1585_p2);

assign and_ln255_fu_1645_p2 = (and_ln256_1_fu_1639_p2 & and_ln255_2_fu_1591_p2);

assign and_ln256_1_fu_1639_p2 = (grp_fu_764_p2 & and_ln256_fu_1633_p2);

assign and_ln256_fu_1633_p2 = (or_ln256_fu_1627_p2 & or_ln255_1_fu_1579_p2);

assign and_ln257_1_fu_1728_p2 = (or_ln257_fu_1704_p2 & or_ln257_1_fu_1722_p2);

assign and_ln257_2_fu_1734_p2 = (grp_fu_760_p2 & and_ln257_1_fu_1728_p2);

assign and_ln257_fu_1787_p2 = (and_ln258_1_fu_1781_p2 & and_ln257_2_fu_1734_p2);

assign and_ln258_1_fu_1781_p2 = (grp_fu_764_p2 & and_ln258_fu_1775_p2);

assign and_ln258_fu_1775_p2 = (or_ln258_fu_1769_p2 & or_ln257_1_fu_1722_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state69_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state71_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state73_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state75_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state77_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state80_on_subcall_done = ((grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_done == 1'b0) | (grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_done == 1'b0));
end

assign bitcast_ln255_1_fu_1531_p1 = tiny_abs_pri_tol;

assign bitcast_ln255_fu_1513_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_max_1_out;

assign bitcast_ln256_fu_1597_p1 = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_max_3_out;

assign bitcast_ln257_1_fu_1674_p1 = tiny_abs_dua_tol;

assign bitcast_ln257_fu_1657_p1 = mul_i_reg_2054;

assign bitcast_ln258_fu_1740_p1 = mul_i1_reg_2060;

assign bitcast_ln73_2_fu_1137_p1 = xor_ln73_fu_1131_p2;

assign bitcast_ln73_3_fu_1466_p1 = tmp_13_fu_1452_p6;

assign bitcast_ln73_4_fu_1476_p1 = xor_ln73_1_fu_1470_p2;

assign bitcast_ln73_fu_1127_p1 = tmp_11_fu_1113_p6;

assign empty_102_fu_945_p2 = (p_shl_fu_925_p3 - p_shl1_cast_fu_941_p1);

assign empty_109_fu_1284_p2 = (p_shl2_fu_1264_p3 - p_shl3_cast_fu_1280_p1);

assign grp_backward_pass_1_fu_575_ap_start = grp_backward_pass_1_fu_575_ap_start_reg;

assign grp_backward_pass_2_fu_606_ap_start = grp_backward_pass_2_fu_606_ap_start_reg;

assign grp_forward_pass_2_fu_499_ap_start = grp_forward_pass_2_fu_499_ap_start_reg;

assign grp_fu_1242_p1 = grp_fu_1242_p10;

assign grp_fu_1242_p10 = tiny_check_termination;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_100_125_fu_735_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_100_1_fu_727_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_216_fu_670_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_219_fu_637_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_222_fu_687_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2_fu_627_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_218_fu_713_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_221_fu_680_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_224_fu_720_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_663_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_217_fu_697_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_220_fu_655_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_223_fu_705_ap_start_reg;

assign grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start = grp_tiny_solve_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2_fu_647_ap_start_reg;

assign grp_update_dual_fu_517_ap_start = grp_update_dual_fu_517_ap_start_reg;

assign grp_update_linear_cost_fu_537_ap_start = grp_update_linear_cost_fu_537_ap_start_reg;

assign grp_update_slack_fu_467_ap_start = grp_update_slack_fu_467_ap_start_reg;

assign i_40_fu_1182_p2 = ($signed(i_34_reg_388) + $signed(5'd31));

assign i_42_fu_1163_p2 = (i_fu_244 + 7'd1);

assign icmp_ln133_1_fu_1248_p2 = ((i_37_reg_411 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_909_p2 = ((i_33_reg_332 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln135_1_fu_1308_p2 = ((j_13_reg_422 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_969_p2 = ((j_10_reg_343 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln174_1_fu_1218_p2 = ((i_41_reg_399 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_892_p2 = ((i_35_fu_224 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln177_1_fu_1368_p2 = ((j_12_reg_445 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_1029_p2 = ((j_reg_366 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_1157_p2 = ((i_fu_244 < sext_ln236_fu_1153_p1) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_1555_p2 = ((trunc_ln255_fu_1527_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_2_fu_1567_p2 = ((tmp_21_fu_1535_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln255_3_fu_1573_p2 = ((trunc_ln255_1_fu_1545_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_1549_p2 = ((tmp_20_fu_1517_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln256_1_fu_1621_p2 = ((trunc_ln256_fu_1611_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_1615_p2 = ((tmp_23_fu_1601_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln257_1_fu_1698_p2 = ((trunc_ln257_fu_1670_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln257_2_fu_1710_p2 = ((tmp_26_fu_1678_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln257_3_fu_1716_p2 = ((trunc_ln257_1_fu_1688_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln257_fu_1692_p2 = ((tmp_25_fu_1660_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln258_1_fu_1763_p2 = ((trunc_ln258_fu_1753_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln258_fu_1757_p2 = ((tmp_28_fu_1743_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln72_1_fu_1436_p2 = ((j_14_reg_456 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_1097_p2 = ((j_11_reg_377 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln255_1_fu_1579_p2 = (icmp_ln255_3_fu_1573_p2 | icmp_ln255_2_fu_1567_p2);

assign or_ln255_fu_1561_p2 = (icmp_ln255_fu_1549_p2 | icmp_ln255_1_fu_1555_p2);

assign or_ln256_fu_1627_p2 = (icmp_ln256_fu_1615_p2 | icmp_ln256_1_fu_1621_p2);

assign or_ln257_1_fu_1722_p2 = (icmp_ln257_3_fu_1716_p2 | icmp_ln257_2_fu_1710_p2);

assign or_ln257_fu_1704_p2 = (icmp_ln257_fu_1692_p2 | icmp_ln257_1_fu_1698_p2);

assign or_ln258_fu_1769_p2 = (icmp_ln258_fu_1757_p2 | icmp_ln258_1_fu_1763_p2);

assign p_shl1_cast_fu_941_p1 = p_shl1_fu_933_p3;

assign p_shl1_fu_933_p3 = {{trunc_ln134_fu_921_p1}, {2'd0}};

assign p_shl2_fu_1264_p3 = {{trunc_ln134_1_fu_1260_p1}, {4'd0}};

assign p_shl3_cast_fu_1280_p1 = p_shl3_fu_1272_p3;

assign p_shl3_fu_1272_p3 = {{trunc_ln134_1_fu_1260_p1}, {2'd0}};

assign p_shl_fu_925_p3 = {{trunc_ln134_fu_921_p1}, {4'd0}};

assign sext_ln236_fu_1153_p1 = $signed(tiny_max_iter);

assign sub_ln136_1_fu_1212_p2 = (tmp_19_fu_1204_p3 - zext_ln136_16_fu_1200_p1);

assign sub_ln136_fu_886_p2 = (tmp_17_fu_878_p3 - zext_ln136_13_fu_874_p1);

assign tiny_Q_address0 = grp_update_linear_cost_fu_537_tiny_Q_address0;

assign tmp_11_fu_1113_p5 = j_11_reg_377[1:0];

assign tmp_12_fu_1384_p5 = j_12_reg_445[1:0];

assign tmp_13_fu_1452_p5 = j_14_reg_456[1:0];

assign tmp_16_fu_866_p3 = {{i_35_fu_224}, {2'd0}};

assign tmp_17_fu_878_p3 = {{trunc_ln178_fu_862_p1}, {4'd0}};

assign tmp_18_fu_1192_p3 = {{i_41_reg_399}, {2'd0}};

assign tmp_19_fu_1204_p3 = {{trunc_ln178_2_fu_1188_p1}, {4'd0}};

assign tmp_20_fu_1517_p4 = {{bitcast_ln255_fu_1513_p1[30:23]}};

assign tmp_21_fu_1535_p4 = {{bitcast_ln255_1_fu_1531_p1[30:23]}};

assign tmp_23_fu_1601_p4 = {{bitcast_ln256_fu_1597_p1[30:23]}};

assign tmp_25_fu_1660_p4 = {{bitcast_ln257_fu_1657_p1[30:23]}};

assign tmp_26_fu_1678_p4 = {{bitcast_ln257_1_fu_1674_p1[30:23]}};

assign tmp_28_fu_1743_p4 = {{bitcast_ln258_fu_1740_p1[30:23]}};

assign tmp_fu_1169_p3 = i_34_reg_388[32'd4];

assign tmp_s_fu_1045_p5 = j_reg_366[1:0];

assign trunc_ln134_1_fu_1260_p1 = i_37_reg_411[1:0];

assign trunc_ln134_fu_921_p1 = i_33_reg_332[1:0];

assign trunc_ln163_fu_1177_p1 = i_34_reg_388[3:0];

assign trunc_ln178_1_fu_1041_p1 = j_reg_366[1:0];

assign trunc_ln178_2_fu_1188_p1 = i_41_reg_399[2:0];

assign trunc_ln178_3_fu_1380_p1 = j_12_reg_445[1:0];

assign trunc_ln178_fu_862_p1 = i_35_fu_224[2:0];

assign trunc_ln248_fu_1481_p1 = grp_fu_1242_p2[0:0];

assign trunc_ln255_1_fu_1545_p1 = bitcast_ln255_1_fu_1531_p1[22:0];

assign trunc_ln255_fu_1527_p1 = bitcast_ln255_fu_1513_p1[22:0];

assign trunc_ln256_fu_1611_p1 = bitcast_ln256_fu_1597_p1[22:0];

assign trunc_ln257_1_fu_1688_p1 = bitcast_ln257_1_fu_1674_p1[22:0];

assign trunc_ln257_fu_1670_p1 = bitcast_ln257_fu_1657_p1[22:0];

assign trunc_ln258_fu_1753_p1 = bitcast_ln258_fu_1740_p1[22:0];

assign u_1_address1 = grp_forward_pass_2_fu_499_u_1_address1;

assign u_max_1_address0 = grp_update_slack_fu_467_u_max_1_address0;

assign u_min_1_address0 = grp_update_slack_fu_467_u_min_1_address0;

assign x_1_address1 = grp_forward_pass_2_fu_499_x_1_address1;

assign x_1_d0 = grp_forward_pass_2_fu_499_x_1_d0;

assign x_max_1_address0 = grp_update_slack_fu_467_x_max_1_address0;

assign x_min_1_address0 = grp_update_slack_fu_467_x_min_1_address0;

assign xor_ln73_1_fu_1470_p2 = (bitcast_ln73_3_fu_1466_p1 ^ 32'd2147483648);

assign xor_ln73_fu_1131_p2 = (bitcast_ln73_fu_1127_p1 ^ 32'd2147483648);

assign zext_ln135_1_fu_1304_p1 = j_13_reg_422;

assign zext_ln135_fu_965_p1 = j_10_reg_343;

assign zext_ln136_12_fu_1325_p1 = add_ln136_1_fu_1320_p2;

assign zext_ln136_13_fu_874_p1 = tmp_16_fu_866_p3;

assign zext_ln136_14_fu_951_p1 = j_10_reg_343;

assign zext_ln136_15_fu_960_p1 = add_ln136_8_fu_955_p2;

assign zext_ln136_16_fu_1200_p1 = tmp_18_fu_1192_p3;

assign zext_ln136_17_fu_1290_p1 = j_13_reg_422;

assign zext_ln136_18_fu_1299_p1 = add_ln136_9_fu_1294_p2;

assign zext_ln136_fu_986_p1 = add_ln136_fu_981_p2;

assign zext_ln178_1_fu_1024_p1 = add_ln178_fu_1019_p2;

assign zext_ln178_2_fu_1354_p1 = j_12_reg_445;

assign zext_ln178_3_fu_1363_p1 = add_ln178_1_fu_1358_p2;

assign zext_ln178_fu_1015_p1 = j_reg_366;

assign zext_ln73_1_fu_1092_p1 = add_ln73_fu_1087_p2;

assign zext_ln73_2_fu_1422_p1 = j_14_reg_456;

assign zext_ln73_3_fu_1431_p1 = add_ln73_1_fu_1426_p2;

assign zext_ln73_fu_1083_p1 = j_11_reg_377;

always @ (posedge ap_clk) begin
    tmp_16_reg_1844[1:0] <= 2'b00;
    sub_ln136_reg_1850[1:0] <= 2'b00;
    empty_102_reg_1882[1:0] <= 2'b00;
    tmp_18_reg_1958[1:0] <= 2'b00;
    sub_ln136_1_reg_1964[1:0] <= 2'b00;
    empty_109_reg_1997[1:0] <= 2'b00;
end

endmodule //tracking_tiny_solve
