library ieee;
use ieee.std_logic_1164.all;

entity NOT_GATE IS 
generic (num : positive := 31);
port (A: in std_logic_vector(num downto 0);
  res: out std_logic_vector(num downto 0)
);
end entity;

architecture behavior of NOT_GATE is
begin
 process(A)
 begin
  for i in 0 to num loop
  
  if A(i) = '1'  then
   res(i) <= '0';
  else
   res(i) <='1';
  end if;
   
  end loop;
 end process;
end architecture behavior;