{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Using Performance Counters"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "!mkdir -p tmp"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Using `perf`\n",
    "\n",
    "A Linux tool for accessing performance counters.\n",
    "\n",
    "See also the [Wiki documentation](https://perf.wiki.kernel.org/index.php/Main_Page) for `perf`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  branch-instructions OR branches                    [Hardware event]\n",
      "  branch-misses                                      [Hardware event]\n",
      "  bus-cycles                                         [Hardware event]\n",
      "  cache-misses                                       [Hardware event]\n",
      "  cache-references                                   [Hardware event]\n",
      "  cpu-cycles OR cycles                               [Hardware event]\n",
      "  instructions                                       [Hardware event]\n",
      "  ref-cycles                                         [Hardware event]\n",
      "  alignment-faults                                   [Software event]\n",
      "  bpf-output                                         [Software event]\n",
      "  cgroup-switches                                    [Software event]\n",
      "  context-switches OR cs                             [Software event]\n",
      "  cpu-clock                                          [Software event]\n",
      "  cpu-migrations OR migrations                       [Software event]\n",
      "  dummy                                              [Software event]\n",
      "  emulation-faults                                   [Software event]\n",
      "  major-faults                                       [Software event]\n",
      "  minor-faults                                       [Software event]\n",
      "  page-faults OR faults                              [Software event]\n",
      "  task-clock                                         [Software event]\n",
      "\n",
      "tool:\n",
      "  duration_time\n",
      "  user_time\n",
      "  system_time\n",
      "\n",
      "cache:\n",
      "  L1-dcache-loads OR cpu_atom/L1-dcache-loads/\n",
      "  L1-dcache-stores OR cpu_atom/L1-dcache-stores/\n",
      "  L1-icache-loads OR cpu_atom/L1-icache-loads/\n",
      "  L1-icache-load-misses OR cpu_atom/L1-icache-load-misses/\n",
      "  LLC-loads OR cpu_atom/LLC-loads/\n",
      "  LLC-load-misses OR cpu_atom/LLC-load-misses/\n",
      "  LLC-stores OR cpu_atom/LLC-stores/\n",
      "  LLC-store-misses OR cpu_atom/LLC-store-misses/\n",
      "  dTLB-loads OR cpu_atom/dTLB-loads/\n",
      "  dTLB-load-misses OR cpu_atom/dTLB-load-misses/\n",
      "  dTLB-stores OR cpu_atom/dTLB-stores/\n",
      "  dTLB-store-misses OR cpu_atom/dTLB-store-misses/\n",
      "  iTLB-load-misses OR cpu_atom/iTLB-load-misses/\n",
      "  branch-loads OR cpu_atom/branch-loads/\n",
      "  branch-load-misses OR cpu_atom/branch-load-misses/\n",
      "  L1-dcache-loads OR cpu_core/L1-dcache-loads/\n",
      "  L1-dcache-load-misses OR cpu_core/L1-dcache-load-misses/\n",
      "  L1-dcache-stores OR cpu_core/L1-dcache-stores/\n",
      "  L1-icache-load-misses OR cpu_core/L1-icache-load-misses/\n",
      "  LLC-loads OR cpu_core/LLC-loads/\n",
      "  LLC-load-misses OR cpu_core/LLC-load-misses/\n",
      "  LLC-stores OR cpu_core/LLC-stores/\n",
      "  LLC-store-misses OR cpu_core/LLC-store-misses/\n",
      "  dTLB-loads OR cpu_core/dTLB-loads/\n",
      "  dTLB-load-misses OR cpu_core/dTLB-load-misses/\n",
      "  dTLB-stores OR cpu_core/dTLB-stores/\n",
      "  dTLB-store-misses OR cpu_core/dTLB-store-misses/\n",
      "  iTLB-load-misses OR cpu_core/iTLB-load-misses/\n",
      "  branch-loads OR cpu_core/branch-loads/\n",
      "  branch-load-misses OR cpu_core/branch-load-misses/\n",
      "  node-loads OR cpu_core/node-loads/\n",
      "  node-load-misses OR cpu_core/node-load-misses/\n",
      "  branch-instructions OR cpu_atom/branch-instructions/[Kernel PMU event]\n",
      "  branch-misses OR cpu_atom/branch-misses/           [Kernel PMU event]\n",
      "  bus-cycles OR cpu_atom/bus-cycles/                 [Kernel PMU event]\n",
      "  cache-misses OR cpu_atom/cache-misses/             [Kernel PMU event]\n",
      "  cache-references OR cpu_atom/cache-references/     [Kernel PMU event]\n",
      "  cpu-cycles OR cpu_atom/cpu-cycles/                 [Kernel PMU event]\n",
      "  instructions OR cpu_atom/instructions/             [Kernel PMU event]\n",
      "  mem-loads OR cpu_atom/mem-loads/                   [Kernel PMU event]\n",
      "  mem-stores OR cpu_atom/mem-stores/                 [Kernel PMU event]\n",
      "  ref-cycles OR cpu_atom/ref-cycles/                 [Kernel PMU event]\n",
      "  topdown-bad-spec OR cpu_atom/topdown-bad-spec/     [Kernel PMU event]\n",
      "  topdown-be-bound OR cpu_atom/topdown-be-bound/     [Kernel PMU event]\n",
      "  topdown-fe-bound OR cpu_atom/topdown-fe-bound/     [Kernel PMU event]\n",
      "  topdown-retiring OR cpu_atom/topdown-retiring/     [Kernel PMU event]\n",
      "  branch-instructions OR cpu_core/branch-instructions/[Kernel PMU event]\n",
      "  branch-misses OR cpu_core/branch-misses/           [Kernel PMU event]\n",
      "  bus-cycles OR cpu_core/bus-cycles/                 [Kernel PMU event]\n",
      "  cache-misses OR cpu_core/cache-misses/             [Kernel PMU event]\n",
      "  cache-references OR cpu_core/cache-references/     [Kernel PMU event]\n",
      "  cpu-cycles OR cpu_core/cpu-cycles/                 [Kernel PMU event]\n",
      "  instructions OR cpu_core/instructions/             [Kernel PMU event]\n",
      "  mem-loads OR cpu_core/mem-loads/                   [Kernel PMU event]\n",
      "  mem-loads-aux OR cpu_core/mem-loads-aux/           [Kernel PMU event]\n",
      "  mem-stores OR cpu_core/mem-stores/                 [Kernel PMU event]\n",
      "  ref-cycles OR cpu_core/ref-cycles/                 [Kernel PMU event]\n",
      "  slots OR cpu_core/slots/                           [Kernel PMU event]\n",
      "  topdown-bad-spec OR cpu_core/topdown-bad-spec/     [Kernel PMU event]\n",
      "  topdown-be-bound OR cpu_core/topdown-be-bound/     [Kernel PMU event]\n",
      "  topdown-br-mispredict OR cpu_core/topdown-br-mispredict/[Kernel PMU event]\n",
      "  topdown-fe-bound OR cpu_core/topdown-fe-bound/     [Kernel PMU event]\n",
      "  topdown-fetch-lat OR cpu_core/topdown-fetch-lat/   [Kernel PMU event]\n",
      "  topdown-heavy-ops OR cpu_core/topdown-heavy-ops/   [Kernel PMU event]\n",
      "  topdown-mem-bound OR cpu_core/topdown-mem-bound/   [Kernel PMU event]\n",
      "  topdown-retiring OR cpu_core/topdown-retiring/     [Kernel PMU event]\n",
      "  cstate_core/c1-residency/                          [Kernel PMU event]\n",
      "  cstate_core/c6-residency/                          [Kernel PMU event]\n",
      "  cstate_core/c7-residency/                          [Kernel PMU event]\n",
      "  cstate_pkg/c10-residency/                          [Kernel PMU event]\n",
      "  cstate_pkg/c2-residency/                           [Kernel PMU event]\n",
      "  cstate_pkg/c3-residency/                           [Kernel PMU event]\n",
      "  cstate_pkg/c6-residency/                           [Kernel PMU event]\n",
      "  cstate_pkg/c8-residency/                           [Kernel PMU event]\n",
      "  i915/actual-frequency/                             [Kernel PMU event]\n",
      "  i915/bcs0-busy/                                    [Kernel PMU event]\n",
      "  i915/bcs0-sema/                                    [Kernel PMU event]\n",
      "  i915/bcs0-wait/                                    [Kernel PMU event]\n",
      "  i915/interrupts/                                   [Kernel PMU event]\n",
      "  i915/rc6-residency/                                [Kernel PMU event]\n",
      "  i915/rcs0-busy/                                    [Kernel PMU event]\n",
      "  i915/rcs0-sema/                                    [Kernel PMU event]\n",
      "  i915/rcs0-wait/                                    [Kernel PMU event]\n",
      "  i915/requested-frequency/                          [Kernel PMU event]\n",
      "  i915/software-gt-awake-time/                       [Kernel PMU event]\n",
      "  i915/vcs0-busy/                                    [Kernel PMU event]\n",
      "  i915/vcs0-sema/                                    [Kernel PMU event]\n",
      "  i915/vcs0-wait/                                    [Kernel PMU event]\n",
      "  i915/vcs1-busy/                                    [Kernel PMU event]\n",
      "  i915/vcs1-sema/                                    [Kernel PMU event]\n",
      "  i915/vcs1-wait/                                    [Kernel PMU event]\n",
      "  i915/vecs0-busy/                                   [Kernel PMU event]\n",
      "  i915/vecs0-sema/                                   [Kernel PMU event]\n",
      "  i915/vecs0-wait/                                   [Kernel PMU event]\n",
      "  intel_bts//                                        [Kernel PMU event]\n",
      "  intel_pt//                                         [Kernel PMU event]\n",
      "  msr/aperf/                                         [Kernel PMU event]\n",
      "  msr/cpu_thermal_margin/                            [Kernel PMU event]\n",
      "  msr/mperf/                                         [Kernel PMU event]\n",
      "  msr/pperf/                                         [Kernel PMU event]\n",
      "  msr/smi/                                           [Kernel PMU event]\n",
      "  msr/tsc/                                           [Kernel PMU event]\n",
      "  power/energy-cores/                                [Kernel PMU event]\n",
      "  power/energy-gpu/                                  [Kernel PMU event]\n",
      "  power/energy-pkg/                                  [Kernel PMU event]\n",
      "  power/energy-psys/                                 [Kernel PMU event]\n",
      "  uncore_clock/clockticks/                           [Kernel PMU event]\n",
      "  uncore_imc_free_running/data_read/                 [Kernel PMU event]\n",
      "  uncore_imc_free_running/data_total/                [Kernel PMU event]\n",
      "  uncore_imc_free_running/data_write/                [Kernel PMU event]\n",
      "\n",
      "cache:\n",
      "  longest_lat_cache.miss\n",
      "       [Counts the number of cacheable memory requests that miss in the LLC.\n",
      "        Counts on a per core basis. Unit: cpu_atom]\n",
      "  longest_lat_cache.reference\n",
      "       [Counts the number of cacheable memory requests that access the LLC.\n",
      "        Counts on a per core basis. Unit: cpu_atom]\n",
      "  mem_bound_stalls.ifetch\n",
      "       [Counts the number of cycles the core is stalled due to an instruction\n",
      "        cache or TLB miss which hit in the L2,LLC,DRAM or MMIO (Non-DRAM). Unit:\n",
      "        cpu_atom]\n",
      "  mem_bound_stalls.ifetch_dram_hit\n",
      "       [Counts the number of cycles the core is stalled due to an instruction\n",
      "        cache or TLB miss which hit in DRAM or MMIO (Non-DRAM). Unit: cpu_atom]\n",
      "  mem_bound_stalls.ifetch_l2_hit\n",
      "       [Counts the number of cycles the core is stalled due to an instruction\n",
      "        cache or TLB miss which hit in the L2 cache. Unit: cpu_atom]\n",
      "  mem_bound_stalls.ifetch_llc_hit\n",
      "       [Counts the number of cycles the core is stalled due to an instruction\n",
      "        cache or TLB miss which hit in the LLC or other core with HITE/F/M.\n",
      "        Unit: cpu_atom]\n",
      "  mem_bound_stalls.load\n",
      "       [Counts the number of cycles the core is stalled due to a demand load\n",
      "        miss which hit in the L2,LLC,DRAM or MMIO (Non-DRAM). Unit: cpu_atom]\n",
      "  mem_bound_stalls.load_dram_hit\n",
      "       [Counts the number of cycles the core is stalled due to a demand load\n",
      "        miss which hit in DRAM or MMIO (Non-DRAM). Unit: cpu_atom]\n",
      "  mem_bound_stalls.load_l2_hit\n",
      "       [Counts the number of cycles the core is stalled due to a demand load\n",
      "        which hit in the L2 cache. Unit: cpu_atom]\n",
      "  mem_bound_stalls.load_llc_hit\n",
      "       [Counts the number of cycles the core is stalled due to a demand load\n",
      "        which hit in the LLC or other core with HITE/F/M. Unit: cpu_atom]\n",
      "  mem_load_uops_retired.dram_hit\n",
      "       [Counts the number of load uops retired that hit in DRAM Supports address\n",
      "        when precise (Precise event). Unit: cpu_atom]\n",
      "  mem_load_uops_retired.l2_hit\n",
      "       [Counts the number of load uops retired that hit in the L2 cache Supports\n",
      "        address when precise (Precise event). Unit: cpu_atom]\n",
      "  mem_load_uops_retired.l3_hit\n",
      "       [Counts the number of load uops retired that hit in the L3 cache Supports\n",
      "        address when precise (Precise event). Unit: cpu_atom]\n",
      "  mem_scheduler_block.all\n",
      "       [Counts the number of cycles that uops are blocked for any of the\n",
      "        following reasons: load buffer,store buffer or RSV full. Unit: cpu_atom]\n",
      "  mem_scheduler_block.ld_buf\n",
      "       [Counts the number of cycles that uops are blocked due to a load buffer\n",
      "        full condition. Unit: cpu_atom]\n",
      "  mem_scheduler_block.rsv\n",
      "       [Counts the number of cycles that uops are blocked due to an RSV full\n",
      "        condition. Unit: cpu_atom]\n",
      "  mem_scheduler_block.st_buf\n",
      "       [Counts the number of cycles that uops are blocked due to a store buffer\n",
      "        full condition. Unit: cpu_atom]\n",
      "  mem_uops_retired.all_loads\n",
      "       [Counts the number of load uops retired Supports address when precise\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  mem_uops_retired.all_stores\n",
      "       [Counts the number of store uops retired Supports address when precise\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_128\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 128 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_16\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 16 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_256\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 256 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_32\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 32 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_4\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 4 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_512\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 512 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_64\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 64 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.load_latency_gt_8\n",
      "       [Counts the number of tagged loads with an instruction latency that\n",
      "        exceeds or equals the threshold of 8 cycles as defined in\n",
      "        MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled\n",
      "        Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  mem_uops_retired.lock_loads\n",
      "       [Counts the number of load uops retired that performed one or more locks\n",
      "        Supports address when precise (Precise event). Unit: cpu_atom]\n",
      "  mem_uops_retired.split_loads\n",
      "       [Counts the number of retired split load uops Supports address when\n",
      "        precise (Precise event). Unit: cpu_atom]\n",
      "  mem_uops_retired.store_latency\n",
      "       [Counts the number of stores uops retired. Counts with or without PEBS\n",
      "        enabled Supports address when precise (Must be precise). Unit: cpu_atom]\n",
      "  ocr.demand_data_rd.l3_hit\n",
      "       [Counts demand data reads that were supplied by the L3 cache. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.demand_data_rd.l3_hit.snoop_hit_no_fwd\n",
      "       [Counts demand data reads that were supplied by the L3 cache where a\n",
      "        snoop was sent,the snoop hit,but no data was forwarded. Unit: cpu_atom]\n",
      "  ocr.demand_data_rd.l3_hit.snoop_hit_with_fwd\n",
      "       [Counts demand data reads that were supplied by the L3 cache where a\n",
      "        snoop was sent,the snoop hit,and non-modified data was forwarded. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.demand_data_rd.l3_hit.snoop_hitm\n",
      "       [Counts demand data reads that were supplied by the L3 cache where a\n",
      "        snoop was sent,the snoop hit,and modified data was forwarded. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.demand_rfo.l3_hit\n",
      "       [Counts demand reads for ownership (RFO) and software prefetches for\n",
      "        exclusive ownership (PREFETCHW) that were supplied by the L3 cache.\n",
      "        Unit: cpu_atom]\n",
      "  ocr.demand_rfo.l3_hit.snoop_hitm\n",
      "       [Counts demand reads for ownership (RFO) and software prefetches for\n",
      "        exclusive ownership (PREFETCHW) that were supplied by the L3 cache where\n",
      "        a snoop was sent,the snoop hit,and modified data was forwarded. Unit:\n",
      "        cpu_atom]\n",
      "  topdown_fe_bound.icache\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to instruction cache misses. Unit: cpu_atom]\n",
      "  l1d.hwpf_miss\n",
      "       [L1D.HWPF_MISS. Unit: cpu_core]\n",
      "  l1d.replacement\n",
      "       [Counts the number of cache lines replaced in L1 data cache. Unit:\n",
      "        cpu_core]\n",
      "  l1d_pend_miss.fb_full\n",
      "       [Number of cycles a demand request has waited due to L1D Fill Buffer (FB)\n",
      "        unavailability. Unit: cpu_core]\n",
      "  l1d_pend_miss.fb_full_periods\n",
      "       [Number of phases a demand request has waited due to L1D Fill Buffer (FB)\n",
      "        unavailability. Unit: cpu_core]\n",
      "  l1d_pend_miss.l2_stalls\n",
      "       [Number of cycles a demand request has waited due to L1D due to lack of\n",
      "        L2 resources. Unit: cpu_core]\n",
      "  l1d_pend_miss.pending\n",
      "       [Number of L1D misses that are outstanding. Unit: cpu_core]\n",
      "  l1d_pend_miss.pending_cycles\n",
      "       [Cycles with L1D load Misses outstanding. Unit: cpu_core]\n",
      "  l2_lines_in.all\n",
      "       [L2 cache lines filling L2. Unit: cpu_core]\n",
      "  l2_lines_out.useless_hwpf\n",
      "       [Cache lines that have been L2 hardware prefetched but not used by demand\n",
      "        accesses. Unit: cpu_core]\n",
      "  l2_request.all\n",
      "       [All accesses to L2 cache [This event is alias to L2_RQSTS.REFERENCES].\n",
      "        Unit: cpu_core]\n",
      "  l2_request.miss\n",
      "       [Read requests with true-miss in L2 cache. [This event is alias to\n",
      "        L2_RQSTS.MISS]. Unit: cpu_core]\n",
      "  l2_rqsts.all_code_rd\n",
      "       [L2 code requests. Unit: cpu_core]\n",
      "  l2_rqsts.all_demand_data_rd\n",
      "       [Demand Data Read access L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.all_demand_miss\n",
      "       [Demand requests that miss L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.all_hwpf\n",
      "       [L2_RQSTS.ALL_HWPF. Unit: cpu_core]\n",
      "  l2_rqsts.all_rfo\n",
      "       [RFO requests to L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.code_rd_hit\n",
      "       [L2 cache hits when fetching instructions,code reads. Unit: cpu_core]\n",
      "  l2_rqsts.code_rd_miss\n",
      "       [L2 cache misses when fetching instructions. Unit: cpu_core]\n",
      "  l2_rqsts.demand_data_rd_hit\n",
      "       [Demand Data Read requests that hit L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.demand_data_rd_miss\n",
      "       [Demand Data Read miss L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.hwpf_miss\n",
      "       [L2_RQSTS.HWPF_MISS. Unit: cpu_core]\n",
      "  l2_rqsts.miss\n",
      "       [Read requests with true-miss in L2 cache. [This event is alias to\n",
      "        L2_REQUEST.MISS]. Unit: cpu_core]\n",
      "  l2_rqsts.references\n",
      "       [All accesses to L2 cache [This event is alias to L2_REQUEST.ALL]. Unit:\n",
      "        cpu_core]\n",
      "  l2_rqsts.rfo_hit\n",
      "       [RFO requests that hit L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.rfo_miss\n",
      "       [RFO requests that miss L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.swpf_hit\n",
      "       [SW prefetch requests that hit L2 cache. Unit: cpu_core]\n",
      "  l2_rqsts.swpf_miss\n",
      "       [SW prefetch requests that miss L2 cache. Unit: cpu_core]\n",
      "  l2_trans.l2_wb\n",
      "       [L2 writebacks that access L2 cache. Unit: cpu_core]\n",
      "  longest_lat_cache.miss\n",
      "       [Core-originated cacheable requests that missed L3 (Except hardware\n",
      "        prefetches to the L3). Unit: cpu_core]\n",
      "  longest_lat_cache.reference\n",
      "       [Core-originated cacheable requests that refer to L3 (Except hardware\n",
      "        prefetches to the L3). Unit: cpu_core]\n",
      "  mem_inst_retired.all_loads\n",
      "       [Retired load instructions Supports address when precise (Precise event).\n",
      "        Unit: cpu_core]\n",
      "  mem_inst_retired.all_stores\n",
      "       [Retired store instructions Supports address when precise (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  mem_inst_retired.any\n",
      "       [All retired memory instructions Supports address when precise (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  mem_inst_retired.lock_loads\n",
      "       [Retired load instructions with locked access Supports address when\n",
      "        precise (Precise event). Unit: cpu_core]\n",
      "  mem_inst_retired.split_loads\n",
      "       [Retired load instructions that split across a cacheline boundary\n",
      "        Supports address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_inst_retired.split_stores\n",
      "       [Retired store instructions that split across a cacheline boundary\n",
      "        Supports address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_inst_retired.stlb_miss_loads\n",
      "       [Retired load instructions that miss the STLB Supports address when\n",
      "        precise (Precise event). Unit: cpu_core]\n",
      "  mem_inst_retired.stlb_miss_stores\n",
      "       [Retired store instructions that miss the STLB Supports address when\n",
      "        precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_completed.l1_miss_any\n",
      "       [Completed demand load uops that miss the L1 d-cache. Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_fwd\n",
      "       [Retired load instructions whose data sources were HitM responses from\n",
      "        shared L3 Supports address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_hit\n",
      "       [Retired load instructions whose data sources were L3 and cross-core\n",
      "        snoop hits in on-pkg core cache Supports address when precise (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_hitm\n",
      "       [Retired load instructions whose data sources were HitM responses from\n",
      "        shared L3 Supports address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_miss\n",
      "       [Retired load instructions whose data sources were L3 hit and cross-core\n",
      "        snoop missed in on-pkg core cache Supports address when precise (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_no_fwd\n",
      "       [Retired load instructions whose data sources were L3 and cross-core\n",
      "        snoop hits in on-pkg core cache Supports address when precise (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  mem_load_l3_hit_retired.xsnp_none\n",
      "       [Retired load instructions whose data sources were hits in L3 without\n",
      "        snoops required Supports address when precise (Precise event). Unit:\n",
      "        cpu_core]\n",
      "  mem_load_l3_miss_retired.local_dram\n",
      "       [Retired load instructions which data sources missed L3 but serviced from\n",
      "        local dram Supports address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_misc_retired.uc\n",
      "       [Retired instructions with at least 1 uncacheable load or lock Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.fb_hit\n",
      "       [Number of completed demand load requests that missed the L1,but hit the\n",
      "        FB(fill buffer),because a preceding miss to the same cacheline initiated\n",
      "        the line to be brought into L1,but data is not yet ready in L1 Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l1_hit\n",
      "       [Retired load instructions with L1 cache hits as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l1_miss\n",
      "       [Retired load instructions missed L1 cache as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l2_hit\n",
      "       [Retired load instructions with L2 cache hits as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l2_miss\n",
      "       [Retired load instructions missed L2 cache as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l3_hit\n",
      "       [Retired load instructions with L3 cache hits as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_load_retired.l3_miss\n",
      "       [Retired load instructions missed L3 cache as data sources Supports\n",
      "        address when precise (Precise event). Unit: cpu_core]\n",
      "  mem_store_retired.l2_hit\n",
      "       [MEM_STORE_RETIRED.L2_HIT. Unit: cpu_core]\n",
      "  mem_uop_retired.any\n",
      "       [Retired memory uops for any access. Unit: cpu_core]\n",
      "  ocr.demand_data_rd.l3_hit.snoop_hit_with_fwd\n",
      "       [Counts demand data reads that resulted in a snoop hit in another cores\n",
      "        caches which forwarded the unmodified data to the requesting core. Unit:\n",
      "        cpu_core]\n",
      "  ocr.demand_data_rd.l3_hit.snoop_hitm\n",
      "       [Counts demand data reads that resulted in a snoop hit in another cores\n",
      "        caches,data forwarding is required as the data is modified. Unit:\n",
      "        cpu_core]\n",
      "  ocr.demand_rfo.l3_hit.snoop_hitm\n",
      "       [Counts demand read for ownership (RFO) requests and software prefetches\n",
      "        for exclusive ownership (PREFETCHW) that resulted in a snoop hit in\n",
      "        another cores caches,data forwarding is required as the data is\n",
      "        modified. Unit: cpu_core]\n",
      "  offcore_requests.all_requests\n",
      "       [OFFCORE_REQUESTS.ALL_REQUESTS. Unit: cpu_core]\n",
      "  offcore_requests.data_rd\n",
      "       [Demand and prefetch data reads. Unit: cpu_core]\n",
      "  offcore_requests.demand_code_rd\n",
      "       [Cacheable and noncacheable code read requests. Unit: cpu_core]\n",
      "  offcore_requests.demand_data_rd\n",
      "       [Demand Data Read requests sent to uncore. Unit: cpu_core]\n",
      "  offcore_requests.demand_rfo\n",
      "       [Demand RFO requests including regular RFOs,locks,ItoM. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.cycles_with_data_rd\n",
      "       [OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD Spec update: ADL038.\n",
      "        Unit: cpu_core]\n",
      "  offcore_requests_outstanding.cycles_with_demand_code_rd\n",
      "       [Cycles with offcore outstanding Code Reads transactions in the\n",
      "        SuperQueue (SQ),queue to uncore. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.cycles_with_demand_data_rd\n",
      "       [Cycles where at least 1 outstanding demand data read request is pending.\n",
      "        Unit: cpu_core]\n",
      "  offcore_requests_outstanding.cycles_with_demand_rfo\n",
      "       [For every cycle where the core is waiting on at least 1 outstanding\n",
      "        Demand RFO request,increments by 1. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.data_rd\n",
      "       [OFFCORE_REQUESTS_OUTSTANDING.DATA_RD Spec update: ADL038. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.demand_code_rd\n",
      "       [Offcore outstanding Code Reads transactions in the SuperQueue (SQ),queue\n",
      "        to uncore,every cycle. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.demand_data_rd\n",
      "       [For every cycle,increments by the number of outstanding demand data read\n",
      "        requests pending. Unit: cpu_core]\n",
      "  sq_misc.bus_lock\n",
      "       [Counts bus locks,accounts for cache line split locks and UC locks. Unit:\n",
      "        cpu_core]\n",
      "  sw_prefetch_access.any\n",
      "       [Counts the number of PREFETCHNTA,PREFETCHW,PREFETCHT0,PREFETCHT1 or\n",
      "        PREFETCHT2 instructions executed. Unit: cpu_core]\n",
      "  sw_prefetch_access.nta\n",
      "       [Number of PREFETCHNTA instructions executed. Unit: cpu_core]\n",
      "  sw_prefetch_access.prefetchw\n",
      "       [Number of PREFETCHW instructions executed. Unit: cpu_core]\n",
      "  sw_prefetch_access.t0\n",
      "       [Number of PREFETCHT0 instructions executed. Unit: cpu_core]\n",
      "  sw_prefetch_access.t1_t2\n",
      "       [Number of PREFETCHT1 or PREFETCHT2 instructions executed. Unit: cpu_core]\n",
      "\n",
      "floating point:\n",
      "  machine_clears.fp_assist\n",
      "       [Counts the number of floating point operations retired that required\n",
      "        microcode assist. Unit: cpu_atom]\n",
      "  uops_retired.fpdiv\n",
      "       [Counts the number of floating point divide uops retired (x87 and SSE,\n",
      "        including x87 sqrt) (Precise event). Unit: cpu_atom]\n",
      "  arith.fpdiv_active\n",
      "       [ARITH.FPDIV_ACTIVE. Unit: cpu_core]\n",
      "  assists.fp\n",
      "       [Counts all microcode FP assists. Unit: cpu_core]\n",
      "  assists.sse_avx_mix\n",
      "       [ASSISTS.SSE_AVX_MIX. Unit: cpu_core]\n",
      "  fp_arith_dispatched.port_0\n",
      "       [FP_ARITH_DISPATCHED.PORT_0 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.V0]. Unit: cpu_core]\n",
      "  fp_arith_dispatched.port_1\n",
      "       [FP_ARITH_DISPATCHED.PORT_1 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.V1]. Unit: cpu_core]\n",
      "  fp_arith_dispatched.port_5\n",
      "       [FP_ARITH_DISPATCHED.PORT_5 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.V2]. Unit: cpu_core]\n",
      "  fp_arith_dispatched.v0\n",
      "       [FP_ARITH_DISPATCHED.V0 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.PORT_0]. Unit: cpu_core]\n",
      "  fp_arith_dispatched.v1\n",
      "       [FP_ARITH_DISPATCHED.V1 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.PORT_1]. Unit: cpu_core]\n",
      "  fp_arith_dispatched.v2\n",
      "       [FP_ARITH_DISPATCHED.V2 [This event is alias to\n",
      "        FP_ARITH_DISPATCHED.PORT_5]. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.128b_packed_double\n",
      "       [Counts number of SSE/AVX computational 128-bit packed double precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 2 computation operations,one for\n",
      "        each element. Applies to SSE* and AVX* packed double precision\n",
      "        floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX\n",
      "        SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as\n",
      "        they perform 2 calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.128b_packed_single\n",
      "       [Number of SSE/AVX computational 128-bit packed single precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 4 computation operations,one for\n",
      "        each element. Applies to SSE* and AVX* packed single precision\n",
      "        floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT\n",
      "        DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they\n",
      "        perform 2 calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.256b_packed_double\n",
      "       [Counts number of SSE/AVX computational 256-bit packed double precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 4 computation operations,one for\n",
      "        each element. Applies to SSE* and AVX* packed double precision\n",
      "        floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX\n",
      "        SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform\n",
      "        2 calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.256b_packed_single\n",
      "       [Counts number of SSE/AVX computational 256-bit packed single precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 8 computation operations,one for\n",
      "        each element. Applies to SSE* and AVX* packed single precision\n",
      "        floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX\n",
      "        SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count\n",
      "        twice as they perform 2 calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.4_flops\n",
      "       [Number of SSE/AVX computational 128-bit packed single and 256-bit packed\n",
      "        double precision FP instructions retired; some instructions will count\n",
      "        twice as noted below. Each count represents 2 or/and 4 computation\n",
      "        operations,1 for each element. Applies to SSE* and AVX* packed single\n",
      "        precision and packed double precision FP instructions: ADD SUB HADD HSUB\n",
      "        SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and\n",
      "        FM(N)ADD/SUB count twice as they perform 2 calculations per element.\n",
      "        Unit: cpu_core]\n",
      "  fp_arith_inst_retired.scalar\n",
      "       [Number of SSE/AVX computational scalar floating-point instructions\n",
      "        retired; some instructions will count twice as noted below. Applies to\n",
      "        SSE* and AVX* scalar,double and single precision floating-point: ADD SUB\n",
      "        MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and\n",
      "        FM(N)ADD/SUB instructions count twice as they perform multiple\n",
      "        calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.scalar_double\n",
      "       [Counts number of SSE/AVX computational scalar double precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 1 computational operation. Applies\n",
      "        to SSE* and AVX* scalar double precision floating-point instructions:\n",
      "        ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions\n",
      "        count twice as they perform 2 calculations per element. Unit: cpu_core]\n",
      "  fp_arith_inst_retired.scalar_single\n",
      "       [Counts number of SSE/AVX computational scalar single precision\n",
      "        floating-point instructions retired; some instructions will count twice\n",
      "        as noted below. Each count represents 1 computational operation. Applies\n",
      "        to SSE* and AVX* scalar single precision floating-point instructions:\n",
      "        ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB\n",
      "        instructions count twice as they perform 2 calculations per element.\n",
      "        Unit: cpu_core]\n",
      "  fp_arith_inst_retired.vector\n",
      "       [Number of any Vector retired FP arithmetic instructions. Unit: cpu_core]\n",
      "\n",
      "frontend:\n",
      "  baclears.any\n",
      "       [Counts the total number of BACLEARS due to all branch types including\n",
      "        conditional and unconditional jumps,returns,and indirect branches. Unit:\n",
      "        cpu_atom]\n",
      "  icache.accesses\n",
      "       [Counts the number of requests to the instruction cache for one or more\n",
      "        bytes of a cache line. Unit: cpu_atom]\n",
      "  icache.misses\n",
      "       [Counts the number of instruction cache misses. Unit: cpu_atom]\n",
      "  baclears.any\n",
      "       [Clears due to Unknown Branches. Unit: cpu_core]\n",
      "  decode.lcp\n",
      "       [Stalls caused by changing prefix length of the instruction. Unit:\n",
      "        cpu_core]\n",
      "  decode.ms_busy\n",
      "       [Cycles the Microcode Sequencer is busy. Unit: cpu_core]\n",
      "  dsb2mite_switches.penalty_cycles\n",
      "       [DSB-to-MITE switch true penalty cycles. Unit: cpu_core]\n",
      "  frontend_retired.any_dsb_miss\n",
      "       [Retired Instructions who experienced DSB miss (Precise event). Unit:\n",
      "        cpu_core]\n",
      "  frontend_retired.dsb_miss\n",
      "       [Retired Instructions who experienced a critical DSB miss (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  frontend_retired.itlb_miss\n",
      "       [Retired Instructions who experienced iTLB true miss (Precise event).\n",
      "        Unit: cpu_core]\n",
      "  frontend_retired.l1i_miss\n",
      "       [Retired Instructions who experienced Instruction L1 Cache true miss\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.l2_miss\n",
      "       [Retired Instructions who experienced Instruction L2 Cache true miss\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_1\n",
      "       [Retired instructions after front-end starvation of at least 1 cycle\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_128\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 128 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_16\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 16 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_2\n",
      "       [Retired instructions after front-end starvation of at least 2 cycles\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_256\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 256 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_2_bubbles_ge_1\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end had at least 1 bubble-slot for a period of 2 cycles which was\n",
      "        not interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_32\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 32 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_4\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 4 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_512\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 512 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_64\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 64 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.latency_ge_8\n",
      "       [Retired instructions that are fetched after an interval where the\n",
      "        front-end delivered no uops for a period of 8 cycles which was not\n",
      "        interrupted by a back-end stall (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.ms_flows\n",
      "       [FRONTEND_RETIRED.MS_FLOWS (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.stlb_miss\n",
      "       [Retired Instructions who experienced STLB (2nd level TLB) true miss\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  frontend_retired.unknown_branch\n",
      "       [FRONTEND_RETIRED.UNKNOWN_BRANCH (Precise event). Unit: cpu_core]\n",
      "  icache_data.stall_periods\n",
      "       [ICACHE_DATA.STALL_PERIODS. Unit: cpu_core]\n",
      "  icache_data.stalls\n",
      "       [Cycles where a code fetch is stalled due to L1 instruction cache miss.\n",
      "        Unit: cpu_core]\n",
      "  icache_tag.stalls\n",
      "       [Cycles where a code fetch is stalled due to L1 instruction cache tag\n",
      "        miss. Unit: cpu_core]\n",
      "  idq.dsb_cycles_any\n",
      "       [Cycles Decode Stream Buffer (DSB) is delivering any Uop. Unit: cpu_core]\n",
      "  idq.dsb_cycles_ok\n",
      "       [Cycles DSB is delivering optimal number of Uops. Unit: cpu_core]\n",
      "  idq.dsb_uops\n",
      "       [Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream\n",
      "        Buffer (DSB) path. Unit: cpu_core]\n",
      "  idq.mite_cycles_any\n",
      "       [Cycles MITE is delivering any Uop. Unit: cpu_core]\n",
      "  idq.mite_cycles_ok\n",
      "       [Cycles MITE is delivering optimal number of Uops. Unit: cpu_core]\n",
      "  idq.mite_uops\n",
      "       [Uops delivered to Instruction Decode Queue (IDQ) from MITE path. Unit:\n",
      "        cpu_core]\n",
      "  idq.ms_cycles_any\n",
      "       [Cycles when uops are being delivered to IDQ while MS is busy. Unit:\n",
      "        cpu_core]\n",
      "  idq.ms_switches\n",
      "       [Number of switches from DSB or MITE to the MS. Unit: cpu_core]\n",
      "  idq.ms_uops\n",
      "       [Uops delivered to IDQ while MS is busy. Unit: cpu_core]\n",
      "  idq_bubbles.core\n",
      "       [Uops not delivered by IDQ when backend of the machine is not stalled\n",
      "        [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]. Unit: cpu_core]\n",
      "  idq_bubbles.cycles_0_uops_deliv.core\n",
      "       [Cycles when no uops are not delivered by the IDQ when backend of the\n",
      "        machine is not stalled [This event is alias to\n",
      "        IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]. Unit: cpu_core]\n",
      "  idq_bubbles.cycles_fe_was_ok\n",
      "       [Cycles when optimal number of uops was delivered to the back-end when\n",
      "        the back-end is not stalled [This event is alias to\n",
      "        IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]. Unit: cpu_core]\n",
      "  idq_uops_not_delivered.core\n",
      "       [Uops not delivered by IDQ when backend of the machine is not stalled\n",
      "        [This event is alias to IDQ_BUBBLES.CORE]. Unit: cpu_core]\n",
      "  idq_uops_not_delivered.cycles_0_uops_deliv.core\n",
      "       [Cycles when no uops are not delivered by the IDQ when backend of the\n",
      "        machine is not stalled [This event is alias to\n",
      "        IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]. Unit: cpu_core]\n",
      "  idq_uops_not_delivered.cycles_fe_was_ok\n",
      "       [Cycles when optimal number of uops was delivered to the back-end when\n",
      "        the back-end is not stalled [This event is alias to\n",
      "        IDQ_BUBBLES.CYCLES_FE_WAS_OK]. Unit: cpu_core]\n",
      "\n",
      "memory:\n",
      "  ld_head.any_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer is stalled due to any number of reasons,including an L1 miss,WCB\n",
      "        full,pagewalk,store address block or store data block,on a load that\n",
      "        retires. Unit: cpu_atom]\n",
      "  ld_head.l1_bound_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer is stalled due to a core bound stall including a store address\n",
      "        match,a DTLB miss or a page walk that detains the load from retiring.\n",
      "        Unit: cpu_atom]\n",
      "  ld_head.l1_miss_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer and retirement are both stalled due to a DL1 miss. Unit: cpu_atom]\n",
      "  ld_head.other_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer and retirement are both stalled due to other block cases. Unit:\n",
      "        cpu_atom]\n",
      "  ld_head.pgwalk_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer and retirement are both stalled due to a pagewalk. Unit: cpu_atom]\n",
      "  ld_head.st_addr_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer and retirement are both stalled due to a store address match.\n",
      "        Unit: cpu_atom]\n",
      "  machine_clears.memory_ordering\n",
      "       [Counts the number of machine clears due to memory ordering caused by a\n",
      "        snoop from an external agent. Does not count internally generated\n",
      "        machine clears such as those due to memory disambiguation. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.demand_data_rd.l3_miss\n",
      "       [Counts demand data reads that were not supplied by the L3 cache. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.demand_data_rd.l3_miss_local\n",
      "       [Counts demand data reads that were not supplied by the L3 cache.\n",
      "        [L3_MISS_LOCAL is alias to L3_MISS]. Unit: cpu_atom]\n",
      "  ocr.demand_rfo.l3_miss\n",
      "       [Counts demand reads for ownership (RFO) and software prefetches for\n",
      "        exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.\n",
      "        Unit: cpu_atom]\n",
      "  ocr.demand_rfo.l3_miss_local\n",
      "       [Counts demand reads for ownership (RFO) and software prefetches for\n",
      "        exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.\n",
      "        [L3_MISS_LOCAL is alias to L3_MISS]. Unit: cpu_atom]\n",
      "  cycle_activity.stalls_l3_miss\n",
      "       [Execution stalls while L3 cache miss demand load is outstanding. Unit:\n",
      "        cpu_core]\n",
      "  machine_clears.memory_ordering\n",
      "       [Number of machine clears due to memory ordering conflicts. Unit:\n",
      "        cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_1024\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 1024 cycles Supports address when precise\n",
      "        (Must be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_128\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 128 cycles Supports address when precise\n",
      "        (Must be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_16\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 16 cycles Supports address when precise (Must\n",
      "        be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_256\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 256 cycles Supports address when precise\n",
      "        (Must be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_32\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 32 cycles Supports address when precise (Must\n",
      "        be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_4\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 4 cycles Supports address when precise (Must\n",
      "        be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_512\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 512 cycles Supports address when precise\n",
      "        (Must be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_64\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 64 cycles Supports address when precise (Must\n",
      "        be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.load_latency_gt_8\n",
      "       [Counts randomly selected loads when the latency from first dispatch to\n",
      "        completion is greater than 8 cycles Supports address when precise (Must\n",
      "        be precise). Unit: cpu_core]\n",
      "  mem_trans_retired.store_sample\n",
      "       [Retired memory store access operations. A PDist event for PEBS Store\n",
      "        Latency Facility Supports address when precise (Must be precise). Unit:\n",
      "        cpu_core]\n",
      "  memory_activity.cycles_l1d_miss\n",
      "       [Cycles while L1 cache miss demand load is outstanding. Unit: cpu_core]\n",
      "  memory_activity.stalls_l1d_miss\n",
      "       [Execution stalls while L1 cache miss demand load is outstanding. Unit:\n",
      "        cpu_core]\n",
      "  memory_activity.stalls_l2_miss\n",
      "       [Execution stalls while L2 cache miss demand cacheable load request is\n",
      "        outstanding. Unit: cpu_core]\n",
      "  memory_activity.stalls_l3_miss\n",
      "       [Execution stalls while L3 cache miss demand cacheable load request is\n",
      "        outstanding. Unit: cpu_core]\n",
      "  ocr.demand_data_rd.l3_miss\n",
      "       [Counts demand data reads that were not supplied by the L3 cache. Unit:\n",
      "        cpu_core]\n",
      "  ocr.demand_rfo.l3_miss\n",
      "       [Counts demand read for ownership (RFO) requests and software prefetches\n",
      "        for exclusive ownership (PREFETCHW) that were not supplied by the L3\n",
      "        cache. Unit: cpu_core]\n",
      "  offcore_requests.l3_miss_demand_data_rd\n",
      "       [Counts demand data read requests that miss the L3 cache. Unit: cpu_core]\n",
      "  offcore_requests_outstanding.l3_miss_demand_data_rd\n",
      "       [For every cycle,increments by the number of demand data read requests\n",
      "        pending that are known to have missed the L3 cache. Unit: cpu_core]\n",
      "\n",
      "other:\n",
      "  ocr.corewb_m.any_response\n",
      "       [Counts modified writebacks from L1 cache and L2 cache that have any type\n",
      "        of response. Unit: cpu_atom]\n",
      "  ocr.demand_data_rd.any_response\n",
      "       [Counts demand data reads that have any type of response. Unit: cpu_atom]\n",
      "  ocr.demand_rfo.any_response\n",
      "       [Counts demand reads for ownership (RFO) and software prefetches for\n",
      "        exclusive ownership (PREFETCHW) that have any type of response. Unit:\n",
      "        cpu_atom]\n",
      "  ocr.streaming_wr.any_response\n",
      "       [Counts streaming stores that have any type of response. Unit: cpu_atom]\n",
      "  serialization.c01_ms_scb\n",
      "       [Counts the number of issue slots in a UMWAIT or TPAUSE instruction where\n",
      "        no uop issues due to the instruction putting the CPU into the C0.1\n",
      "        activity state. For Tremont,UMWAIT and TPAUSE will only put the CPU into\n",
      "        C0.1 activity state (not C0.2 activity state). Unit: cpu_atom]\n",
      "  assists.hardware\n",
      "       [ASSISTS.HARDWARE. Unit: cpu_core]\n",
      "  assists.page_fault\n",
      "       [ASSISTS.PAGE_FAULT. Unit: cpu_core]\n",
      "  core_power.license_1\n",
      "       [CORE_POWER.LICENSE_1. Unit: cpu_core]\n",
      "  core_power.license_2\n",
      "       [CORE_POWER.LICENSE_2. Unit: cpu_core]\n",
      "  core_power.license_3\n",
      "       [CORE_POWER.LICENSE_3. Unit: cpu_core]\n",
      "  ocr.demand_data_rd.any_response\n",
      "       [Counts demand data reads that have any type of response. Unit: cpu_core]\n",
      "  ocr.demand_data_rd.dram\n",
      "       [Counts demand data reads that were supplied by DRAM. Unit: cpu_core]\n",
      "  ocr.demand_rfo.any_response\n",
      "       [Counts demand read for ownership (RFO) requests and software prefetches\n",
      "        for exclusive ownership (PREFETCHW) that have any type of response.\n",
      "        Unit: cpu_core]\n",
      "  ocr.streaming_wr.any_response\n",
      "       [Counts streaming stores that have any type of response. Unit: cpu_core]\n",
      "  rs.empty\n",
      "       [Cycles when Reservation Station (RS) is empty for the thread. Unit:\n",
      "        cpu_core]\n",
      "  rs.empty_count\n",
      "       [Counts end of periods where the Reservation Station (RS) was empty.\n",
      "        Unit: cpu_core]\n",
      "  rs.empty_resource\n",
      "       [Cycles when Reservation Station (RS) is empty due to a resource in the\n",
      "        back-end. Unit: cpu_core]\n",
      "  xq.full_cycles\n",
      "       [Cycles the uncore cannot take further requests. Unit: cpu_core]\n",
      "\n",
      "pipeline:\n",
      "  br_inst_retired.all_branches\n",
      "       [Counts the total number of branch instructions retired for all branch\n",
      "        types (Precise event). Unit: cpu_atom]\n",
      "  br_inst_retired.cond\n",
      "       [Counts the number of retired JCC (Jump on Conditional Code) branch\n",
      "        instructions retired,includes both taken and not taken branches (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  br_inst_retired.cond_taken\n",
      "       [Counts the number of taken JCC (Jump on Conditional Code) branch\n",
      "        instructions retired (Precise event). Unit: cpu_atom]\n",
      "  br_inst_retired.far_branch\n",
      "       [Counts the number of far branch instructions retired,includes far jump,\n",
      "        far call and return,and interrupt call and return (Precise event). Unit:\n",
      "        cpu_atom]\n",
      "  br_inst_retired.indirect\n",
      "       [Counts the number of near indirect JMP and near indirect CALL branch\n",
      "        instructions retired (Precise event). Unit: cpu_atom]\n",
      "  br_inst_retired.indirect_call\n",
      "       [Counts the number of near indirect CALL branch instructions retired\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  br_inst_retired.near_call\n",
      "       [Counts the number of near CALL branch instructions retired (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  br_inst_retired.near_return\n",
      "       [Counts the number of near RET branch instructions retired (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  br_inst_retired.near_taken\n",
      "       [Counts the number of near taken branch instructions retired (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  br_inst_retired.rel_call\n",
      "       [Counts the number of near relative CALL branch instructions retired\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.all_branches\n",
      "       [Counts the total number of mispredicted branch instructions retired for\n",
      "        all branch types (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.cond\n",
      "       [Counts the number of mispredicted JCC (Jump on Conditional Code) branch\n",
      "        instructions retired (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.cond_taken\n",
      "       [Counts the number of mispredicted taken JCC (Jump on Conditional Code)\n",
      "        branch instructions retired (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.indirect\n",
      "       [Counts the number of mispredicted near indirect JMP and near indirect\n",
      "        CALL branch instructions retired (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.indirect_call\n",
      "       [Counts the number of mispredicted near indirect CALL branch instructions\n",
      "        retired (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.near_taken\n",
      "       [Counts the number of mispredicted near taken branch instructions retired\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  br_misp_retired.return\n",
      "       [Counts the number of mispredicted near RET branch instructions retired\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  cpu_clk_unhalted.core\n",
      "       [Counts the number of unhalted core clock cycles. (Fixed event). Unit:\n",
      "        cpu_atom]\n",
      "  cpu_clk_unhalted.core_p\n",
      "       [Counts the number of unhalted core clock cycles. Unit: cpu_atom]\n",
      "  cpu_clk_unhalted.ref_tsc\n",
      "       [Counts the number of unhalted reference clock cycles at TSC frequency.\n",
      "        (Fixed event). Unit: cpu_atom]\n",
      "  cpu_clk_unhalted.ref_tsc_p\n",
      "       [Counts the number of unhalted reference clock cycles at TSC frequency.\n",
      "        Unit: cpu_atom]\n",
      "  cpu_clk_unhalted.thread\n",
      "       [Counts the number of unhalted core clock cycles. (Fixed event). Unit:\n",
      "        cpu_atom]\n",
      "  cpu_clk_unhalted.thread_p\n",
      "       [Counts the number of unhalted core clock cycles. Unit: cpu_atom]\n",
      "  inst_retired.any\n",
      "       [Counts the total number of instructions retired. (Fixed event) (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  inst_retired.any_p\n",
      "       [Counts the total number of instructions retired (Precise event). Unit:\n",
      "        cpu_atom]\n",
      "  ld_blocks.address_alias\n",
      "       [Counts the number of retired loads that are blocked because it initially\n",
      "        appears to be store forward blocked,but subsequently is shown not to be\n",
      "        blocked based on 4K alias check (Precise event). Unit: cpu_atom]\n",
      "  ld_blocks.data_unknown\n",
      "       [Counts the number of retired loads that are blocked because its address\n",
      "        exactly matches an older store whose data is not ready (Precise event).\n",
      "        Unit: cpu_atom]\n",
      "  machine_clears.disambiguation\n",
      "       [Counts the number of machine clears due to memory ordering in which an\n",
      "        internal load passes an older store within the same CPU. Unit: cpu_atom]\n",
      "  machine_clears.mrn_nuke\n",
      "       [Counts the number of machines clears due to memory renaming. Unit:\n",
      "        cpu_atom]\n",
      "  machine_clears.page_fault\n",
      "       [Counts the number of machine clears due to a page fault. Counts both\n",
      "        I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when\n",
      "        either the page is not present,or an access violation occurs. Unit:\n",
      "        cpu_atom]\n",
      "  machine_clears.slow\n",
      "       [Counts the number of machine clears that flush the pipeline and restart\n",
      "        the machine with the use of microcode due to SMC,MEMORY_ORDERING,\n",
      "        FP_ASSISTS,PAGE_FAULT,DISAMBIGUATION,and FPC_VIRTUAL_TRAP. Unit:\n",
      "        cpu_atom]\n",
      "  machine_clears.smc\n",
      "       [Counts the number of machine clears due to program modifying data (self\n",
      "        modifying code) within 1K of a recently fetched code page. Unit:\n",
      "        cpu_atom]\n",
      "  misc_retired.lbr_inserts\n",
      "       [Counts the number of LBR entries recorded. Requires LBRs to be enabled\n",
      "        in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY] (Precise\n",
      "        event). Unit: cpu_atom]\n",
      "  serialization.non_c01_ms_scb\n",
      "       [Counts the number of issue slots not consumed by the backend due to a\n",
      "        micro-sequencer (MS) scoreboard,which stalls the front-end from issuing\n",
      "        from the UROM until a specified older uop retires. Unit: cpu_atom]\n",
      "  topdown_bad_speculation.all\n",
      "       [Counts the total number of issue slots that were not consumed by the\n",
      "        backend because allocation is stalled due to a mispredicted jump or a\n",
      "        machine clear. Unit: cpu_atom]\n",
      "  topdown_bad_speculation.fastnuke\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to fast nukes such as memory ordering and memory\n",
      "        disambiguation machine clears. Unit: cpu_atom]\n",
      "  topdown_bad_speculation.machine_clears\n",
      "       [Counts the total number of issue slots that were not consumed by the\n",
      "        backend because allocation is stalled due to a machine clear (nuke) of\n",
      "        any kind including memory ordering and memory disambiguation. Unit:\n",
      "        cpu_atom]\n",
      "  topdown_bad_speculation.mispredict\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to branch mispredicts. Unit: cpu_atom]\n",
      "  topdown_bad_speculation.nuke\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to a machine clear (nuke). Unit: cpu_atom]\n",
      "  topdown_be_bound.all\n",
      "       [Counts the total number of issue slots every cycle that were not\n",
      "        consumed by the backend due to backend stalls. Unit: cpu_atom]\n",
      "  topdown_be_bound.alloc_restrictions\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to certain allocation restrictions. Unit: cpu_atom]\n",
      "  topdown_be_bound.mem_scheduler\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to memory reservation stalls in which a scheduler is not\n",
      "        able to accept uops. Unit: cpu_atom]\n",
      "  topdown_be_bound.non_mem_scheduler\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to IEC or FPC RAT stalls,which can be due to FIQ or IEC\n",
      "        reservation stalls in which the integer,floating point or SIMD scheduler\n",
      "        is not able to accept uops. Unit: cpu_atom]\n",
      "  topdown_be_bound.register\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to the physical register file unable to accept an entry\n",
      "        (marble stalls). Unit: cpu_atom]\n",
      "  topdown_be_bound.reorder_buffer\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to the reorder buffer being full (ROB stalls). Unit:\n",
      "        cpu_atom]\n",
      "  topdown_be_bound.serialization\n",
      "       [Counts the number of issue slots every cycle that were not consumed by\n",
      "        the backend due to scoreboards from the instruction queue (IQ),jump\n",
      "        execution unit (JEU),or microcode sequencer (MS). Unit: cpu_atom]\n",
      "  topdown_fe_bound.all\n",
      "       [Counts the total number of issue slots every cycle that were not\n",
      "        consumed by the backend due to frontend stalls. Unit: cpu_atom]\n",
      "  topdown_fe_bound.branch_detect\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to BACLEARS. Unit: cpu_atom]\n",
      "  topdown_fe_bound.branch_resteer\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to BTCLEARS. Unit: cpu_atom]\n",
      "  topdown_fe_bound.cisc\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to the microcode sequencer (MS). Unit: cpu_atom]\n",
      "  topdown_fe_bound.decode\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to decode stalls. Unit: cpu_atom]\n",
      "  topdown_fe_bound.frontend_bandwidth\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to frontend bandwidth restrictions due to decode,\n",
      "        predecode,cisc,and other limitations. Unit: cpu_atom]\n",
      "  topdown_fe_bound.frontend_latency\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to a latency related stalls including BACLEARs,BTCLEARs,\n",
      "        ITLB misses,and ICache misses. Unit: cpu_atom]\n",
      "  topdown_fe_bound.itlb\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to ITLB misses. Unit: cpu_atom]\n",
      "  topdown_fe_bound.other\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to other common frontend stalls not categorized. Unit:\n",
      "        cpu_atom]\n",
      "  topdown_fe_bound.predecode\n",
      "       [Counts the number of issue slots every cycle that were not delivered by\n",
      "        the frontend due to wrong predecodes. Unit: cpu_atom]\n",
      "  topdown_retiring.all\n",
      "       [Counts the total number of consumed retirement slots (Precise event).\n",
      "        Unit: cpu_atom]\n",
      "  uops_issued.any\n",
      "       [Counts the number of uops issued by the front end every cycle. Unit:\n",
      "        cpu_atom]\n",
      "  uops_retired.all\n",
      "       [Counts the total number of uops retired (Precise event). Unit: cpu_atom]\n",
      "  uops_retired.idiv\n",
      "       [Counts the number of integer divide uops retired (Precise event). Unit:\n",
      "        cpu_atom]\n",
      "  uops_retired.ms\n",
      "       [Counts the number of uops that are from complex flows issued by the\n",
      "        micro-sequencer (MS) (Precise event). Unit: cpu_atom]\n",
      "  uops_retired.x87\n",
      "       [Counts the number of x87 uops retired,includes those in MS flows\n",
      "        (Precise event). Unit: cpu_atom]\n",
      "  arith.div_active\n",
      "       [Cycles when divide unit is busy executing divide or square root\n",
      "        operations. Unit: cpu_core]\n",
      "  arith.idiv_active\n",
      "       [This event counts the cycles the integer divider is busy. Unit: cpu_core]\n",
      "  assists.any\n",
      "       [Number of occurrences where a microcode assist is invoked by hardware.\n",
      "        Unit: cpu_core]\n",
      "  br_inst_retired.all_branches\n",
      "       [All branch instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_inst_retired.cond\n",
      "       [Conditional branch instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_inst_retired.cond_ntaken\n",
      "       [Not taken branch instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_inst_retired.cond_taken\n",
      "       [Taken conditional branch instructions retired (Precise event). Unit:\n",
      "        cpu_core]\n",
      "  br_inst_retired.far_branch\n",
      "       [Far branch instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_inst_retired.indirect\n",
      "       [Indirect near branch instructions retired (excluding returns) (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  br_inst_retired.near_call\n",
      "       [Direct and indirect near call instructions retired (Precise event).\n",
      "        Unit: cpu_core]\n",
      "  br_inst_retired.near_return\n",
      "       [Return instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_inst_retired.near_taken\n",
      "       [Taken branch instructions retired (Precise event). Unit: cpu_core]\n",
      "  br_misp_retired.all_branches\n",
      "       [All mispredicted branch instructions retired (Precise event). Unit:\n",
      "        cpu_core]\n",
      "  br_misp_retired.cond\n",
      "       [Mispredicted conditional branch instructions retired (Precise event).\n",
      "        Unit: cpu_core]\n",
      "  br_misp_retired.cond_ntaken\n",
      "       [Mispredicted non-taken conditional branch instructions retired (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  br_misp_retired.cond_taken\n",
      "       [number of branch instructions retired that were mispredicted and taken\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  br_misp_retired.indirect\n",
      "       [Miss-predicted near indirect branch instructions retired (excluding\n",
      "        returns) (Precise event). Unit: cpu_core]\n",
      "  br_misp_retired.indirect_call\n",
      "       [Mispredicted indirect CALL retired (Precise event). Unit: cpu_core]\n",
      "  br_misp_retired.near_taken\n",
      "       [Number of near branch instructions retired that were mispredicted and\n",
      "        taken (Precise event). Unit: cpu_core]\n",
      "  br_misp_retired.ret\n",
      "       [This event counts the number of mispredicted ret instructions retired.\n",
      "        Non PEBS (Precise event). Unit: cpu_core]\n",
      "  cpu_clk_unhalted.c01\n",
      "       [Core clocks when the thread is in the C0.1 light-weight slower wakeup\n",
      "        time but more power saving optimized state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.c02\n",
      "       [Core clocks when the thread is in the C0.2 light-weight faster wakeup\n",
      "        time but less power saving optimized state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.c0_wait\n",
      "       [Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in\n",
      "        C0 ACPI state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.distributed\n",
      "       [Cycle counts are evenly distributed between active threads in the Core.\n",
      "        Unit: cpu_core]\n",
      "  cpu_clk_unhalted.one_thread_active\n",
      "       [Core crystal clock cycles when this thread is unhalted and the other\n",
      "        thread is halted. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.pause\n",
      "       [CPU_CLK_UNHALTED.PAUSE. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.pause_inst\n",
      "       [CPU_CLK_UNHALTED.PAUSE_INST. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.ref_distributed\n",
      "       [Core crystal clock cycles. Cycle counts are evenly distributed between\n",
      "        active threads in the Core. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.ref_tsc\n",
      "       [Reference cycles when the core is not in halt state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.ref_tsc_p\n",
      "       [Reference cycles when the core is not in halt state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.thread\n",
      "       [Core cycles when the thread is not in halt state. Unit: cpu_core]\n",
      "  cpu_clk_unhalted.thread_p\n",
      "       [Thread cycles when thread is not in halt state. Unit: cpu_core]\n",
      "  cycle_activity.cycles_l1d_miss\n",
      "       [Cycles while L1 cache miss demand load is outstanding. Unit: cpu_core]\n",
      "  cycle_activity.cycles_l2_miss\n",
      "       [Cycles while L2 cache miss demand load is outstanding. Unit: cpu_core]\n",
      "  cycle_activity.cycles_mem_any\n",
      "       [Cycles while memory subsystem has an outstanding load. Unit: cpu_core]\n",
      "  cycle_activity.stalls_l1d_miss\n",
      "       [Execution stalls while L1 cache miss demand load is outstanding. Unit:\n",
      "        cpu_core]\n",
      "  cycle_activity.stalls_l2_miss\n",
      "       [Execution stalls while L2 cache miss demand load is outstanding. Unit:\n",
      "        cpu_core]\n",
      "  cycle_activity.stalls_total\n",
      "       [Total execution stalls. Unit: cpu_core]\n",
      "  exe_activity.1_ports_util\n",
      "       [Cycles total of 1 uop is executed on all ports and Reservation Station\n",
      "        was not empty. Unit: cpu_core]\n",
      "  exe_activity.2_3_ports_util\n",
      "       [Cycles total of 2 or 3 uops are executed on all ports and Reservation\n",
      "        Station (RS) was not empty. Unit: cpu_core]\n",
      "  exe_activity.2_ports_util\n",
      "       [Cycles total of 2 uops are executed on all ports and Reservation Station\n",
      "        was not empty. Unit: cpu_core]\n",
      "  exe_activity.3_ports_util\n",
      "       [Cycles total of 3 uops are executed on all ports and Reservation Station\n",
      "        was not empty. Unit: cpu_core]\n",
      "  exe_activity.4_ports_util\n",
      "       [Cycles total of 4 uops are executed on all ports and Reservation Station\n",
      "        was not empty. Unit: cpu_core]\n",
      "  exe_activity.bound_on_loads\n",
      "       [Execution stalls while memory subsystem has an outstanding load. Unit:\n",
      "        cpu_core]\n",
      "  exe_activity.bound_on_stores\n",
      "       [Cycles where the Store Buffer was full and no loads caused an execution\n",
      "        stall. Unit: cpu_core]\n",
      "  exe_activity.exe_bound_0_ports\n",
      "       [Cycles no uop executed while RS was not empty,the SB was not full and\n",
      "        there was no outstanding load. Unit: cpu_core]\n",
      "  inst_decoded.decoders\n",
      "       [Instruction decoders utilized in a cycle. Unit: cpu_core]\n",
      "  inst_retired.any\n",
      "       [Number of instructions retired. Fixed Counter - architectural event\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  inst_retired.any_p\n",
      "       [Number of instructions retired. General Counter - architectural event\n",
      "        (Precise event). Unit: cpu_core]\n",
      "  inst_retired.macro_fused\n",
      "       [INST_RETIRED.MACRO_FUSED (Precise event). Unit: cpu_core]\n",
      "  inst_retired.nop\n",
      "       [Retired NOP instructions (Precise event). Unit: cpu_core]\n",
      "  inst_retired.prec_dist\n",
      "       [Precise instruction retired with PEBS precise-distribution (Precise\n",
      "        event). Unit: cpu_core]\n",
      "  inst_retired.rep_iteration\n",
      "       [Iterations of Repeat string retired instructions (Precise event). Unit:\n",
      "        cpu_core]\n",
      "  int_misc.clear_resteer_cycles\n",
      "       [Counts cycles after recovery from a branch misprediction or machine\n",
      "        clear till the first uop is issued from the resteered path. Unit:\n",
      "        cpu_core]\n",
      "  int_misc.clears_count\n",
      "       [Clears speculative count. Unit: cpu_core]\n",
      "  int_misc.recovery_cycles\n",
      "       [Core cycles the allocator was stalled due to recovery from earlier clear\n",
      "        event for this thread. Unit: cpu_core]\n",
      "  int_misc.unknown_branch_cycles\n",
      "       [Bubble cycles of BAClear (Unknown Branch). Unit: cpu_core]\n",
      "  int_misc.uop_dropping\n",
      "       [TMA slots where uops got dropped. Unit: cpu_core]\n",
      "  int_vec_retired.128bit\n",
      "       [INT_VEC_RETIRED.128BIT. Unit: cpu_core]\n",
      "  int_vec_retired.256bit\n",
      "       [INT_VEC_RETIRED.256BIT. Unit: cpu_core]\n",
      "  int_vec_retired.add_128\n",
      "       [integer ADD,SUB,SAD 128-bit vector instructions. Unit: cpu_core]\n",
      "  int_vec_retired.add_256\n",
      "       [integer ADD,SUB,SAD 256-bit vector instructions. Unit: cpu_core]\n",
      "  int_vec_retired.mul_256\n",
      "       [INT_VEC_RETIRED.MUL_256. Unit: cpu_core]\n",
      "  int_vec_retired.shuffles\n",
      "       [INT_VEC_RETIRED.SHUFFLES. Unit: cpu_core]\n",
      "  int_vec_retired.vnni_128\n",
      "       [INT_VEC_RETIRED.VNNI_128. Unit: cpu_core]\n",
      "  int_vec_retired.vnni_256\n",
      "       [INT_VEC_RETIRED.VNNI_256. Unit: cpu_core]\n",
      "  ld_blocks.address_alias\n",
      "       [False dependencies in MOB due to partial compare on address. Unit:\n",
      "        cpu_core]\n",
      "  ld_blocks.no_sr\n",
      "       [The number of times that split load operations are temporarily blocked\n",
      "        because all resources for handling the split accesses are in use. Unit:\n",
      "        cpu_core]\n",
      "  ld_blocks.store_forward\n",
      "       [Loads blocked due to overlapping with a preceding store that cannot be\n",
      "        forwarded. Unit: cpu_core]\n",
      "  load_hit_prefetch.swpf\n",
      "       [Counts the number of demand load dispatches that hit L1D fill buffer\n",
      "        (FB) allocated for software prefetch. Unit: cpu_core]\n",
      "  lsd.cycles_active\n",
      "       [Cycles Uops delivered by the LSD,but didn't come from the decoder. Unit:\n",
      "        cpu_core]\n",
      "  lsd.cycles_ok\n",
      "       [Cycles optimal number of Uops delivered by the LSD,but did not come from\n",
      "        the decoder. Unit: cpu_core]\n",
      "  lsd.uops\n",
      "       [Number of Uops delivered by the LSD. Unit: cpu_core]\n",
      "  machine_clears.count\n",
      "       [Number of machine clears (nukes) of any type. Unit: cpu_core]\n",
      "  machine_clears.smc\n",
      "       [Self-modifying code (SMC) detected. Unit: cpu_core]\n",
      "  misc2_retired.lfence\n",
      "       [LFENCE instructions retired. Unit: cpu_core]\n",
      "  misc_retired.lbr_inserts\n",
      "       [Increments whenever there is an update to the LBR array. Unit: cpu_core]\n",
      "  resource_stalls.sb\n",
      "       [Cycles stalled due to no store buffers available. (not including\n",
      "        draining form sync). Unit: cpu_core]\n",
      "  resource_stalls.scoreboard\n",
      "       [Counts cycles where the pipeline is stalled due to serializing\n",
      "        operations. Unit: cpu_core]\n",
      "  topdown.backend_bound_slots\n",
      "       [TMA slots where no uops were being issued due to lack of back-end\n",
      "        resources. Unit: cpu_core]\n",
      "  topdown.bad_spec_slots\n",
      "       [TMA slots wasted due to incorrect speculations. Unit: cpu_core]\n",
      "  topdown.br_mispredict_slots\n",
      "       [TMA slots wasted due to incorrect speculation by branch mispredictions.\n",
      "        Unit: cpu_core]\n",
      "  topdown.memory_bound_slots\n",
      "       [TOPDOWN.MEMORY_BOUND_SLOTS. Unit: cpu_core]\n",
      "  topdown.slots\n",
      "       [TMA slots available for an unhalted logical processor. Fixed counter -\n",
      "        architectural event. Unit: cpu_core]\n",
      "  topdown.slots_p\n",
      "       [TMA slots available for an unhalted logical processor. General counter -\n",
      "        architectural event. Unit: cpu_core]\n",
      "  uops_decoded.dec0_uops\n",
      "       [UOPS_DECODED.DEC0_UOPS. Unit: cpu_core]\n",
      "  uops_dispatched.port_0\n",
      "       [Uops executed on port 0. Unit: cpu_core]\n",
      "  uops_dispatched.port_1\n",
      "       [Uops executed on port 1. Unit: cpu_core]\n",
      "  uops_dispatched.port_2_3_10\n",
      "       [Uops executed on ports 2,3 and 10. Unit: cpu_core]\n",
      "  uops_dispatched.port_4_9\n",
      "       [Uops executed on ports 4 and 9. Unit: cpu_core]\n",
      "  uops_dispatched.port_5_11\n",
      "       [Uops executed on ports 5 and 11. Unit: cpu_core]\n",
      "  uops_dispatched.port_6\n",
      "       [Uops executed on port 6. Unit: cpu_core]\n",
      "  uops_dispatched.port_7_8\n",
      "       [Uops executed on ports 7 and 8. Unit: cpu_core]\n",
      "  uops_executed.core_cycles_ge_1\n",
      "       [Cycles at least 1 micro-op is executed from any thread on physical core.\n",
      "        Unit: cpu_core]\n",
      "  uops_executed.core_cycles_ge_2\n",
      "       [Cycles at least 2 micro-op is executed from any thread on physical core.\n",
      "        Unit: cpu_core]\n",
      "  uops_executed.core_cycles_ge_3\n",
      "       [Cycles at least 3 micro-op is executed from any thread on physical core.\n",
      "        Unit: cpu_core]\n",
      "  uops_executed.core_cycles_ge_4\n",
      "       [Cycles at least 4 micro-op is executed from any thread on physical core.\n",
      "        Unit: cpu_core]\n",
      "  uops_executed.cycles_ge_1\n",
      "       [Cycles where at least 1 uop was executed per-thread. Unit: cpu_core]\n",
      "  uops_executed.cycles_ge_2\n",
      "       [Cycles where at least 2 uops were executed per-thread. Unit: cpu_core]\n",
      "  uops_executed.cycles_ge_3\n",
      "       [Cycles where at least 3 uops were executed per-thread. Unit: cpu_core]\n",
      "  uops_executed.cycles_ge_4\n",
      "       [Cycles where at least 4 uops were executed per-thread. Unit: cpu_core]\n",
      "  uops_executed.stalls\n",
      "       [Counts number of cycles no uops were dispatched to be executed on this\n",
      "        thread. Unit: cpu_core]\n",
      "  uops_executed.thread\n",
      "       [Counts the number of uops to be executed per-thread each cycle. Unit:\n",
      "        cpu_core]\n",
      "  uops_executed.x87\n",
      "       [Counts the number of x87 uops dispatched. Unit: cpu_core]\n",
      "  uops_issued.any\n",
      "       [Uops that RAT issues to RS. Unit: cpu_core]\n",
      "  uops_issued.cycles\n",
      "       [UOPS_ISSUED.CYCLES. Unit: cpu_core]\n",
      "  uops_retired.cycles\n",
      "       [Cycles with retired uop(s). Unit: cpu_core]\n",
      "  uops_retired.heavy\n",
      "       [Retired uops except the last uop of each instruction. Unit: cpu_core]\n",
      "  uops_retired.ms\n",
      "       [UOPS_RETIRED.MS. Unit: cpu_core]\n",
      "  uops_retired.slots\n",
      "       [Retirement slots used. Unit: cpu_core]\n",
      "  uops_retired.stalls\n",
      "       [Cycles without actually retired uops. Unit: cpu_core]\n",
      "\n",
      "uncore interconnect:\n",
      "  unc_arb_coh_trk_requests.all\n",
      "       [Number of requests allocated in Coherency Tracker. Unit: uncore_arb]\n",
      "  unc_arb_dat_occupancy.all\n",
      "       [Each cycle counts number of any coherent request at memory controller\n",
      "        that were issued by any core. Unit: uncore_arb]\n",
      "  unc_arb_dat_occupancy.rd\n",
      "       [Each cycle counts number of coherent reads pending on data return from\n",
      "        memory controller that were issued by any core. Unit: uncore_arb]\n",
      "  unc_arb_req_trk_occupancy.drd\n",
      "       [Each cycle count number of 'valid' coherent Data Read entries . Such\n",
      "        entry is defined as valid when it is allocated till deallocation.\n",
      "        Doesn't include prefetches [This event is alias to\n",
      "        UNC_ARB_TRK_OCCUPANCY.RD]. Unit: uncore_arb]\n",
      "  unc_arb_req_trk_request.drd\n",
      "       [Number of all coherent Data Read entries. Doesn't include prefetches\n",
      "        [This event is alias to UNC_ARB_TRK_REQUESTS.RD]. Unit: uncore_arb]\n",
      "  unc_arb_trk_occupancy.all\n",
      "       [Each cycle counts number of all outgoing valid entries in ReqTrk. Such\n",
      "        entry is defined as valid from its allocation in ReqTrk till\n",
      "        deallocation. Accounts for Coherent and non-coherent traffic. Unit:\n",
      "        uncore_arb]\n",
      "  unc_arb_trk_occupancy.rd\n",
      "       [Each cycle count number of 'valid' coherent Data Read entries . Such\n",
      "        entry is defined as valid when it is allocated till deallocation.\n",
      "        Doesn't include prefetches [This event is alias to\n",
      "        UNC_ARB_REQ_TRK_OCCUPANCY.DRD]. Unit: uncore_arb]\n",
      "  unc_arb_trk_requests.all\n",
      "       [Counts the number of coherent and in-coherent requests initiated by IA\n",
      "        cores,processor graphic units,or LLC. Unit: uncore_arb]\n",
      "  unc_arb_trk_requests.rd\n",
      "       [Number of all coherent Data Read entries. Doesn't include prefetches\n",
      "        [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]. Unit: uncore_arb]\n",
      "\n",
      "uncore memory:\n",
      "  unc_m_act_count_rd\n",
      "       [ACT command for a read request sent to DRAM. Unit: uncore_imc]\n",
      "  unc_m_act_count_total\n",
      "       [ACT command sent to DRAM. Unit: uncore_imc]\n",
      "  unc_m_act_count_wr\n",
      "       [ACT command for a write request sent to DRAM. Unit: uncore_imc]\n",
      "  unc_m_cas_count_rd\n",
      "       [Read CAS command sent to DRAM. Unit: uncore_imc]\n",
      "  unc_m_cas_count_wr\n",
      "       [Write CAS command sent to DRAM. Unit: uncore_imc]\n",
      "  unc_m_clockticks\n",
      "       [Number of clocks. Unit: uncore_imc]\n",
      "  unc_m_dram_page_empty_rd\n",
      "       [incoming read request page status is Page Empty. Unit: uncore_imc]\n",
      "  unc_m_dram_page_empty_wr\n",
      "       [incoming write request page status is Page Empty. Unit: uncore_imc]\n",
      "  unc_m_dram_page_hit_rd\n",
      "       [incoming read request page status is Page Hit. Unit: uncore_imc]\n",
      "  unc_m_dram_page_hit_wr\n",
      "       [incoming write request page status is Page Hit. Unit: uncore_imc]\n",
      "  unc_m_dram_page_miss_rd\n",
      "       [incoming read request page status is Page Miss. Unit: uncore_imc]\n",
      "  unc_m_dram_page_miss_wr\n",
      "       [incoming write request page status is Page Miss. Unit: uncore_imc]\n",
      "  unc_m_dram_thermal_hot\n",
      "       [Any Rank at Hot state. Unit: uncore_imc]\n",
      "  unc_m_dram_thermal_warm\n",
      "       [Any Rank at Warm state. Unit: uncore_imc]\n",
      "  unc_m_pre_count_idle\n",
      "       [PRE command sent to DRAM due to page table idle timer expiration. Unit:\n",
      "        uncore_imc]\n",
      "  unc_m_pre_count_page_miss\n",
      "       [PRE command sent to DRAM for a read/write request. Unit: uncore_imc]\n",
      "  unc_m_prefetch_rd\n",
      "       [Incoming read prefetch request from IA. Unit: uncore_imc]\n",
      "  unc_m_vc0_requests_rd\n",
      "       [Incoming VC0 read request. Unit: uncore_imc]\n",
      "  unc_m_vc0_requests_wr\n",
      "       [Incoming VC0 write request. Unit: uncore_imc]\n",
      "  unc_m_vc1_requests_rd\n",
      "       [Incoming VC1 read request. Unit: uncore_imc]\n",
      "  unc_m_vc1_requests_wr\n",
      "       [Incoming VC1 write request. Unit: uncore_imc]\n",
      "  unc_mc0_rdcas_count_freerun\n",
      "       [Counts every 64B read request entering the Memory Controller 0 to DRAM\n",
      "        (sum of all channels). Unit: uncore_imc_free_running_0]\n",
      "  unc_mc0_wrcas_count_freerun\n",
      "       [Counts every 64B write request entering the Memory Controller 0 to DRAM\n",
      "        (sum of all channels). Each write request counts as a new request\n",
      "        incrementing this counter. However,same cache line write requests (both\n",
      "        full and partial) are combined to a single 64 byte data transfer to\n",
      "        DRAM. Unit: uncore_imc_free_running_0]\n",
      "\n",
      "uncore other:\n",
      "  unc_clock.socket\n",
      "       [This 48-bit fixed counter counts the UCLK cycles. Unit: uncore_clock]\n",
      "\n",
      "virtual memory:\n",
      "  dtlb_load_misses.walk_completed\n",
      "       [Counts the number of page walks completed due to load DTLB misses to any\n",
      "        page size. Unit: cpu_atom]\n",
      "  dtlb_store_misses.walk_completed\n",
      "       [Counts the number of page walks completed due to store DTLB misses to\n",
      "        any page size. Unit: cpu_atom]\n",
      "  itlb_misses.miss_caused_walk\n",
      "       [Counts the number of page walks initiated by a instruction fetch that\n",
      "        missed the first and second level TLBs. Unit: cpu_atom]\n",
      "  itlb_misses.pde_cache_miss\n",
      "       [Counts the number of page walks due to an instruction fetch that miss\n",
      "        the PDE (Page Directory Entry) cache. Unit: cpu_atom]\n",
      "  itlb_misses.walk_completed\n",
      "       [Counts the number of page walks completed due to instruction fetch\n",
      "        misses to any page size. Unit: cpu_atom]\n",
      "  ld_head.dtlb_miss_at_ret\n",
      "       [Counts the number of cycles that the head (oldest load) of the load\n",
      "        buffer and retirement are both stalled due to a DTLB miss. Unit:\n",
      "        cpu_atom]\n",
      "  dtlb_load_misses.stlb_hit\n",
      "       [Loads that miss the DTLB and hit the STLB. Unit: cpu_core]\n",
      "  dtlb_load_misses.walk_active\n",
      "       [Cycles when at least one PMH is busy with a page walk for a demand load.\n",
      "        Unit: cpu_core]\n",
      "  dtlb_load_misses.walk_completed\n",
      "       [Load miss in all TLB levels causes a page walk that completes. (All page\n",
      "        sizes). Unit: cpu_core]\n",
      "  dtlb_load_misses.walk_completed_1g\n",
      "       [Page walks completed due to a demand data load to a 1G page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_load_misses.walk_completed_2m_4m\n",
      "       [Page walks completed due to a demand data load to a 2M/4M page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_load_misses.walk_completed_4k\n",
      "       [Page walks completed due to a demand data load to a 4K page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_load_misses.walk_pending\n",
      "       [Number of page walks outstanding for a demand load in the PMH each\n",
      "        cycle. Unit: cpu_core]\n",
      "  dtlb_store_misses.stlb_hit\n",
      "       [Stores that miss the DTLB and hit the STLB. Unit: cpu_core]\n",
      "  dtlb_store_misses.walk_active\n",
      "       [Cycles when at least one PMH is busy with a page walk for a store. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_store_misses.walk_completed\n",
      "       [Store misses in all TLB levels causes a page walk that completes. (All\n",
      "        page sizes). Unit: cpu_core]\n",
      "  dtlb_store_misses.walk_completed_1g\n",
      "       [Page walks completed due to a demand data store to a 1G page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_store_misses.walk_completed_2m_4m\n",
      "       [Page walks completed due to a demand data store to a 2M/4M page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_store_misses.walk_completed_4k\n",
      "       [Page walks completed due to a demand data store to a 4K page. Unit:\n",
      "        cpu_core]\n",
      "  dtlb_store_misses.walk_pending\n",
      "       [Number of page walks outstanding for a store in the PMH each cycle.\n",
      "        Unit: cpu_core]\n",
      "  itlb_misses.stlb_hit\n",
      "       [Instruction fetch requests that miss the ITLB and hit the STLB. Unit:\n",
      "        cpu_core]\n",
      "  itlb_misses.walk_active\n",
      "       [Cycles when at least one PMH is busy with a page walk for code\n",
      "        (instruction fetch) request. Unit: cpu_core]\n",
      "  itlb_misses.walk_completed\n",
      "       [Code miss in all TLB levels causes a page walk that completes. (All page\n",
      "        sizes). Unit: cpu_core]\n",
      "  itlb_misses.walk_completed_2m_4m\n",
      "       [Code miss in all TLB levels causes a page walk that completes. (2M/4M).\n",
      "        Unit: cpu_core]\n",
      "  itlb_misses.walk_completed_4k\n",
      "       [Code miss in all TLB levels causes a page walk that completes. (4K).\n",
      "        Unit: cpu_core]\n",
      "  itlb_misses.walk_pending\n",
      "       [Number of page walks outstanding for an outstanding code request in the\n",
      "        PMH each cycle. Unit: cpu_core]\n",
      "  rNNN                                               [Raw event descriptor]\n",
      "  cpu_atom/event=0..255,pc,edge,.../modifier         [Raw event descriptor]\n",
      "       [(see 'man perf-list' or 'man perf-record' on how to encode it)]\n",
      "  cpu_core/event=0..255,pc,edge,.../modifier         [Raw event descriptor]\n",
      "       [(see 'man perf-list' or 'man perf-record' on how to encode it)]\n",
      "  breakpoint//modifier                               [Raw event descriptor]\n",
      "  cstate_core/event=0..0xffffffffffffffff/modifier   [Raw event descriptor]\n",
      "  cstate_pkg/event=0..0xffffffffffffffff/modifier    [Raw event descriptor]\n",
      "  i915/i915_eventid=0..0x1fffff/modifier             [Raw event descriptor]\n",
      "  intel_bts//modifier                                [Raw event descriptor]\n",
      "  intel_pt/ptw,event,cyc_thresh=0..15,.../modifier   [Raw event descriptor]\n",
      "  kprobe/retprobe/modifier                           [Raw event descriptor]\n",
      "  msr/event=0..0xffffffffffffffff/modifier           [Raw event descriptor]\n",
      "  power/event=0..255/modifier                        [Raw event descriptor]\n",
      "  software//modifier                                 [Raw event descriptor]\n",
      "  tracepoint//modifier                               [Raw event descriptor]\n",
      "  uncore_arb/event=0..255,edge,inv,.../modifier      [Raw event descriptor]\n",
      "  uncore_cbox/event=0..255,edge,threshold=0..63,.../modifier[Raw event descriptor]\n",
      "  uncore_clock/event=0..255/modifier                 [Raw event descriptor]\n",
      "  uncore_imc_free_running/event=0..255,umask=0..255/modifier[Raw event descriptor]\n",
      "  uncore_imc/event=0..255,edge,chmask=0..15/modifier [Raw event descriptor]\n",
      "  uprobe/ref_ctr_offset=0..0xffffffff,retprobe/modifier[Raw event descriptor]\n",
      "  mem:<addr>[/len][:access]                          [Hardware breakpoint]\n",
      "\n",
      "Metric Groups:\n",
      "\n",
      "Backend: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_info_core_ilp\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per thread (logical-processor)]\n",
      "  tma_info_memory_l2mpki\n",
      "       [L2 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_memory_bound\n",
      "       [This metric represents fraction of slots the Memory subsystem within the\n",
      "        Backend was a bottleneck]\n",
      "\n",
      "Bad:\n",
      "  tma_info_bad_spec_branch_misprediction_cost\n",
      "       [Branch Misprediction Cost: Fraction of TMA slots wasted per\n",
      "        non-speculative branch misprediction (retired JEClear)]\n",
      "  tma_info_bad_spec_ipmisp_cond_ntaken\n",
      "       [Instructions per retired mispredicts for conditional non-taken branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_cond_taken\n",
      "       [Instructions per retired mispredicts for conditional taken branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_indirect\n",
      "       [Instructions per retired mispredicts for indirect CALL or JMP branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_ret\n",
      "       [Instructions per retired mispredicts for return branches (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmispredict\n",
      "       [Number of Instructions per non-speculative Branch Misprediction\n",
      "        (JEClear) (lower number means higher occurrence rate)]\n",
      "  tma_info_bottleneck_irregular_overhead\n",
      "       [Total pipeline cost of irregular execution (e.g]\n",
      "  tma_info_bottleneck_mispredictions\n",
      "       [Total pipeline cost of Branch Misprediction related bottlenecks]\n",
      "  tma_info_branches_callret\n",
      "       [Fraction of branches that are CALL or RET]\n",
      "  tma_info_branches_cond_nt\n",
      "       [Fraction of branches that are non-taken conditionals]\n",
      "  tma_info_branches_cond_tk\n",
      "       [Fraction of branches that are taken conditionals]\n",
      "  tma_info_branches_jump\n",
      "       [Fraction of branches that are unconditional (direct or indirect) jumps]\n",
      "  tma_info_branches_other_branches\n",
      "       [Fraction of branches of other types (not individually covered by other\n",
      "        metrics in Info.Branches group)]\n",
      "\n",
      "BadSpec: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_info_bad_spec_ipmispredict\n",
      "       [Number of Instructions per non-speculative Branch Misprediction\n",
      "        (JEClear) (lower number means higher occurrence rate)]\n",
      "  tma_info_bottleneck_mispredictions\n",
      "       [Total pipeline cost of Branch Misprediction related bottlenecks]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "\n",
      "BigFootprint: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "\n",
      "BrMispredicts: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_info_bad_spec_branch_misprediction_cost\n",
      "       [Branch Misprediction Cost: Fraction of TMA slots wasted per\n",
      "        non-speculative branch misprediction (retired JEClear)]\n",
      "  tma_info_bad_spec_ipmisp_cond_ntaken\n",
      "       [Instructions per retired mispredicts for conditional non-taken branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_cond_taken\n",
      "       [Instructions per retired mispredicts for conditional taken branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_indirect\n",
      "       [Instructions per retired mispredicts for indirect CALL or JMP branches\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmisp_ret\n",
      "       [Instructions per retired mispredicts for return branches (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_bad_spec_ipmispredict\n",
      "       [Number of Instructions per non-speculative Branch Misprediction\n",
      "        (JEClear) (lower number means higher occurrence rate)]\n",
      "  tma_info_bad_spec_spec_clears_ratio\n",
      "       [Speculative to Retired ratio of all clears (covering mispredicts and\n",
      "        nukes)]\n",
      "  tma_info_bottleneck_mispredictions\n",
      "       [Total pipeline cost of Branch Misprediction related bottlenecks]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "  tma_other_mispredicts\n",
      "       [This metric estimates fraction of slots the CPU was stalled due to other\n",
      "        cases of misprediction (non-retired x86 branches or other types)]\n",
      "\n",
      "Branches: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_info_branches_callret\n",
      "       [Fraction of branches that are CALL or RET]\n",
      "  tma_info_branches_cond_nt\n",
      "       [Fraction of branches that are non-taken conditionals]\n",
      "  tma_info_branches_cond_tk\n",
      "       [Fraction of branches that are taken conditionals]\n",
      "  tma_info_branches_jump\n",
      "       [Fraction of branches that are unconditional (direct or indirect) jumps]\n",
      "  tma_info_branches_other_branches\n",
      "       [Fraction of branches of other types (not individually covered by other\n",
      "        metrics in Info.Branches group)]\n",
      "  tma_info_inst_mix_bptkbranch\n",
      "       [Branch instructions per taken branch]\n",
      "  tma_info_inst_mix_ipbranch\n",
      "       [Instructions per Branch (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipcall\n",
      "       [Instructions per (near) call (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "  tma_info_system_ipfarbranch\n",
      "       [Instructions per Far Branch ( Far Branches apply upon transition from\n",
      "        application to operating system,handling interrupts,exceptions) [lower\n",
      "        number means higher occurrence rate]]\n",
      "  tma_info_thread_uptb\n",
      "       [Uops per taken branch]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "\n",
      "BvBC: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "\n",
      "BvBO: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_info_bottleneck_branching_overhead\n",
      "       [Total pipeline cost of instructions used for program control-flow - a\n",
      "        subset of the Retiring category in TMA]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "  tma_nop_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring NOP\n",
      "        (no op) instructions]\n",
      "\n",
      "BvCB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_divider\n",
      "       [This metric represents fraction of cycles where the Divider unit was\n",
      "        active]\n",
      "  tma_info_bottleneck_compute_bound_est\n",
      "       [Total pipeline cost when the execution is compute-bound - an estimation]\n",
      "  tma_ports_utilized_3m\n",
      "       [This metric represents fraction of cycles CPU executed total of 3 or\n",
      "        more uops per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "\n",
      "BvFB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_info_bottleneck_instruction_fetch_bw\n",
      "       [Total pipeline cost of instruction fetch bandwidth related bottlenecks\n",
      "        (when the front-end could not sustain operations delivery to the\n",
      "        back-end)]\n",
      "\n",
      "BvIO: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops delivered\n",
      "        by the Microcode_Sequencer as a result of Assists]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_info_bottleneck_irregular_overhead\n",
      "       [Total pipeline cost of irregular execution (e.g]\n",
      "  tma_other_mispredicts\n",
      "       [This metric estimates fraction of slots the CPU was stalled due to other\n",
      "        cases of misprediction (non-retired x86 branches or other types)]\n",
      "  tma_other_nukes\n",
      "       [This metric represents fraction of slots the CPU has wasted due to Nukes\n",
      "        (Machine Clears) not related to memory ordering]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "\n",
      "BvMB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_cache_memory_bandwidth\n",
      "       [Total pipeline cost of external Memory- or Cache-Bandwidth related\n",
      "        bottlenecks]\n",
      "\n",
      "BvML: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_cache_memory_latency\n",
      "       [Total pipeline cost of external Memory- or Cache-Latency related\n",
      "        bottlenecks]\n",
      "  tma_l1_hit_latency\n",
      "       [This metric roughly estimates fraction of cycles with demand load\n",
      "        accesses that hit the L1 cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "\n",
      "BvMP: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_info_bottleneck_mispredictions\n",
      "       [Total pipeline cost of Branch Misprediction related bottlenecks]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "\n",
      "BvMS: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_info_bottleneck_memory_synchronization\n",
      "       [Total pipeline cost of Memory Synchronization related bottlenecks (data\n",
      "        transfers and coherency updates across processors)]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "\n",
      "BvMT: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_info_bottleneck_memory_data_tlbs\n",
      "       [Total pipeline cost of Memory Address Translation related bottlenecks\n",
      "        (data-side TLBs)]\n",
      "\n",
      "BvOB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_backend_bound\n",
      "       [This category represents fraction of slots where no uops are being\n",
      "        delivered due to a lack of required resources for accepting new uops in\n",
      "        the Backend]\n",
      "  tma_info_bottleneck_other_bottlenecks\n",
      "       [Total pipeline cost of remaining bottlenecks in the back-end]\n",
      "\n",
      "BvUW: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_useful_work\n",
      "       [Total pipeline cost of \"useful operations\" - the portion of Retiring\n",
      "        category not covered by Branching_Overhead nor Irregular_Overhead]\n",
      "  tma_retiring\n",
      "       [This category represents fraction of slots utilized by useful work i.e.\n",
      "        issued uops that eventually get retired]\n",
      "\n",
      "C0Wait: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_c01_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.1 power-performance optimized state (Faster wakeup time;\n",
      "        Smaller power savings)]\n",
      "  tma_c02_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.2 power-performance optimized state (Slower wakeup time;\n",
      "        Larger power savings)]\n",
      "  tma_info_system_c0_wait\n",
      "       [Fraction of cycles the processor is waiting yet unhalted; covering\n",
      "        legacy PAUSE instruction,as well as C0.1 / C0.2 power-performance\n",
      "        optimized states]\n",
      "\n",
      "CacheHits: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_memory_fb_hpki\n",
      "       [Fill Buffer (FB) hits per kilo instructions for retired demand loads\n",
      "        (L1D misses that merge into ongoing miss-handling entries)]\n",
      "  tma_info_memory_l1mpki\n",
      "       [L1 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_info_memory_l1mpki_load\n",
      "       [L1 cache true misses per kilo instruction for all demand loads\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l2hpki_all\n",
      "       [L2 cache hits per kilo instruction for all request types (including\n",
      "        speculative)]\n",
      "  tma_info_memory_l2hpki_load\n",
      "       [L2 cache hits per kilo instruction for all demand loads (including\n",
      "        speculative)]\n",
      "  tma_info_memory_l2mpki\n",
      "       [L2 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_info_memory_l2mpki_all\n",
      "       [L2 cache ([RKL+] true) misses per kilo instruction for all request types\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l2mpki_load\n",
      "       [L2 cache ([RKL+] true) misses per kilo instruction for all demand loads\n",
      "        (including speculative)]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "\n",
      "CacheMisses: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_memory_l2mpki_rfo\n",
      "       [Offcore requests (L2 cache miss) per kilo instruction for demand RFOs]\n",
      "\n",
      "CodeGen: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_branches_cond_nt\n",
      "       [Fraction of branches that are non-taken conditionals]\n",
      "  tma_info_branches_cond_tk\n",
      "       [Fraction of branches that are taken conditionals]\n",
      "\n",
      "Compute: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_port_0\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)]\n",
      "  tma_x87_use\n",
      "       [This metric serves as an approximation of legacy x87 usage]\n",
      "\n",
      "Cor: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_botlnk_l0_core_bound_likely\n",
      "       [Probability of Core Bound bottleneck hidden by SMT-profiling artifacts]\n",
      "  tma_info_bottleneck_compute_bound_est\n",
      "       [Total pipeline cost when the execution is compute-bound - an estimation]\n",
      "  tma_info_bottleneck_irregular_overhead\n",
      "       [Total pipeline cost of irregular execution (e.g]\n",
      "  tma_info_bottleneck_other_bottlenecks\n",
      "       [Total pipeline cost of remaining bottlenecks in the back-end]\n",
      "  tma_info_core_fp_arith_utilization\n",
      "       [Actual per-core usage of the Floating Point non-X87 execution units\n",
      "        (regardless of precision or vector-width)]\n",
      "  tma_info_core_ilp\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per thread (logical-processor)]\n",
      "  tma_info_pipeline_execute\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per core]\n",
      "  tma_info_system_gflops\n",
      "       [Giga Floating Point Operations Per Second]\n",
      "  tma_info_thread_execute_per_issue\n",
      "       [The ratio of Executed- by Issued-Uops]\n",
      "\n",
      "DSB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_dsb\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to DSB (decoded uop cache) fetch pipeline]\n",
      "  tma_info_botlnk_l2_dsb_bandwidth\n",
      "       [Total pipeline cost of DSB (uop cache) hits - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_frontend_dsb_coverage\n",
      "       [Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)]\n",
      "\n",
      "DSBmiss: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_info_botlnk_l2_dsb_misses\n",
      "       [Total pipeline cost of DSB (uop cache) misses - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_frontend_dsb_switch_cost\n",
      "       [Average number of cycles of a switch from the DSB fetch-unit to MITE\n",
      "        fetch unit - see DSB_Switches tree node for details]\n",
      "  tma_info_frontend_ipdsb_miss_ret\n",
      "       [Instructions per non-speculative DSB miss (lower number means higher\n",
      "        occurrence rate)]\n",
      "  tma_mite\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to the MITE pipeline (the legacy decode pipeline)]\n",
      "\n",
      "DataSharing: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "\n",
      "Default:\n",
      "  tma_backend_bound\n",
      "       [This category represents fraction of slots where no uops are being\n",
      "        delivered due to a lack of required resources for accepting new uops in\n",
      "        the Backend]\n",
      "  tma_bad_speculation\n",
      "       [This category represents fraction of slots wasted due to incorrect\n",
      "        speculations]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_retiring\n",
      "       [This category represents fraction of slots utilized by useful work i.e.\n",
      "        issued uops that eventually get retired]\n",
      "\n",
      "Fed: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_botlnk_l2_dsb_misses\n",
      "       [Total pipeline cost of DSB (uop cache) misses - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_botlnk_l2_ic_misses\n",
      "       [Total pipeline cost of Instruction Cache misses - subset of the Big_Code\n",
      "        Bottleneck]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_info_bottleneck_instruction_fetch_bw\n",
      "       [Total pipeline cost of instruction fetch bandwidth related bottlenecks\n",
      "        (when the front-end could not sustain operations delivery to the\n",
      "        back-end)]\n",
      "  tma_info_frontend_dsb_coverage\n",
      "       [Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)]\n",
      "  tma_info_frontend_fetch_upc\n",
      "       [Average number of Uops issued by front-end when it issued something]\n",
      "  tma_info_frontend_icache_miss_latency\n",
      "       [Average Latency for L1 instruction cache misses]\n",
      "  tma_info_frontend_ipdsb_miss_ret\n",
      "       [Instructions per non-speculative DSB miss (lower number means higher\n",
      "        occurrence rate)]\n",
      "  tma_info_frontend_ipunknown_branch\n",
      "       [Instructions per speculative Unknown Branch Misprediction (BAClear)\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_frontend_lsd_coverage\n",
      "       [Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop\n",
      "        Cache)]\n",
      "  tma_info_frontend_unknown_branch_cost\n",
      "       [Average number of cycles the front-end was delayed due to an Unknown\n",
      "        Branch detection]\n",
      "  tma_info_inst_mix_bptkbranch\n",
      "       [Branch instructions per taken branch]\n",
      "  tma_info_inst_mix_ipbranch\n",
      "       [Instructions per Branch (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipcall\n",
      "       [Instructions per (near) call (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "  tma_info_memory_tlb_code_stlb_mpki\n",
      "       [STLB (2nd level TLB) code speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_info_pipeline_fetch_dsb\n",
      "       [Average number of uops fetched from DSB per cycle]\n",
      "  tma_info_pipeline_fetch_lsd\n",
      "       [Average number of uops fetched from LSD per cycle]\n",
      "  tma_info_pipeline_fetch_mite\n",
      "       [Average number of uops fetched from MITE per cycle]\n",
      "  tma_info_thread_uptb\n",
      "       [Uops per taken branch]\n",
      "\n",
      "FetchBW: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "  tma_dsb\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to DSB (decoded uop cache) fetch pipeline]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_info_botlnk_l2_dsb_bandwidth\n",
      "       [Total pipeline cost of DSB (uop cache) hits - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_bottleneck_instruction_fetch_bw\n",
      "       [Total pipeline cost of instruction fetch bandwidth related bottlenecks\n",
      "        (when the front-end could not sustain operations delivery to the\n",
      "        back-end)]\n",
      "  tma_info_frontend_dsb_coverage\n",
      "       [Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)]\n",
      "  tma_info_frontend_fetch_upc\n",
      "       [Average number of Uops issued by front-end when it issued something]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "  tma_info_pipeline_fetch_dsb\n",
      "       [Average number of uops fetched from DSB per cycle]\n",
      "  tma_info_pipeline_fetch_lsd\n",
      "       [Average number of uops fetched from LSD per cycle]\n",
      "  tma_info_pipeline_fetch_mite\n",
      "       [Average number of uops fetched from MITE per cycle]\n",
      "  tma_info_thread_uptb\n",
      "       [Uops per taken branch]\n",
      "  tma_lsd\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to LSD (Loop Stream Detector) unit]\n",
      "  tma_mite\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to the MITE pipeline (the legacy decode pipeline)]\n",
      "\n",
      "FetchLat: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_branch_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_info_botlnk_l2_ic_misses\n",
      "       [Total pipeline cost of Instruction Cache misses - subset of the Big_Code\n",
      "        Bottleneck]\n",
      "  tma_info_frontend_icache_miss_latency\n",
      "       [Average Latency for L1 instruction cache misses]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_lcp\n",
      "       [This metric represents fraction of cycles CPU was stalled due to Length\n",
      "        Changing Prefixes (LCPs)]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "\n",
      "Flops: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "  tma_info_core_flopc\n",
      "       [Floating Point Operations Per Cycle]\n",
      "  tma_info_core_fp_arith_utilization\n",
      "       [Actual per-core usage of the Floating Point non-X87 execution units\n",
      "        (regardless of precision or vector-width)]\n",
      "  tma_info_inst_mix_iparith\n",
      "       [Instructions per FP Arithmetic instruction (lower number means higher\n",
      "        occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_avx128\n",
      "       [Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_avx256\n",
      "       [Instructions per FP Arithmetic AVX* 256-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_scalar_dp\n",
      "       [Instructions per FP Arithmetic Scalar Double-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_scalar_sp\n",
      "       [Instructions per FP Arithmetic Scalar Single-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipflop\n",
      "       [Instructions per Floating Point (FP) Operation (lower number means\n",
      "        higher occurrence rate)]\n",
      "  tma_info_inst_mix_ippause\n",
      "       [Instructions per PAUSE (lower number means higher occurrence rate)]\n",
      "  tma_info_system_gflops\n",
      "       [Giga Floating Point Operations Per Second]\n",
      "\n",
      "FpScalar: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_inst_mix_iparith_scalar_dp\n",
      "       [Instructions per FP Arithmetic Scalar Double-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_scalar_sp\n",
      "       [Instructions per FP Arithmetic Scalar Single-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "\n",
      "FpVector: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_inst_mix_iparith_avx128\n",
      "       [Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_avx256\n",
      "       [Instructions per FP Arithmetic AVX* 256-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ippause\n",
      "       [Instructions per PAUSE (lower number means higher occurrence rate)]\n",
      "\n",
      "Frontend: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_fetch_latency\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend latency issues]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_info_bottleneck_instruction_fetch_bw\n",
      "       [Total pipeline cost of instruction fetch bandwidth related bottlenecks\n",
      "        (when the front-end could not sustain operations delivery to the\n",
      "        back-end)]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "\n",
      "HPC: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_avx_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops as a result\n",
      "        of handing SSE to AVX* or AVX* to SSE transition Assists]\n",
      "  tma_fp_arith\n",
      "       [This metric represents overall arithmetic floating-point (FP) operations\n",
      "        fraction the CPU has executed (retired)]\n",
      "  tma_fp_assists\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Floating Point (FP) Assists]\n",
      "  tma_info_core_fp_arith_utilization\n",
      "       [Actual per-core usage of the Floating Point non-X87 execution units\n",
      "        (regardless of precision or vector-width)]\n",
      "  tma_info_system_cpu_utilization\n",
      "       [Average CPU Utilization (percentage)]\n",
      "  tma_info_system_dram_bw_use\n",
      "       [Average external Memory Bandwidth Use for reads and writes [GB / sec]]\n",
      "  tma_info_system_gflops\n",
      "       [Giga Floating Point Operations Per Second]\n",
      "  tma_shuffles_256b\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        Shuffle operations of 256-bit vector size (FP or Integer)]\n",
      "\n",
      "IcMiss: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_info_botlnk_l2_ic_misses\n",
      "       [Total pipeline cost of Instruction Cache misses - subset of the Big_Code\n",
      "        Bottleneck]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_info_frontend_icache_miss_latency\n",
      "       [Average Latency for L1 instruction cache misses]\n",
      "  tma_info_frontend_l2mpki_code\n",
      "       [L2 cache true code cacheline misses per kilo instruction]\n",
      "  tma_info_frontend_l2mpki_code_all\n",
      "       [L2 cache speculative code cacheline misses per kilo instruction]\n",
      "\n",
      "Ifetch: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_%_ifetch_miss_bound_cycles\n",
      "       [Percentage of time that allocation and retirement is stalled by the\n",
      "        Frontend Cluster due to an Ifetch Miss,either Icache or ITLB Miss]\n",
      "\n",
      "InsType: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_inst_mix_iparith\n",
      "       [Instructions per FP Arithmetic instruction (lower number means higher\n",
      "        occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_avx128\n",
      "       [Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_avx256\n",
      "       [Instructions per FP Arithmetic AVX* 256-bit instruction (lower number\n",
      "        means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_scalar_dp\n",
      "       [Instructions per FP Arithmetic Scalar Double-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iparith_scalar_sp\n",
      "       [Instructions per FP Arithmetic Scalar Single-Precision instruction\n",
      "        (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipbranch\n",
      "       [Instructions per Branch (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipflop\n",
      "       [Instructions per Floating Point (FP) Operation (lower number means\n",
      "        higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipload\n",
      "       [Instructions per Load (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ippause\n",
      "       [Instructions per PAUSE (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_ipstore\n",
      "       [Instructions per Store (lower number means higher occurrence rate)]\n",
      "\n",
      "IntVector: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "\n",
      "LSD: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_frontend_lsd_coverage\n",
      "       [Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop\n",
      "        Cache)]\n",
      "  tma_lsd\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to LSD (Loop Stream Detector) unit]\n",
      "\n",
      "Load_Store_Miss: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_%_load_miss_bound_cycles\n",
      "       [Percentage of time that retirement is stalled due to an L1 miss]\n",
      "\n",
      "MachineClears: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "\n",
      "Machine_Clears: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_other_nukes\n",
      "       [This metric represents fraction of slots the CPU has wasted due to Nukes\n",
      "        (Machine Clears) not related to memory ordering]\n",
      "\n",
      "Mem:\n",
      "  tma_info_bottleneck_cache_memory_bandwidth\n",
      "       [Total pipeline cost of external Memory- or Cache-Bandwidth related\n",
      "        bottlenecks]\n",
      "  tma_info_bottleneck_cache_memory_latency\n",
      "       [Total pipeline cost of external Memory- or Cache-Latency related\n",
      "        bottlenecks]\n",
      "  tma_info_bottleneck_memory_data_tlbs\n",
      "       [Total pipeline cost of Memory Address Translation related bottlenecks\n",
      "        (data-side TLBs)]\n",
      "  tma_info_bottleneck_memory_synchronization\n",
      "       [Total pipeline cost of Memory Synchronization related bottlenecks (data\n",
      "        transfers and coherency updates across processors)]\n",
      "  tma_info_memory_core_l1d_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L1 data cache [GB / sec]]\n",
      "  tma_info_memory_core_l2_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L2 cache [GB / sec]]\n",
      "  tma_info_memory_core_l3_cache_access_bw_2t\n",
      "       [Average per-core data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_core_l3_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_fb_hpki\n",
      "       [Fill Buffer (FB) hits per kilo instructions for retired demand loads\n",
      "        (L1D misses that merge into ongoing miss-handling entries)]\n",
      "  tma_info_memory_l1d_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L1 data cache [GB / sec]]\n",
      "  tma_info_memory_l1mpki\n",
      "       [L1 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_info_memory_l1mpki_load\n",
      "       [L1 cache true misses per kilo instruction for all demand loads\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l2_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L2 cache [GB / sec]]\n",
      "  tma_info_memory_l2hpki_all\n",
      "       [L2 cache hits per kilo instruction for all request types (including\n",
      "        speculative)]\n",
      "  tma_info_memory_l2hpki_load\n",
      "       [L2 cache hits per kilo instruction for all demand loads (including\n",
      "        speculative)]\n",
      "  tma_info_memory_l2mpki\n",
      "       [L2 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_info_memory_l2mpki_all\n",
      "       [L2 cache ([RKL+] true) misses per kilo instruction for all request types\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l2mpki_load\n",
      "       [L2 cache ([RKL+] true) misses per kilo instruction for all demand loads\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l3_cache_access_bw\n",
      "       [Average per-thread data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_l3_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_l3mpki\n",
      "       [L3 cache true misses per kilo instruction for retired demand loads]\n",
      "  tma_info_memory_load_miss_real_latency\n",
      "       [Actual Average Latency for L1 data-cache miss demand load operations (in\n",
      "        core cycles)]\n",
      "  tma_info_memory_mix_bus_lock_pki\n",
      "       [\"Bus lock\" per kilo instruction]\n",
      "  tma_info_memory_mix_uc_load_pki\n",
      "       [Un-cacheable retired load per kilo instruction]\n",
      "  tma_info_memory_mlp\n",
      "       [Memory-Level-Parallelism (average number of L1 miss demand load when\n",
      "        there is at least one such miss]\n",
      "  tma_info_memory_tlb_load_stlb_mpki\n",
      "       [STLB (2nd level TLB) data load speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_info_memory_tlb_page_walks_utilization\n",
      "       [Utilization of the core's Page Walker(s) serving STLB misses triggered\n",
      "        by instruction/Load/Store accesses]\n",
      "  tma_info_memory_tlb_store_stlb_mpki\n",
      "       [STLB (2nd level TLB) data store speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_info_system_mem_parallel_reads\n",
      "       [Average number of parallel data read requests to external memory]\n",
      "  tma_info_system_mem_read_latency\n",
      "       [Average latency of data read request to external memory (in nanoseconds)]\n",
      "  tma_info_thread_cpi\n",
      "       [Cycles Per Instruction (per Logical Processor)]\n",
      "\n",
      "MemOffcore: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_system_dram_bw_use\n",
      "       [Average external Memory Bandwidth Use for reads and writes [GB / sec]]\n",
      "\n",
      "Mem_Exec: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_%_mem_exec_bound_cycles\n",
      "       [Percentage of time that retirement is stalled by the Memory Cluster due\n",
      "        to a pipeline stall]\n",
      "\n",
      "MemoryBW: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_info_bottleneck_cache_memory_bandwidth\n",
      "       [Total pipeline cost of external Memory- or Cache-Bandwidth related\n",
      "        bottlenecks]\n",
      "  tma_info_memory_core_l1d_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L1 data cache [GB / sec]]\n",
      "  tma_info_memory_core_l2_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L2 cache [GB / sec]]\n",
      "  tma_info_memory_core_l3_cache_access_bw_2t\n",
      "       [Average per-core data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_core_l3_cache_fill_bw_2t\n",
      "       [Average per-core data fill bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_l1d_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L1 data cache [GB / sec]]\n",
      "  tma_info_memory_l2_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L2 cache [GB / sec]]\n",
      "  tma_info_memory_l3_cache_access_bw\n",
      "       [Average per-thread data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_l3_cache_fill_bw\n",
      "       [Average per-thread data fill bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_mlp\n",
      "       [Memory-Level-Parallelism (average number of L1 miss demand load when\n",
      "        there is at least one such miss]\n",
      "  tma_info_system_dram_bw_use\n",
      "       [Average external Memory Bandwidth Use for reads and writes [GB / sec]]\n",
      "  tma_info_system_mem_parallel_reads\n",
      "       [Average number of parallel data read requests to external memory]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "\n",
      "MemoryBound: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_dram_bound\n",
      "       [This metric estimates how often the CPU was stalled on accesses to\n",
      "        external memory (DRAM) by loads]\n",
      "  tma_info_memory_load_miss_real_latency\n",
      "       [Actual Average Latency for L1 data-cache miss demand load operations (in\n",
      "        core cycles)]\n",
      "  tma_info_memory_mlp\n",
      "       [Memory-Level-Parallelism (average number of L1 miss demand load when\n",
      "        there is at least one such miss]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "  tma_store_bound\n",
      "       [This metric estimates how often CPU was stalled due to RFO store memory\n",
      "        accesses; RFO store issue a read-for-ownership request before the write]\n",
      "\n",
      "MemoryLat: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_cache_memory_latency\n",
      "       [Total pipeline cost of external Memory- or Cache-Latency related\n",
      "        bottlenecks]\n",
      "  tma_info_memory_load_miss_real_latency\n",
      "       [Actual Average Latency for L1 data-cache miss demand load operations (in\n",
      "        core cycles)]\n",
      "  tma_info_system_mem_read_latency\n",
      "       [Average latency of data read request to external memory (in nanoseconds)]\n",
      "  tma_l1_hit_latency\n",
      "       [This metric roughly estimates fraction of cycles with demand load\n",
      "        accesses that hit the L1 cache]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "\n",
      "MemoryTLB: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_info_bottleneck_big_code\n",
      "       [Total pipeline cost of instruction fetch related bottlenecks by large\n",
      "        code footprint programs (i-side cache; TLB and BTB misses)]\n",
      "  tma_info_bottleneck_memory_data_tlbs\n",
      "       [Total pipeline cost of Memory Address Translation related bottlenecks\n",
      "        (data-side TLBs)]\n",
      "  tma_info_memory_tlb_code_stlb_mpki\n",
      "       [STLB (2nd level TLB) code speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_info_memory_tlb_load_stlb_mpki\n",
      "       [STLB (2nd level TLB) data load speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_info_memory_tlb_page_walks_utilization\n",
      "       [Utilization of the core's Page Walker(s) serving STLB misses triggered\n",
      "        by instruction/Load/Store accesses]\n",
      "  tma_info_memory_tlb_store_stlb_mpki\n",
      "       [STLB (2nd level TLB) data store speculative misses per kilo instruction\n",
      "        (misses of any page-size that complete the page walk)]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_load_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the (first\n",
      "        level) DTLB was missed by load accesses,that later on hit in\n",
      "        second-level TLB (STLB)]\n",
      "  tma_load_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the Second-level TLB\n",
      "        (STLB) was missed by load accesses,performing a hardware page walk]\n",
      "  tma_store_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the TLB was\n",
      "        missed by store accesses,hitting in the second-level TLB (STLB)]\n",
      "  tma_store_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the STLB was missed\n",
      "        by store accesses,performing a hardware page walk]\n",
      "\n",
      "Memory_BW: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_memory_latency_data_l2_mlp\n",
      "       [Average Parallel L2 cache miss data reads]\n",
      "  tma_info_memory_latency_load_l2_mlp\n",
      "       [Average Parallel L2 cache miss demand Loads]\n",
      "\n",
      "Memory_Lat: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_memory_latency_load_l2_miss_latency\n",
      "       [Average Latency for L2 cache miss demand Loads]\n",
      "  tma_info_memory_latency_load_l3_miss_latency\n",
      "       [Average Latency for L3 cache miss demand Loads]\n",
      "\n",
      "MicroSeq: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_pipeline_ipassist\n",
      "       [Instructions per a microcode Assist invocation]\n",
      "  tma_info_pipeline_strings_cycles\n",
      "       [Estimated fraction of retirement-cycles dealing with repeat instructions]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "\n",
      "OS: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_system_ipfarbranch\n",
      "       [Instructions per Far Branch ( Far Branches apply upon transition from\n",
      "        application to operating system,handling interrupts,exceptions) [lower\n",
      "        number means higher occurrence rate]]\n",
      "  tma_info_system_kernel_cpi\n",
      "       [Cycles Per Instruction for the Operating System (OS) Kernel mode]\n",
      "  tma_info_system_kernel_utilization\n",
      "       [Fraction of cycles spent in the Operating System (OS) Kernel mode]\n",
      "\n",
      "Offcore: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_info_bottleneck_cache_memory_bandwidth\n",
      "       [Total pipeline cost of external Memory- or Cache-Bandwidth related\n",
      "        bottlenecks]\n",
      "  tma_info_bottleneck_cache_memory_latency\n",
      "       [Total pipeline cost of external Memory- or Cache-Latency related\n",
      "        bottlenecks]\n",
      "  tma_info_bottleneck_memory_data_tlbs\n",
      "       [Total pipeline cost of Memory Address Translation related bottlenecks\n",
      "        (data-side TLBs)]\n",
      "  tma_info_bottleneck_memory_synchronization\n",
      "       [Total pipeline cost of Memory Synchronization related bottlenecks (data\n",
      "        transfers and coherency updates across processors)]\n",
      "  tma_info_bottleneck_other_bottlenecks\n",
      "       [Total pipeline cost of remaining bottlenecks in the back-end]\n",
      "  tma_info_memory_core_l3_cache_access_bw_2t\n",
      "       [Average per-core data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_l2mpki_all\n",
      "       [L2 cache ([RKL+] true) misses per kilo instruction for all request types\n",
      "        (including speculative)]\n",
      "  tma_info_memory_l2mpki_rfo\n",
      "       [Offcore requests (L2 cache miss) per kilo instruction for demand RFOs]\n",
      "  tma_info_memory_l3_cache_access_bw\n",
      "       [Average per-thread data access bandwidth to the L3 cache [GB / sec]]\n",
      "  tma_info_memory_latency_data_l2_mlp\n",
      "       [Average Parallel L2 cache miss data reads]\n",
      "  tma_info_memory_latency_load_l2_miss_latency\n",
      "       [Average Latency for L2 cache miss demand Loads]\n",
      "  tma_info_memory_latency_load_l2_mlp\n",
      "       [Average Parallel L2 cache miss demand Loads]\n",
      "  tma_info_memory_latency_load_l3_miss_latency\n",
      "       [Average Latency for L3 cache miss demand Loads]\n",
      "  tma_lock_latency\n",
      "       [This metric represents fraction of cycles the CPU spent handling cache\n",
      "        misses due to lock operations]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "\n",
      "PGO: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_info_branches_cond_nt\n",
      "       [Fraction of branches that are non-taken conditionals]\n",
      "  tma_info_branches_cond_tk\n",
      "       [Fraction of branches that are taken conditionals]\n",
      "  tma_info_inst_mix_bptkbranch\n",
      "       [Branch instructions per taken branch]\n",
      "  tma_info_inst_mix_ipcall\n",
      "       [Instructions per (near) call (lower number means higher occurrence rate)]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "\n",
      "Pipeline: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_info_core_ilp\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per thread (logical-processor)]\n",
      "  tma_info_pipeline_execute\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per core]\n",
      "  tma_info_pipeline_ipassist\n",
      "       [Instructions per a microcode Assist invocation]\n",
      "  tma_info_pipeline_retire\n",
      "       [Average number of Uops retired in cycles where at least one uop has\n",
      "        retired]\n",
      "  tma_info_pipeline_strings_cycles\n",
      "       [Estimated fraction of retirement-cycles dealing with repeat instructions]\n",
      "  tma_info_thread_clks\n",
      "       [Per-Logical Processor actual clocks when the Logical Processor is active]\n",
      "  tma_info_thread_cpi\n",
      "       [Cycles Per Instruction (per Logical Processor)]\n",
      "  tma_info_thread_execute_per_issue\n",
      "       [The ratio of Executed- by Issued-Uops]\n",
      "  tma_info_thread_uoppi\n",
      "       [Uops Per Instruction]\n",
      "  tma_int_operations\n",
      "       [This metric represents overall Integer (Int) select operations fraction\n",
      "        the CPU has executed (retired)]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_memory_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        memory operations -- uops for memory load or store accesses]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "  tma_nop_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring NOP\n",
      "        (no op) instructions]\n",
      "  tma_other_light_ops\n",
      "       [This metric represents the remaining light uops fraction the CPU has\n",
      "        executed - remaining means not covered by other sibling nodes]\n",
      "  tma_shuffles_256b\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        Shuffle operations of 256-bit vector size (FP or Integer)]\n",
      "\n",
      "PortsUtil: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_core_ilp\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per thread (logical-processor)]\n",
      "  tma_info_pipeline_execute\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per core]\n",
      "  tma_ports_utilization\n",
      "       [This metric estimates fraction of cycles the CPU performance was\n",
      "        potentially limited due to Core computation issues (non divider-related)]\n",
      "  tma_ports_utilized_0\n",
      "       [This metric represents fraction of cycles CPU executed no uops on any\n",
      "        execution port (Logical Processor cycles since ICL,Physical Core cycles\n",
      "        otherwise)]\n",
      "  tma_ports_utilized_1\n",
      "       [This metric represents fraction of cycles where the CPU executed total\n",
      "        of 1 uop per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_2\n",
      "       [This metric represents fraction of cycles CPU executed total of 2 uops\n",
      "        per cycle on all execution ports (Logical Processor cycles since ICL,\n",
      "        Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_3m\n",
      "       [This metric represents fraction of cycles CPU executed total of 3 or\n",
      "        more uops per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "\n",
      "Power: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  C10_Pkg_Residency\n",
      "       [C10 residency percent per package]\n",
      "  C1_Core_Residency\n",
      "       [C1 residency percent per core]\n",
      "  C2_Pkg_Residency\n",
      "       [C2 residency percent per package]\n",
      "  C3_Pkg_Residency\n",
      "       [C3 residency percent per package]\n",
      "  C6_Core_Residency\n",
      "       [C6 residency percent per core]\n",
      "  C6_Pkg_Residency\n",
      "       [C6 residency percent per package]\n",
      "  C7_Core_Residency\n",
      "       [C7 residency percent per core]\n",
      "  C7_Pkg_Residency\n",
      "       [C7 residency percent per package]\n",
      "  C8_Pkg_Residency\n",
      "       [C8 residency percent per package]\n",
      "  C9_Pkg_Residency\n",
      "       [C9 residency percent per package]\n",
      "  tma_info_core_epc\n",
      "       [uops Executed per Cycle]\n",
      "  tma_info_system_core_frequency\n",
      "       [Measured Average Core Frequency for unhalted processors [GHz]]\n",
      "  tma_info_system_turbo_utilization\n",
      "       [Average Frequency Utilization relative nominal frequency]\n",
      "\n",
      "Prefetches: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_inst_mix_ipswpf\n",
      "       [Instructions per Software prefetch instruction (of any type:\n",
      "        NTA/T0/T1/T2/Prefetch) (lower number means higher occurrence rate)]\n",
      "\n",
      "Ret: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_bottleneck_branching_overhead\n",
      "       [Total pipeline cost of instructions used for program control-flow - a\n",
      "        subset of the Retiring category in TMA]\n",
      "  tma_info_bottleneck_irregular_overhead\n",
      "       [Total pipeline cost of irregular execution (e.g]\n",
      "  tma_info_bottleneck_useful_work\n",
      "       [Total pipeline cost of \"useful operations\" - the portion of Retiring\n",
      "        category not covered by Branching_Overhead nor Irregular_Overhead]\n",
      "  tma_info_core_coreipc\n",
      "       [Instructions Per Cycle across hyper-threads (per physical core)]\n",
      "  tma_info_core_flopc\n",
      "       [Floating Point Operations Per Cycle]\n",
      "  tma_info_pipeline_ipassist\n",
      "       [Instructions per a microcode Assist invocation]\n",
      "  tma_info_pipeline_retire\n",
      "       [Average number of Uops retired in cycles where at least one uop has\n",
      "        retired]\n",
      "  tma_info_pipeline_strings_cycles\n",
      "       [Estimated fraction of retirement-cycles dealing with repeat instructions]\n",
      "  tma_info_thread_ipc\n",
      "       [Instructions Per Cycle (per Logical Processor)]\n",
      "  tma_info_thread_uoppi\n",
      "       [Uops Per Instruction]\n",
      "\n",
      "Retire: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_heavy_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        heavy-weight operations -- instructions that require two or more uops or\n",
      "        micro-coded sequences]\n",
      "  tma_info_pipeline_ipassist\n",
      "       [Instructions per a microcode Assist invocation]\n",
      "  tma_info_thread_uoppi\n",
      "       [Uops Per Instruction]\n",
      "  tma_light_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        light-weight operations -- instructions that require no more than one\n",
      "        uop (micro-operation)]\n",
      "\n",
      "SMT: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_botlnk_l0_core_bound_likely\n",
      "       [Probability of Core Bound bottleneck hidden by SMT-profiling artifacts]\n",
      "  tma_info_core_core_clks\n",
      "       [Core actual clocks when any Logical Processor is active on the Physical\n",
      "        Core]\n",
      "  tma_info_core_coreipc\n",
      "       [Instructions Per Cycle across hyper-threads (per physical core)]\n",
      "  tma_info_pipeline_execute\n",
      "       [Instruction-Level-Parallelism (average number of uops executed when\n",
      "        there is execution) per core]\n",
      "  tma_info_system_smt_2t_utilization\n",
      "       [Fraction of cycles where both hardware Logical Processors were active]\n",
      "  tma_info_thread_slots_utilization\n",
      "       [Fraction of Physical Core issue-slots utilized by this Logical Processor]\n",
      "\n",
      "Snoop: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "\n",
      "SoC: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  UNCORE_FREQ\n",
      "       [Uncore frequency per die [GHZ]]\n",
      "  tma_info_system_dram_bw_use\n",
      "       [Average external Memory Bandwidth Use for reads and writes [GB / sec]]\n",
      "  tma_info_system_mem_parallel_reads\n",
      "       [Average number of parallel data read requests to external memory]\n",
      "  tma_info_system_mem_read_latency\n",
      "       [Average latency of data read request to external memory (in nanoseconds)]\n",
      "  tma_info_system_socket_clks\n",
      "       [Socket actual clocks when any core is active on that socket]\n",
      "\n",
      "Summary: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_inst_mix_instructions\n",
      "       [Total number of retired Instructions]\n",
      "  tma_info_system_core_frequency\n",
      "       [Measured Average Core Frequency for unhalted processors [GHz]]\n",
      "  tma_info_system_cpu_utilization\n",
      "       [Average CPU Utilization (percentage)]\n",
      "  tma_info_system_cpus_utilized\n",
      "       [Average number of utilized CPUs]\n",
      "  tma_info_system_kernel_utilization\n",
      "       [Fraction of cycles spent in Kernel mode]\n",
      "  tma_info_thread_ipc\n",
      "       [Instructions Per Cycle (per Logical Processor)]\n",
      "\n",
      "TmaL1: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_backend_bound\n",
      "       [This category represents fraction of slots where no uops are being\n",
      "        delivered due to a lack of required resources for accepting new uops in\n",
      "        the Backend]\n",
      "  tma_bad_speculation\n",
      "       [This category represents fraction of slots wasted due to incorrect\n",
      "        speculations]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_info_core_coreipc\n",
      "       [Instructions Per Cycle across hyper-threads (per physical core)]\n",
      "  tma_info_inst_mix_instructions\n",
      "       [Total number of retired Instructions]\n",
      "  tma_info_thread_slots\n",
      "       [Total issue-pipeline slots (per-Physical Core till ICL; per-Logical\n",
      "        Processor ICL onward)]\n",
      "  tma_info_thread_slots_utilization\n",
      "       [Fraction of Physical Core issue-slots utilized by this Logical Processor]\n",
      "  tma_retiring\n",
      "       [This category represents fraction of slots utilized by useful work i.e.\n",
      "        issued uops that eventually get retired]\n",
      "\n",
      "TmaL2: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_fetch_latency\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend latency issues]\n",
      "  tma_heavy_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        heavy-weight operations -- instructions that require two or more uops or\n",
      "        micro-coded sequences]\n",
      "  tma_light_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        light-weight operations -- instructions that require no more than one\n",
      "        uop (micro-operation)]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_memory_bound\n",
      "       [This metric represents fraction of slots the Memory subsystem within the\n",
      "        Backend was a bottleneck]\n",
      "\n",
      "TmaL3mem: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_dram_bound\n",
      "       [This metric estimates how often the CPU was stalled on accesses to\n",
      "        external memory (DRAM) by loads]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "  tma_store_bound\n",
      "       [This metric estimates how often CPU was stalled due to RFO store memory\n",
      "        accesses; RFO store issue a read-for-ownership request before the write]\n",
      "\n",
      "TopdownL1: [Metrics for top-down breakdown at level 1]\n",
      "  tma_backend_bound\n",
      "       [This category represents fraction of slots where no uops are being\n",
      "        delivered due to a lack of required resources for accepting new uops in\n",
      "        the Backend]\n",
      "  tma_bad_speculation\n",
      "       [This category represents fraction of slots wasted due to incorrect\n",
      "        speculations]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_retiring\n",
      "       [This category represents fraction of slots utilized by useful work i.e.\n",
      "        issued uops that eventually get retired]\n",
      "\n",
      "TopdownL2: [Metrics for top-down breakdown at level 2]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_fetch_latency\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend latency issues]\n",
      "  tma_heavy_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        heavy-weight operations -- instructions that require two or more uops or\n",
      "        micro-coded sequences]\n",
      "  tma_ifetch_bandwidth\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend bandwidth restrictions due to decode,predecode,cisc,and\n",
      "        other limitations]\n",
      "  tma_ifetch_latency\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend latency restrictions due to icache misses,itlb misses,\n",
      "        branch detection,and resteer limitations]\n",
      "  tma_light_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        light-weight operations -- instructions that require no more than one\n",
      "        uop (micro-operation)]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_memory_bound\n",
      "       [This metric represents fraction of slots the Memory subsystem within the\n",
      "        Backend was a bottleneck]\n",
      "  tma_resource_bound\n",
      "       [Counts the number of cycles the core is stalled due to a resource\n",
      "        limitation]\n",
      "\n",
      "TopdownL3: [Metrics for top-down breakdown at level 3]\n",
      "  tma_allocation_restriction\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to certain allocation restrictions]\n",
      "  tma_branch_detect\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BACLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        prediction or lack thereof,was corrected by a later branch predictor in\n",
      "        the frontend]\n",
      "  tma_branch_resteer\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BTCLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        predicts a taken branch]\n",
      "  tma_branch_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers]\n",
      "  tma_cisc\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to the microcode sequencer (MS)]\n",
      "  tma_decode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to decode stalls]\n",
      "  tma_divider\n",
      "       [This metric represents fraction of cycles where the Divider unit was\n",
      "        active]\n",
      "  tma_dram_bound\n",
      "       [This metric estimates how often the CPU was stalled on accesses to\n",
      "        external memory (DRAM) by loads]\n",
      "  tma_dsb\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to DSB (decoded uop cache) fetch pipeline]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_fast_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that does not require the use of microcode,\n",
      "        classified as a fast nuke,due to memory ordering,memory disambiguation\n",
      "        and memory renaming]\n",
      "  tma_few_uops_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        instructions that that are decoder into two or up to ([SNB+] four;\n",
      "        [ADL+] five) uops]\n",
      "  tma_fp_arith\n",
      "       [This metric represents overall arithmetic floating-point (FP) operations\n",
      "        fraction the CPU has executed (retired)]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_int_operations\n",
      "       [This metric represents overall Integer (Int) select operations fraction\n",
      "        the CPU has executed (retired)]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "  tma_lcp\n",
      "       [This metric represents fraction of cycles CPU was stalled due to Length\n",
      "        Changing Prefixes (LCPs)]\n",
      "  tma_lsd\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to LSD (Loop Stream Detector) unit]\n",
      "  tma_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to memory reservation stalls in which a scheduler is not able to\n",
      "        accept uops]\n",
      "  tma_memory_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        memory operations -- uops for memory load or store accesses]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "  tma_mite\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to the MITE pipeline (the legacy decode pipeline)]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "  tma_non_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to IEC or FPC RAT stalls,which can be due to FIQ or IEC reservation\n",
      "        stalls in which the integer,floating point or SIMD scheduler is not able\n",
      "        to accept uops]\n",
      "  tma_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that requires the use of microcode (slow nuke)]\n",
      "  tma_other_fb\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to other common frontend stalls not categorized]\n",
      "  tma_other_light_ops\n",
      "       [This metric represents the remaining light uops fraction the CPU has\n",
      "        executed - remaining means not covered by other sibling nodes]\n",
      "  tma_other_mispredicts\n",
      "       [This metric estimates fraction of slots the CPU was stalled due to other\n",
      "        cases of misprediction (non-retired x86 branches or other types)]\n",
      "  tma_other_nukes\n",
      "       [This metric represents fraction of slots the CPU has wasted due to Nukes\n",
      "        (Machine Clears) not related to memory ordering]\n",
      "  tma_ports_utilization\n",
      "       [This metric estimates fraction of cycles the CPU performance was\n",
      "        potentially limited due to Core computation issues (non divider-related)]\n",
      "  tma_predecode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to wrong predecodes]\n",
      "  tma_register\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the physical register file unable to accept an entry (marble\n",
      "        stalls)]\n",
      "  tma_reorder_buffer\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the reorder buffer being full (ROB stalls)]\n",
      "  tma_serialization\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to scoreboards from the instruction queue (IQ),jump execution unit\n",
      "        (JEU),or microcode sequencer (MS)]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "  tma_store_bound\n",
      "       [This metric estimates how often CPU was stalled due to RFO store memory\n",
      "        accesses; RFO store issue a read-for-ownership request before the write]\n",
      "\n",
      "TopdownL4: [Metrics for top-down breakdown at level 4]\n",
      "  tma_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops delivered\n",
      "        by the Microcode_Sequencer as a result of Assists]\n",
      "  tma_c01_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.1 power-performance optimized state (Faster wakeup time;\n",
      "        Smaller power savings)]\n",
      "  tma_c02_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.2 power-performance optimized state (Slower wakeup time;\n",
      "        Larger power savings)]\n",
      "  tma_cisc\n",
      "       [This metric estimates fraction of cycles the CPU retired uops originated\n",
      "        from CISC (complex instruction set computer) instruction]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_l1_hit_latency\n",
      "       [This metric roughly estimates fraction of cycles with demand load\n",
      "        accesses that hit the L1 cache]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_lock_latency\n",
      "       [This metric represents fraction of cycles the CPU spent handling cache\n",
      "        misses due to lock operations]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "  tma_memory_fence\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        LFENCE Instructions]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "  tma_nop_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring NOP\n",
      "        (no op) instructions]\n",
      "  tma_ports_utilized_0\n",
      "       [This metric represents fraction of cycles CPU executed no uops on any\n",
      "        execution port (Logical Processor cycles since ICL,Physical Core cycles\n",
      "        otherwise)]\n",
      "  tma_ports_utilized_1\n",
      "       [This metric represents fraction of cycles where the CPU executed total\n",
      "        of 1 uop per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_2\n",
      "       [This metric represents fraction of cycles CPU executed total of 2 uops\n",
      "        per cycle on all execution ports (Logical Processor cycles since ICL,\n",
      "        Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_3m\n",
      "       [This metric represents fraction of cycles CPU executed total of 3 or\n",
      "        more uops per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_shuffles_256b\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        Shuffle operations of 256-bit vector size (FP or Integer)]\n",
      "  tma_slow_pause\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        PAUSE Instructions]\n",
      "  tma_split_loads\n",
      "       [This metric estimates fraction of cycles handling memory load split\n",
      "        accesses - load that cross 64-byte cache line boundary]\n",
      "  tma_split_stores\n",
      "       [This metric represents rate of split store accesses]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "  tma_store_fwd_blk\n",
      "       [This metric roughly estimates fraction of cycles when the memory\n",
      "        subsystem had loads blocked since they could not forward data from\n",
      "        earlier (in program order) overlapping stores]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "  tma_x87_use\n",
      "       [This metric serves as an approximation of legacy x87 usage]\n",
      "\n",
      "TopdownL5: [Metrics for top-down breakdown at level 5]\n",
      "  tma_alu_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution ports for ALU operations]\n",
      "  tma_avx_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops as a result\n",
      "        of handing SSE to AVX* or AVX* to SSE transition Assists]\n",
      "  tma_fp_assists\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Floating Point (FP) Assists]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "  tma_load_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Load operations]\n",
      "  tma_load_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the (first\n",
      "        level) DTLB was missed by load accesses,that later on hit in\n",
      "        second-level TLB (STLB)]\n",
      "  tma_load_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the Second-level TLB\n",
      "        (STLB) was missed by load accesses,performing a hardware page walk]\n",
      "  tma_mixing_vectors\n",
      "       [This metric estimates penalty in terms of percentage of([SKL+] injected\n",
      "        blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles)]\n",
      "  tma_page_faults\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Page Faults]\n",
      "  tma_store_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Store operations]\n",
      "  tma_store_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the TLB was\n",
      "        missed by store accesses,hitting in the second-level TLB (STLB)]\n",
      "  tma_store_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the STLB was missed\n",
      "        by store accesses,performing a hardware page walk]\n",
      "\n",
      "TopdownL6: [Metrics for top-down breakdown at level 6]\n",
      "  tma_port_0\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)]\n",
      "  tma_port_1\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 1 (ALU)]\n",
      "  tma_port_6\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 6 ([HSW+] Primary Branch and simple ALU)]\n",
      "\n",
      "load_store_bound: [Grouping from Top-down Microarchitecture Analysis Metrics spreadsheet]\n",
      "  tma_info_load_miss_bound_%_loadmissbound_with_l2hit\n",
      "       [Percentage of memory bound stalls where retirement is stalled due to an\n",
      "        L1 miss that hit the L2]\n",
      "  tma_info_load_miss_bound_%_loadmissbound_with_l3hit\n",
      "       [Percentage of memory bound stalls where retirement is stalled due to an\n",
      "        L1 miss that hit the L3]\n",
      "  tma_info_load_miss_bound_%_loadmissbound_with_l3miss\n",
      "       [Percentage of memory bound stalls where retirement is stalled due to an\n",
      "        L1 miss that subsequently misses the L3]\n",
      "  tma_info_load_store_bound_l1_bound\n",
      "       [Counts the number of cycles that the oldest load of the load buffer is\n",
      "        stalled at retirement due to a pipeline block]\n",
      "  tma_info_load_store_bound_load_bound\n",
      "       [Counts the number of cycles that the oldest load of the load buffer is\n",
      "        stalled at retirement]\n",
      "  tma_info_load_store_bound_store_bound\n",
      "       [Counts the number of cycles the core is stalled due to store buffer full]\n",
      "\n",
      "smi:\n",
      "  smi_cycles\n",
      "       [Percentage of cycles spent in System Management Interrupts]\n",
      "  smi_num\n",
      "       [Number of SMI interrupts]\n",
      "\n",
      "tma_L1_group: [Metrics for top-down breakdown at level 1]\n",
      "  tma_backend_bound\n",
      "       [This category represents fraction of slots where no uops are being\n",
      "        delivered due to a lack of required resources for accepting new uops in\n",
      "        the Backend]\n",
      "  tma_bad_speculation\n",
      "       [This category represents fraction of slots wasted due to incorrect\n",
      "        speculations]\n",
      "  tma_frontend_bound\n",
      "       [This category represents fraction of slots where the processor's\n",
      "        Frontend undersupplies its Backend]\n",
      "  tma_info_core_coreipc\n",
      "       [Instructions Per Cycle across hyper-threads (per physical core)]\n",
      "  tma_info_inst_mix_instructions\n",
      "       [Total number of retired Instructions]\n",
      "  tma_info_thread_slots\n",
      "       [Total issue-pipeline slots (per-Physical Core till ICL; per-Logical\n",
      "        Processor ICL onward)]\n",
      "  tma_info_thread_slots_utilization\n",
      "       [Fraction of Physical Core issue-slots utilized by this Logical Processor]\n",
      "  tma_retiring\n",
      "       [This category represents fraction of slots utilized by useful work i.e.\n",
      "        issued uops that eventually get retired]\n",
      "\n",
      "tma_L2_group: [Metrics for top-down breakdown at level 2]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_fetch_latency\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend latency issues]\n",
      "  tma_heavy_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        heavy-weight operations -- instructions that require two or more uops or\n",
      "        micro-coded sequences]\n",
      "  tma_ifetch_bandwidth\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend bandwidth restrictions due to decode,predecode,cisc,and\n",
      "        other limitations]\n",
      "  tma_ifetch_latency\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend latency restrictions due to icache misses,itlb misses,\n",
      "        branch detection,and resteer limitations]\n",
      "  tma_light_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        light-weight operations -- instructions that require no more than one\n",
      "        uop (micro-operation)]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_memory_bound\n",
      "       [This metric represents fraction of slots the Memory subsystem within the\n",
      "        Backend was a bottleneck]\n",
      "  tma_resource_bound\n",
      "       [Counts the number of cycles the core is stalled due to a resource\n",
      "        limitation]\n",
      "\n",
      "tma_L3_group: [Metrics for top-down breakdown at level 3]\n",
      "  tma_allocation_restriction\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to certain allocation restrictions]\n",
      "  tma_branch_detect\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BACLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        prediction or lack thereof,was corrected by a later branch predictor in\n",
      "        the frontend]\n",
      "  tma_branch_resteer\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BTCLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        predicts a taken branch]\n",
      "  tma_branch_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers]\n",
      "  tma_cisc\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to the microcode sequencer (MS)]\n",
      "  tma_decode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to decode stalls]\n",
      "  tma_divider\n",
      "       [This metric represents fraction of cycles where the Divider unit was\n",
      "        active]\n",
      "  tma_dram_bound\n",
      "       [This metric estimates how often the CPU was stalled on accesses to\n",
      "        external memory (DRAM) by loads]\n",
      "  tma_dsb\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to DSB (decoded uop cache) fetch pipeline]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_fast_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that does not require the use of microcode,\n",
      "        classified as a fast nuke,due to memory ordering,memory disambiguation\n",
      "        and memory renaming]\n",
      "  tma_few_uops_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        instructions that that are decoder into two or up to ([SNB+] four;\n",
      "        [ADL+] five) uops]\n",
      "  tma_fp_arith\n",
      "       [This metric represents overall arithmetic floating-point (FP) operations\n",
      "        fraction the CPU has executed (retired)]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_int_operations\n",
      "       [This metric represents overall Integer (Int) select operations fraction\n",
      "        the CPU has executed (retired)]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "  tma_lcp\n",
      "       [This metric represents fraction of cycles CPU was stalled due to Length\n",
      "        Changing Prefixes (LCPs)]\n",
      "  tma_lsd\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to LSD (Loop Stream Detector) unit]\n",
      "  tma_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to memory reservation stalls in which a scheduler is not able to\n",
      "        accept uops]\n",
      "  tma_memory_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        memory operations -- uops for memory load or store accesses]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "  tma_mite\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to the MITE pipeline (the legacy decode pipeline)]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "  tma_non_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to IEC or FPC RAT stalls,which can be due to FIQ or IEC reservation\n",
      "        stalls in which the integer,floating point or SIMD scheduler is not able\n",
      "        to accept uops]\n",
      "  tma_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that requires the use of microcode (slow nuke)]\n",
      "  tma_other_fb\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to other common frontend stalls not categorized]\n",
      "  tma_other_light_ops\n",
      "       [This metric represents the remaining light uops fraction the CPU has\n",
      "        executed - remaining means not covered by other sibling nodes]\n",
      "  tma_other_mispredicts\n",
      "       [This metric estimates fraction of slots the CPU was stalled due to other\n",
      "        cases of misprediction (non-retired x86 branches or other types)]\n",
      "  tma_other_nukes\n",
      "       [This metric represents fraction of slots the CPU has wasted due to Nukes\n",
      "        (Machine Clears) not related to memory ordering]\n",
      "  tma_ports_utilization\n",
      "       [This metric estimates fraction of cycles the CPU performance was\n",
      "        potentially limited due to Core computation issues (non divider-related)]\n",
      "  tma_predecode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to wrong predecodes]\n",
      "  tma_register\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the physical register file unable to accept an entry (marble\n",
      "        stalls)]\n",
      "  tma_reorder_buffer\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the reorder buffer being full (ROB stalls)]\n",
      "  tma_serialization\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to scoreboards from the instruction queue (IQ),jump execution unit\n",
      "        (JEU),or microcode sequencer (MS)]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "  tma_store_bound\n",
      "       [This metric estimates how often CPU was stalled due to RFO store memory\n",
      "        accesses; RFO store issue a read-for-ownership request before the write]\n",
      "\n",
      "tma_L4_group: [Metrics for top-down breakdown at level 4]\n",
      "  tma_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops delivered\n",
      "        by the Microcode_Sequencer as a result of Assists]\n",
      "  tma_c01_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.1 power-performance optimized state (Faster wakeup time;\n",
      "        Smaller power savings)]\n",
      "  tma_c02_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.2 power-performance optimized state (Slower wakeup time;\n",
      "        Larger power savings)]\n",
      "  tma_cisc\n",
      "       [This metric estimates fraction of cycles the CPU retired uops originated\n",
      "        from CISC (complex instruction set computer) instruction]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_l1_hit_latency\n",
      "       [This metric roughly estimates fraction of cycles with demand load\n",
      "        accesses that hit the L1 cache]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_lock_latency\n",
      "       [This metric represents fraction of cycles the CPU spent handling cache\n",
      "        misses due to lock operations]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "  tma_memory_fence\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        LFENCE Instructions]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "  tma_nop_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring NOP\n",
      "        (no op) instructions]\n",
      "  tma_ports_utilized_0\n",
      "       [This metric represents fraction of cycles CPU executed no uops on any\n",
      "        execution port (Logical Processor cycles since ICL,Physical Core cycles\n",
      "        otherwise)]\n",
      "  tma_ports_utilized_1\n",
      "       [This metric represents fraction of cycles where the CPU executed total\n",
      "        of 1 uop per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_2\n",
      "       [This metric represents fraction of cycles CPU executed total of 2 uops\n",
      "        per cycle on all execution ports (Logical Processor cycles since ICL,\n",
      "        Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_3m\n",
      "       [This metric represents fraction of cycles CPU executed total of 3 or\n",
      "        more uops per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_shuffles_256b\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        Shuffle operations of 256-bit vector size (FP or Integer)]\n",
      "  tma_slow_pause\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        PAUSE Instructions]\n",
      "  tma_split_loads\n",
      "       [This metric estimates fraction of cycles handling memory load split\n",
      "        accesses - load that cross 64-byte cache line boundary]\n",
      "  tma_split_stores\n",
      "       [This metric represents rate of split store accesses]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "  tma_store_fwd_blk\n",
      "       [This metric roughly estimates fraction of cycles when the memory\n",
      "        subsystem had loads blocked since they could not forward data from\n",
      "        earlier (in program order) overlapping stores]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "  tma_x87_use\n",
      "       [This metric serves as an approximation of legacy x87 usage]\n",
      "\n",
      "tma_L5_group: [Metrics for top-down breakdown at level 5]\n",
      "  tma_alu_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution ports for ALU operations]\n",
      "  tma_avx_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops as a result\n",
      "        of handing SSE to AVX* or AVX* to SSE transition Assists]\n",
      "  tma_fp_assists\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Floating Point (FP) Assists]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "  tma_load_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Load operations]\n",
      "  tma_load_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the (first\n",
      "        level) DTLB was missed by load accesses,that later on hit in\n",
      "        second-level TLB (STLB)]\n",
      "  tma_load_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the Second-level TLB\n",
      "        (STLB) was missed by load accesses,performing a hardware page walk]\n",
      "  tma_mixing_vectors\n",
      "       [This metric estimates penalty in terms of percentage of([SKL+] injected\n",
      "        blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles)]\n",
      "  tma_page_faults\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Page Faults]\n",
      "  tma_store_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Store operations]\n",
      "  tma_store_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the TLB was\n",
      "        missed by store accesses,hitting in the second-level TLB (STLB)]\n",
      "  tma_store_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the STLB was missed\n",
      "        by store accesses,performing a hardware page walk]\n",
      "\n",
      "tma_L6_group: [Metrics for top-down breakdown at level 6]\n",
      "  tma_port_0\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)]\n",
      "  tma_port_1\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 1 (ALU)]\n",
      "  tma_port_6\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 6 ([HSW+] Primary Branch and simple ALU)]\n",
      "\n",
      "tma_alu_op_utilization_group: [Metrics contributing to tma_alu_op_utilization category]\n",
      "  tma_port_0\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)]\n",
      "  tma_port_1\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 1 (ALU)]\n",
      "  tma_port_6\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 6 ([HSW+] Primary Branch and simple ALU)]\n",
      "\n",
      "tma_assists_group: [Metrics contributing to tma_assists category]\n",
      "  tma_avx_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops as a result\n",
      "        of handing SSE to AVX* or AVX* to SSE transition Assists]\n",
      "  tma_fp_assists\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Floating Point (FP) Assists]\n",
      "  tma_page_faults\n",
      "       [This metric roughly estimates fraction of slots the CPU retired uops as\n",
      "        a result of handing Page Faults]\n",
      "\n",
      "tma_backend_bound_group: [Metrics contributing to tma_backend_bound category]\n",
      "  tma_core_bound\n",
      "       [This metric represents fraction of slots where Core non-memory issues\n",
      "        were of a bottleneck]\n",
      "  tma_memory_bound\n",
      "       [This metric represents fraction of slots the Memory subsystem within the\n",
      "        Backend was a bottleneck]\n",
      "  tma_resource_bound\n",
      "       [Counts the number of cycles the core is stalled due to a resource\n",
      "        limitation]\n",
      "\n",
      "tma_bad_speculation_group: [Metrics contributing to tma_bad_speculation category]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "\n",
      "tma_branch_mispredicts_group: [Metrics contributing to tma_branch_mispredicts category]\n",
      "  tma_other_mispredicts\n",
      "       [This metric estimates fraction of slots the CPU was stalled due to other\n",
      "        cases of misprediction (non-retired x86 branches or other types)]\n",
      "\n",
      "tma_branch_resteers_group: [Metrics contributing to tma_branch_resteers category]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "  tma_unknown_branches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to new\n",
      "        branch address clears]\n",
      "\n",
      "tma_core_bound_group: [Metrics contributing to tma_core_bound category]\n",
      "  tma_allocation_restriction\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to certain allocation restrictions]\n",
      "  tma_divider\n",
      "       [This metric represents fraction of cycles where the Divider unit was\n",
      "        active]\n",
      "  tma_ports_utilization\n",
      "       [This metric estimates fraction of cycles the CPU performance was\n",
      "        potentially limited due to Core computation issues (non divider-related)]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "\n",
      "tma_dram_bound_group: [Metrics contributing to tma_dram_bound category]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "\n",
      "tma_dtlb_load_group: [Metrics contributing to tma_dtlb_load category]\n",
      "  tma_load_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the (first\n",
      "        level) DTLB was missed by load accesses,that later on hit in\n",
      "        second-level TLB (STLB)]\n",
      "  tma_load_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the Second-level TLB\n",
      "        (STLB) was missed by load accesses,performing a hardware page walk]\n",
      "\n",
      "tma_dtlb_store_group: [Metrics contributing to tma_dtlb_store category]\n",
      "  tma_store_stlb_hit\n",
      "       [This metric roughly estimates the fraction of cycles where the TLB was\n",
      "        missed by store accesses,hitting in the second-level TLB (STLB)]\n",
      "  tma_store_stlb_miss\n",
      "       [This metric estimates the fraction of cycles where the STLB was missed\n",
      "        by store accesses,performing a hardware page walk]\n",
      "\n",
      "tma_fetch_bandwidth_group: [Metrics contributing to tma_fetch_bandwidth category]\n",
      "  tma_dsb\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to DSB (decoded uop cache) fetch pipeline]\n",
      "  tma_lsd\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to LSD (Loop Stream Detector) unit]\n",
      "  tma_mite\n",
      "       [This metric represents Core fraction of cycles in which CPU was likely\n",
      "        limited due to the MITE pipeline (the legacy decode pipeline)]\n",
      "\n",
      "tma_fetch_latency_group: [Metrics contributing to tma_fetch_latency category]\n",
      "  tma_branch_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_icache_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        instruction cache misses]\n",
      "  tma_itlb_misses\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Instruction TLB (ITLB) misses]\n",
      "  tma_lcp\n",
      "       [This metric represents fraction of cycles CPU was stalled due to Length\n",
      "        Changing Prefixes (LCPs)]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "\n",
      "tma_fp_arith_group: [Metrics contributing to tma_fp_arith category]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_x87_use\n",
      "       [This metric serves as an approximation of legacy x87 usage]\n",
      "\n",
      "tma_fp_vector_group: [Metrics contributing to tma_fp_vector category]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "\n",
      "tma_frontend_bound_group: [Metrics contributing to tma_frontend_bound category]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_fetch_latency\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend latency issues]\n",
      "  tma_ifetch_bandwidth\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend bandwidth restrictions due to decode,predecode,cisc,and\n",
      "        other limitations]\n",
      "  tma_ifetch_latency\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to frontend latency restrictions due to icache misses,itlb misses,\n",
      "        branch detection,and resteer limitations]\n",
      "\n",
      "tma_heavy_operations_group: [Metrics contributing to tma_heavy_operations category]\n",
      "  tma_few_uops_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        instructions that that are decoder into two or up to ([SNB+] four;\n",
      "        [ADL+] five) uops]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "\n",
      "tma_ifetch_bandwidth_group: [Metrics contributing to tma_ifetch_bandwidth category]\n",
      "  tma_cisc\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to the microcode sequencer (MS)]\n",
      "  tma_decode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to decode stalls]\n",
      "  tma_other_fb\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to other common frontend stalls not categorized]\n",
      "  tma_predecode\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to wrong predecodes]\n",
      "\n",
      "tma_ifetch_latency_group: [Metrics contributing to tma_ifetch_latency category]\n",
      "  tma_branch_detect\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BACLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        prediction or lack thereof,was corrected by a later branch predictor in\n",
      "        the frontend]\n",
      "  tma_branch_resteer\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to BTCLEARS,which occurs when the Branch Target Buffer (BTB)\n",
      "        predicts a taken branch]\n",
      "  tma_icache_misses\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to instruction cache misses]\n",
      "  tma_itlb_misses\n",
      "       [Counts the number of issue slots that were not delivered by the frontend\n",
      "        due to Instruction Table Lookaside Buffer (ITLB) misses]\n",
      "\n",
      "tma_info_bottleneck_%_dtlb_miss_bound_cycles:\n",
      "  tma_info_bottleneck_%_dtlb_miss_bound_cycles\n",
      "       [Percentage of time that retirement is stalled due to a first level data\n",
      "        TLB miss]\n",
      "\n",
      "tma_info_br_inst_mix_ipbranch:\n",
      "  tma_info_br_inst_mix_ipbranch\n",
      "       [Instructions per Branch (lower number means higher occurrence rate)]\n",
      "\n",
      "tma_info_br_inst_mix_ipcall:\n",
      "  tma_info_br_inst_mix_ipcall\n",
      "       [Instruction per (near) call (lower number means higher occurrence rate)]\n",
      "\n",
      "tma_info_br_inst_mix_ipfarbranch:\n",
      "  tma_info_br_inst_mix_ipfarbranch\n",
      "       [Instructions per Far Branch ( Far Branches apply upon transition from\n",
      "        application to operating system,handling interrupts,exceptions) [lower\n",
      "        number means higher occurrence rate]]\n",
      "\n",
      "tma_info_br_inst_mix_ipmisp_cond_ntaken:\n",
      "  tma_info_br_inst_mix_ipmisp_cond_ntaken\n",
      "       [Instructions per retired conditional Branch Misprediction where the\n",
      "        branch was not taken]\n",
      "\n",
      "tma_info_br_inst_mix_ipmisp_cond_taken:\n",
      "  tma_info_br_inst_mix_ipmisp_cond_taken\n",
      "       [Instructions per retired conditional Branch Misprediction where the\n",
      "        branch was taken]\n",
      "\n",
      "tma_info_br_inst_mix_ipmisp_indirect:\n",
      "  tma_info_br_inst_mix_ipmisp_indirect\n",
      "       [Instructions per retired indirect call or jump Branch Misprediction]\n",
      "\n",
      "tma_info_br_inst_mix_ipmisp_ret:\n",
      "  tma_info_br_inst_mix_ipmisp_ret\n",
      "       [Instructions per retired return Branch Misprediction]\n",
      "\n",
      "tma_info_br_inst_mix_ipmispredict:\n",
      "  tma_info_br_inst_mix_ipmispredict\n",
      "       [Instructions per retired Branch Misprediction]\n",
      "\n",
      "tma_info_br_mispredict_bound_branch_mispredict_ratio:\n",
      "  tma_info_br_mispredict_bound_branch_mispredict_ratio\n",
      "       [Ratio of all branches which mispredict]\n",
      "\n",
      "tma_info_br_mispredict_bound_branch_mispredict_to_unknown_branch_ratio:\n",
      "  tma_info_br_mispredict_bound_branch_mispredict_to_unknown_branch_ratio\n",
      "       [Ratio between Mispredicted branches and unknown branches]\n",
      "\n",
      "tma_info_buffer_stalls_%_load_buffer_stall_cycles:\n",
      "  tma_info_buffer_stalls_%_load_buffer_stall_cycles\n",
      "       [Percentage of time that allocation is stalled due to load buffer full]\n",
      "\n",
      "tma_info_buffer_stalls_%_mem_rsv_stall_cycles:\n",
      "  tma_info_buffer_stalls_%_mem_rsv_stall_cycles\n",
      "       [Percentage of time that allocation is stalled due to memory reservation\n",
      "        stations full]\n",
      "\n",
      "tma_info_buffer_stalls_%_store_buffer_stall_cycles:\n",
      "  tma_info_buffer_stalls_%_store_buffer_stall_cycles\n",
      "       [Percentage of time that allocation is stalled due to store buffer full]\n",
      "\n",
      "tma_info_core_cpi:\n",
      "  tma_info_core_cpi\n",
      "       [Cycles Per Instruction]\n",
      "\n",
      "tma_info_core_ipc:\n",
      "  tma_info_core_ipc\n",
      "       [Instructions Per Cycle]\n",
      "\n",
      "tma_info_core_upi:\n",
      "  tma_info_core_upi\n",
      "       [Uops Per Instruction]\n",
      "\n",
      "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l2hit:\n",
      "  tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l2hit\n",
      "       [Percentage of ifetch miss bound stalls,where the ifetch miss hits in the\n",
      "        L2]\n",
      "\n",
      "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3hit:\n",
      "  tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3hit\n",
      "       [Percentage of ifetch miss bound stalls,where the ifetch miss hits in the\n",
      "        L3]\n",
      "\n",
      "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3miss:\n",
      "  tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3miss\n",
      "       [Percentage of ifetch miss bound stalls,where the ifetch miss\n",
      "        subsequently misses in the L3]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_disamb_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_disamb_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to memory disambiguation]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_fp_assist_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_fp_assist_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to floating point assists]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_monuke_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_monuke_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to memory ordering]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_mrn_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_mrn_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to memory renaming]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_page_fault_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_page_fault_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to page faults]\n",
      "\n",
      "tma_info_machine_clear_bound_machine_clears_smc_pki:\n",
      "  tma_info_machine_clear_bound_machine_clears_smc_pki\n",
      "       [Counts the number of machine clears relative to thousands of\n",
      "        instructions retired,due to self-modifying code]\n",
      "\n",
      "tma_info_mem_exec_blocks_%_loads_with_adressaliasing:\n",
      "  tma_info_mem_exec_blocks_%_loads_with_adressaliasing\n",
      "       [Percentage of total non-speculative loads with an address aliasing block]\n",
      "\n",
      "tma_info_mem_exec_blocks_%_loads_with_storefwdblk:\n",
      "  tma_info_mem_exec_blocks_%_loads_with_storefwdblk\n",
      "       [Percentage of total non-speculative loads with a store forward or\n",
      "        unknown store address block]\n",
      "\n",
      "tma_info_mem_exec_bound_%_loadhead_with_l1miss:\n",
      "  tma_info_mem_exec_bound_%_loadhead_with_l1miss\n",
      "       [Percentage of Memory Execution Bound due to a first level data cache\n",
      "        miss]\n",
      "\n",
      "tma_info_mem_exec_bound_%_loadhead_with_otherpipelineblks:\n",
      "  tma_info_mem_exec_bound_%_loadhead_with_otherpipelineblks\n",
      "       [Percentage of Memory Execution Bound due to other block cases,such as\n",
      "        pipeline conflicts,fences,etc]\n",
      "\n",
      "tma_info_mem_exec_bound_%_loadhead_with_pagewalk:\n",
      "  tma_info_mem_exec_bound_%_loadhead_with_pagewalk\n",
      "       [Percentage of Memory Execution Bound due to a pagewalk]\n",
      "\n",
      "tma_info_mem_exec_bound_%_loadhead_with_stlbhit:\n",
      "  tma_info_mem_exec_bound_%_loadhead_with_stlbhit\n",
      "       [Percentage of Memory Execution Bound due to a second level TLB miss]\n",
      "\n",
      "tma_info_mem_exec_bound_%_loadhead_with_storefwding:\n",
      "  tma_info_mem_exec_bound_%_loadhead_with_storefwding\n",
      "       [Percentage of Memory Execution Bound due to a store forward address\n",
      "        match]\n",
      "\n",
      "tma_info_mem_mix_ipload:\n",
      "  tma_info_mem_mix_ipload\n",
      "       [Instructions per Load]\n",
      "\n",
      "tma_info_mem_mix_ipstore:\n",
      "  tma_info_mem_mix_ipstore\n",
      "       [Instructions per Store]\n",
      "\n",
      "tma_info_mem_mix_load_locks_ratio:\n",
      "  tma_info_mem_mix_load_locks_ratio\n",
      "       [Percentage of total non-speculative loads that perform one or more locks]\n",
      "\n",
      "tma_info_mem_mix_load_splits_ratio:\n",
      "  tma_info_mem_mix_load_splits_ratio\n",
      "       [Percentage of total non-speculative loads that are splits]\n",
      "\n",
      "tma_info_mem_mix_memload_ratio:\n",
      "  tma_info_mem_mix_memload_ratio\n",
      "       [Ratio of mem load uops to all uops]\n",
      "\n",
      "tma_info_serialization _%_tpause_cycles:\n",
      "  tma_info_serialization _%_tpause_cycles\n",
      "       [Percentage of time that the core is stalled due to a TPAUSE or UMWAIT\n",
      "        instruction]\n",
      "\n",
      "tma_info_system_cpu_utilization:\n",
      "  tma_info_system_cpu_utilization\n",
      "       [Average CPU Utilization]\n",
      "\n",
      "tma_info_uop_mix_fpdiv_uop_ratio:\n",
      "  tma_info_uop_mix_fpdiv_uop_ratio\n",
      "       [Percentage of all uops which are FPDiv uops]\n",
      "\n",
      "tma_info_uop_mix_idiv_uop_ratio:\n",
      "  tma_info_uop_mix_idiv_uop_ratio\n",
      "       [Percentage of all uops which are IDiv uops]\n",
      "\n",
      "tma_info_uop_mix_microcode_uop_ratio:\n",
      "  tma_info_uop_mix_microcode_uop_ratio\n",
      "       [Percentage of all uops which are microcode ops]\n",
      "\n",
      "tma_info_uop_mix_x87_uop_ratio:\n",
      "  tma_info_uop_mix_x87_uop_ratio\n",
      "       [Percentage of all uops which are x87 uops]\n",
      "\n",
      "tma_int_operations_group: [Metrics contributing to tma_int_operations category]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "\n",
      "tma_issue2P: [Metrics related by the issue $issue2P]\n",
      "  tma_fp_scalar\n",
      "       [This metric approximates arithmetic floating-point (FP) scalar uops\n",
      "        fraction the CPU has retired]\n",
      "  tma_fp_vector\n",
      "       [This metric approximates arithmetic floating-point (FP) vector uops\n",
      "        fraction the CPU has retired aggregated across all vector widths]\n",
      "  tma_fp_vector_128b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 128-bit wide vectors]\n",
      "  tma_fp_vector_256b\n",
      "       [This metric approximates arithmetic FP vector uops fraction the CPU has\n",
      "        retired for 256-bit wide vectors]\n",
      "  tma_int_vector_128b\n",
      "       [This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_int_vector_256b\n",
      "       [This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI\n",
      "        (Vector Neural Network Instructions) uops fraction the CPU has retired]\n",
      "  tma_port_0\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)]\n",
      "  tma_port_1\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 1 (ALU)]\n",
      "  tma_port_6\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port 6 ([HSW+] Primary Branch and simple ALU)]\n",
      "  tma_ports_utilized_2\n",
      "       [This metric represents fraction of cycles CPU executed total of 2 uops\n",
      "        per cycle on all execution ports (Logical Processor cycles since ICL,\n",
      "        Physical Core cycles otherwise)]\n",
      "\n",
      "tma_issueBM: [Metrics related by the issue $issueBM]\n",
      "  tma_branch_mispredicts\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Branch Misprediction]\n",
      "  tma_info_bad_spec_branch_misprediction_cost\n",
      "       [Branch Misprediction Cost: Fraction of TMA slots wasted per\n",
      "        non-speculative branch misprediction (retired JEClear)]\n",
      "  tma_info_bottleneck_mispredictions\n",
      "       [Total pipeline cost of Branch Misprediction related bottlenecks]\n",
      "  tma_mispredicts_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Branch Misprediction at execution stage]\n",
      "\n",
      "tma_issueBW: [Metrics related by the issue $issueBW]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_info_bottleneck_cache_memory_bandwidth\n",
      "       [Total pipeline cost of external Memory- or Cache-Bandwidth related\n",
      "        bottlenecks]\n",
      "  tma_info_system_dram_bw_use\n",
      "       [Average external Memory Bandwidth Use for reads and writes [GB / sec]]\n",
      "  tma_mem_bandwidth\n",
      "       [This metric estimates fraction of cycles where the core's performance\n",
      "        was likely hurt due to approaching bandwidth limits of external memory -\n",
      "        DRAM ([SPR-HBM] and/or HBM)]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "\n",
      "tma_issueComp: [Metrics related by the issue $issueComp]\n",
      "  tma_info_bottleneck_compute_bound_est\n",
      "       [Total pipeline cost when the execution is compute-bound - an estimation]\n",
      "\n",
      "tma_issueD0: [Metrics related by the issue $issueD0]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "  tma_few_uops_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        instructions that that are decoder into two or up to ([SNB+] four;\n",
      "        [ADL+] five) uops]\n",
      "\n",
      "tma_issueFB: [Metrics related by the issue $issueFB]\n",
      "  tma_dsb_switches\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        switches from DSB to MITE pipelines]\n",
      "  tma_fetch_bandwidth\n",
      "       [This metric represents fraction of slots the CPU was stalled due to\n",
      "        Frontend bandwidth issues]\n",
      "  tma_info_botlnk_l2_dsb_bandwidth\n",
      "       [Total pipeline cost of DSB (uop cache) hits - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_botlnk_l2_dsb_misses\n",
      "       [Total pipeline cost of DSB (uop cache) misses - subset of the\n",
      "        Instruction_Fetch_BW Bottleneck]\n",
      "  tma_info_frontend_dsb_coverage\n",
      "       [Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)]\n",
      "  tma_info_inst_mix_iptb\n",
      "       [Instructions per taken branch]\n",
      "  tma_lcp\n",
      "       [This metric represents fraction of cycles CPU was stalled due to Length\n",
      "        Changing Prefixes (LCPs)]\n",
      "\n",
      "tma_issueFL: [Metrics related by the issue $issueFL]\n",
      "  tma_info_botlnk_l2_ic_misses\n",
      "       [Total pipeline cost of Instruction Cache misses - subset of the Big_Code\n",
      "        Bottleneck]\n",
      "\n",
      "tma_issueL1: [Metrics related by the issue $issueL1]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_ports_utilized_1\n",
      "       [This metric represents fraction of cycles where the CPU executed total\n",
      "        of 1 uop per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "\n",
      "tma_issueLat: [Metrics related by the issue $issueLat]\n",
      "  tma_info_bottleneck_cache_memory_latency\n",
      "       [Total pipeline cost of external Memory- or Cache-Latency related\n",
      "        bottlenecks]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_mem_latency\n",
      "       [This metric estimates fraction of cycles where the performance was\n",
      "        likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or\n",
      "        HBM)]\n",
      "\n",
      "tma_issueMC: [Metrics related by the issue $issueMC]\n",
      "  tma_clears_resteers\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        Branch Resteers as a result of Machine Clears]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "\n",
      "tma_issueMS: [Metrics related by the issue $issueMS]\n",
      "  tma_info_bottleneck_irregular_overhead\n",
      "       [Total pipeline cost of irregular execution (e.g]\n",
      "  tma_microcode_sequencer\n",
      "       [This metric represents fraction of slots the CPU was retiring uops\n",
      "        fetched by the Microcode Sequencer (MS) unit]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "\n",
      "tma_issueMV: [Metrics related by the issue $issueMV]\n",
      "  tma_mixing_vectors\n",
      "       [This metric estimates penalty in terms of percentage of([SKL+] injected\n",
      "        blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles)]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "\n",
      "tma_issueRFO: [Metrics related by the issue $issueRFO]\n",
      "  tma_lock_latency\n",
      "       [This metric represents fraction of cycles the CPU spent handling cache\n",
      "        misses due to lock operations]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "\n",
      "tma_issueSL: [Metrics related by the issue $issueSL]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "\n",
      "tma_issueSO: [Metrics related by the issue $issueSO]\n",
      "  tma_ms_switches\n",
      "       [This metric estimates the fraction of cycles when the CPU was stalled\n",
      "        due to switches of uop delivery to the Microcode Sequencer (MS)]\n",
      "  tma_serializing_operation\n",
      "       [This metric represents fraction of cycles the CPU issue-pipeline was\n",
      "        stalled due to serializing operations]\n",
      "\n",
      "tma_issueSmSt: [Metrics related by the issue $issueSmSt]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "\n",
      "tma_issueSpSt: [Metrics related by the issue $issueSpSt]\n",
      "  tma_split_stores\n",
      "       [This metric represents rate of split store accesses]\n",
      "\n",
      "tma_issueSyncxn: [Metrics related by the issue $issueSyncxn]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_machine_clears\n",
      "       [This metric represents fraction of slots the CPU has wasted due to\n",
      "        Machine Clears]\n",
      "\n",
      "tma_issueTLB: [Metrics related by the issue $issueTLB]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_info_bottleneck_memory_data_tlbs\n",
      "       [Total pipeline cost of Memory Address Translation related bottlenecks\n",
      "        (data-side TLBs)]\n",
      "  tma_info_bottleneck_memory_synchronization\n",
      "       [Total pipeline cost of Memory Synchronization related bottlenecks (data\n",
      "        transfers and coherency updates across processors)]\n",
      "\n",
      "tma_l1_bound_group: [Metrics contributing to tma_l1_bound category]\n",
      "  tma_dtlb_load\n",
      "       [This metric roughly estimates the fraction of cycles where the Data TLB\n",
      "        (DTLB) was missed by load accesses]\n",
      "  tma_fb_full\n",
      "       [This metric does a *rough estimation* of how often L1D Fill Buffer\n",
      "        unavailability limited additional L1D miss memory access requests to\n",
      "        proceed]\n",
      "  tma_l1_hit_latency\n",
      "       [This metric roughly estimates fraction of cycles with demand load\n",
      "        accesses that hit the L1 cache]\n",
      "  tma_lock_latency\n",
      "       [This metric represents fraction of cycles the CPU spent handling cache\n",
      "        misses due to lock operations]\n",
      "  tma_split_loads\n",
      "       [This metric estimates fraction of cycles handling memory load split\n",
      "        accesses - load that cross 64-byte cache line boundary]\n",
      "  tma_store_fwd_blk\n",
      "       [This metric roughly estimates fraction of cycles when the memory\n",
      "        subsystem had loads blocked since they could not forward data from\n",
      "        earlier (in program order) overlapping stores]\n",
      "\n",
      "tma_l3_bound_group: [Metrics contributing to tma_l3_bound category]\n",
      "  tma_contested_accesses\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to contested accesses]\n",
      "  tma_data_sharing\n",
      "       [This metric estimates fraction of cycles while the memory subsystem was\n",
      "        handling synchronizations due to data-sharing accesses]\n",
      "  tma_l3_hit_latency\n",
      "       [This metric estimates fraction of cycles with demand load accesses that\n",
      "        hit the L3 cache under unloaded scenarios (possibly L3 latency limited)]\n",
      "  tma_sq_full\n",
      "       [This metric measures fraction of cycles where the Super Queue (SQ) was\n",
      "        full taking into account all request-types and both hardware SMT threads\n",
      "        (Logical Processors)]\n",
      "\n",
      "tma_light_operations_group: [Metrics contributing to tma_light_operations category]\n",
      "  tma_fp_arith\n",
      "       [This metric represents overall arithmetic floating-point (FP) operations\n",
      "        fraction the CPU has executed (retired)]\n",
      "  tma_fused_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        fused instructions -- where one uop can represent multiple contiguous\n",
      "        instructions]\n",
      "  tma_int_operations\n",
      "       [This metric represents overall Integer (Int) select operations fraction\n",
      "        the CPU has executed (retired)]\n",
      "  tma_memory_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        memory operations -- uops for memory load or store accesses]\n",
      "  tma_non_fused_branches\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        branch instructions that were not fused]\n",
      "  tma_other_light_ops\n",
      "       [This metric represents the remaining light uops fraction the CPU has\n",
      "        executed - remaining means not covered by other sibling nodes]\n",
      "\n",
      "tma_machine_clears_group: [Metrics contributing to tma_machine_clears category]\n",
      "  tma_fast_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that does not require the use of microcode,\n",
      "        classified as a fast nuke,due to memory ordering,memory disambiguation\n",
      "        and memory renaming]\n",
      "  tma_nuke\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to a machine clear that requires the use of microcode (slow nuke)]\n",
      "  tma_other_nukes\n",
      "       [This metric represents fraction of slots the CPU has wasted due to Nukes\n",
      "        (Machine Clears) not related to memory ordering]\n",
      "\n",
      "tma_memory_bound_group: [Metrics contributing to tma_memory_bound category]\n",
      "  tma_dram_bound\n",
      "       [This metric estimates how often the CPU was stalled on accesses to\n",
      "        external memory (DRAM) by loads]\n",
      "  tma_l1_bound\n",
      "       [This metric estimates how often the CPU was stalled without loads\n",
      "        missing the L1 data cache]\n",
      "  tma_l2_bound\n",
      "       [This metric estimates how often the CPU was stalled due to L2 cache\n",
      "        accesses by loads]\n",
      "  tma_l3_bound\n",
      "       [This metric estimates how often the CPU was stalled due to loads\n",
      "        accesses to L3 cache or contended with a sibling Core]\n",
      "  tma_store_bound\n",
      "       [This metric estimates how often CPU was stalled due to RFO store memory\n",
      "        accesses; RFO store issue a read-for-ownership request before the write]\n",
      "\n",
      "tma_microcode_sequencer_group: [Metrics contributing to tma_microcode_sequencer category]\n",
      "  tma_assists\n",
      "       [This metric estimates fraction of slots the CPU retired uops delivered\n",
      "        by the Microcode_Sequencer as a result of Assists]\n",
      "  tma_cisc\n",
      "       [This metric estimates fraction of cycles the CPU retired uops originated\n",
      "        from CISC (complex instruction set computer) instruction]\n",
      "\n",
      "tma_mite_group: [Metrics contributing to tma_mite category]\n",
      "  tma_decoder0_alone\n",
      "       [This metric represents fraction of cycles where decoder-0 was the only\n",
      "        active decoder]\n",
      "\n",
      "tma_other_light_ops_group: [Metrics contributing to tma_other_light_ops category]\n",
      "  tma_nop_instructions\n",
      "       [This metric represents fraction of slots where the CPU was retiring NOP\n",
      "        (no op) instructions]\n",
      "  tma_shuffles_256b\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        Shuffle operations of 256-bit vector size (FP or Integer)]\n",
      "\n",
      "tma_ports_utilization_group: [Metrics contributing to tma_ports_utilization category]\n",
      "  tma_ports_utilized_0\n",
      "       [This metric represents fraction of cycles CPU executed no uops on any\n",
      "        execution port (Logical Processor cycles since ICL,Physical Core cycles\n",
      "        otherwise)]\n",
      "  tma_ports_utilized_1\n",
      "       [This metric represents fraction of cycles where the CPU executed total\n",
      "        of 1 uop per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_2\n",
      "       [This metric represents fraction of cycles CPU executed total of 2 uops\n",
      "        per cycle on all execution ports (Logical Processor cycles since ICL,\n",
      "        Physical Core cycles otherwise)]\n",
      "  tma_ports_utilized_3m\n",
      "       [This metric represents fraction of cycles CPU executed total of 3 or\n",
      "        more uops per cycle on all execution ports (Logical Processor cycles\n",
      "        since ICL,Physical Core cycles otherwise)]\n",
      "\n",
      "tma_ports_utilized_0_group: [Metrics contributing to tma_ports_utilized_0 category]\n",
      "  tma_mixing_vectors\n",
      "       [This metric estimates penalty in terms of percentage of([SKL+] injected\n",
      "        blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles)]\n",
      "\n",
      "tma_ports_utilized_3m_group: [Metrics contributing to tma_ports_utilized_3m category]\n",
      "  tma_alu_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution ports for ALU operations]\n",
      "  tma_load_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Load operations]\n",
      "  tma_store_op_utilization\n",
      "       [This metric represents Core fraction of cycles CPU dispatched uops on\n",
      "        execution port for Store operations]\n",
      "\n",
      "tma_resource_bound_group: [Metrics contributing to tma_resource_bound category]\n",
      "  tma_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to memory reservation stalls in which a scheduler is not able to\n",
      "        accept uops]\n",
      "  tma_non_mem_scheduler\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to IEC or FPC RAT stalls,which can be due to FIQ or IEC reservation\n",
      "        stalls in which the integer,floating point or SIMD scheduler is not able\n",
      "        to accept uops]\n",
      "  tma_register\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the physical register file unable to accept an entry (marble\n",
      "        stalls)]\n",
      "  tma_reorder_buffer\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to the reorder buffer being full (ROB stalls)]\n",
      "  tma_serialization\n",
      "       [Counts the number of issue slots that were not consumed by the backend\n",
      "        due to scoreboards from the instruction queue (IQ),jump execution unit\n",
      "        (JEU),or microcode sequencer (MS)]\n",
      "\n",
      "tma_retiring_group: [Metrics contributing to tma_retiring category]\n",
      "  tma_heavy_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        heavy-weight operations -- instructions that require two or more uops or\n",
      "        micro-coded sequences]\n",
      "  tma_light_operations\n",
      "       [This metric represents fraction of slots where the CPU was retiring\n",
      "        light-weight operations -- instructions that require no more than one\n",
      "        uop (micro-operation)]\n",
      "\n",
      "tma_serializing_operation_group: [Metrics contributing to tma_serializing_operation category]\n",
      "  tma_c01_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.1 power-performance optimized state (Faster wakeup time;\n",
      "        Smaller power savings)]\n",
      "  tma_c02_wait\n",
      "       [This metric represents fraction of cycles the CPU was stalled due\n",
      "        staying in C0.2 power-performance optimized state (Slower wakeup time;\n",
      "        Larger power savings)]\n",
      "  tma_memory_fence\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        LFENCE Instructions]\n",
      "  tma_slow_pause\n",
      "       [This metric represents fraction of cycles the CPU was stalled due to\n",
      "        PAUSE Instructions]\n",
      "\n",
      "tma_store_bound_group: [Metrics contributing to tma_store_bound category]\n",
      "  tma_dtlb_store\n",
      "       [This metric roughly estimates the fraction of cycles spent handling\n",
      "        first-level data TLB store misses]\n",
      "  tma_false_sharing\n",
      "       [This metric roughly estimates how often CPU was handling\n",
      "        synchronizations due to False Sharing]\n",
      "  tma_split_stores\n",
      "       [This metric represents rate of split store accesses]\n",
      "  tma_store_latency\n",
      "       [This metric estimates fraction of cycles the CPU spent handling L1D\n",
      "        store misses]\n",
      "  tma_streaming_stores\n",
      "       [This metric estimates how often CPU was stalled due to Streaming store\n",
      "        memory accesses; Streaming store optimize out a read request required by\n",
      "        RFO stores]\n",
      "\n",
      "transaction:\n",
      "  tsx_aborted_cycles\n",
      "       [Percentage of cycles in aborted transactions]\n",
      "  tsx_cycles_per_elision\n",
      "       [Number of cycles within a transaction divided by the number of elisions]\n",
      "  tsx_cycles_per_transaction\n",
      "       [Number of cycles within a transaction divided by the number of\n",
      "        transactions]\n",
      "  tsx_transactional_cycles\n",
      "       [Percentage of cycles within a transaction region]\n"
     ]
    }
   ],
   "source": [
    "!perf list"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Examine the output of the following in a terminal:\n",
    "\n",
    "* `perf top`\n",
    "* `perf top -z`\n",
    "* `perf top -e cache-misses`\n",
    "* `perf top -e cache-misses,cycles`\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting tmp/transpose.c\n"
     ]
    }
   ],
   "source": [
    "%%writefile tmp/transpose.c\n",
    "\n",
    "#include <stdio.h>\n",
    "#include <stdlib.h>\n",
    " \n",
    "int main()\n",
    "{\n",
    "    const int m = 1024;\n",
    "    const int n = 1024;\n",
    "    int *matrix = malloc(sizeof(int) * m * n);\n",
    "    int *transpose = malloc(sizeof(int) * m * n);\n",
    "    \n",
    "    for (int c = 0; c < m; c++)\n",
    "       for(int d = 0; d < n; d++)\n",
    "          matrix[c*m + d] = c+d;\n",
    "\n",
    "    for (int i = 0; i < 300; ++i)\n",
    "        for (int c = 0; c < m; c++)\n",
    "           for(int d = 0 ; d < n ; d++)\n",
    "              transpose[d*n + c] = matrix[c*m + d];\n",
    " \n",
    "    printf(\"Transpose of the matrix:\\n\");\n",
    " \n",
    "    int sum = 0;\n",
    "    for (int c = 0; c < n; c++)\n",
    "       for (int d = 0; d < m; d++)\n",
    "          sum += transpose[d*n + c];\n",
    "    printf(\"sum: %d\\n\", sum);\n",
    "\n",
    "    return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Transpose of the matrix:\n",
      "sum: 1072693248\n",
      "\n",
      "real\t0m1,016s\n",
      "user\t0m1,012s\n",
      "sys\t0m0,004s\n"
     ]
    }
   ],
   "source": [
    "!(cd tmp; gcc transpose.c -O3 -o transpose)\n",
    "!bash -c \"time ./tmp/transpose\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Transpose of the matrix:\n",
      "sum: 1072693248\n",
      "[ perf record: Woken up 2 times to write data ]\n",
      "[ perf record: Captured and wrote 0,427 MB perf.data (8461 samples) ]\n"
     ]
    }
   ],
   "source": [
    "!perf record -e cycles,instructions ./tmp/transpose"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "* Examine `perf report` in the terminal.\n",
    "* Now retry, this time building with `-g` instead of `-O3`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing tmp/matvec.py\n"
     ]
    }
   ],
   "source": [
    "%%writefile tmp/matvec.py\n",
    "\n",
    "import numpy as np\n",
    "\n",
    "n = 4096\n",
    "A = np.random.randn(n, n)\n",
    "b = np.random.randn(n)\n",
    "\n",
    "for i in range(10):\n",
    "    A @ b"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ perf record: Woken up 1 times to write data ]\n",
      "[ perf record: Captured and wrote 0,112 MB perf.data (1501 samples) ]\n"
     ]
    }
   ],
   "source": [
    "!OPENBLAS_NUM_THREADS=1 perf record python tmp/matvec.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting tmp/matmat.py\n"
     ]
    }
   ],
   "source": [
    "%%writefile tmp/matmat.py\n",
    "\n",
    "import numpy as np\n",
    "\n",
    "n = 2048\n",
    "A = np.random.randn(n, n)\n",
    "B = np.random.randn(n, n)\n",
    "\n",
    "for i in range(20):\n",
    "    A @ B"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ perf record: Woken up 4 times to write data ]\n",
      "[ perf record: Captured and wrote 1,377 MB perf.data (29133 samples) ]\n"
     ]
    }
   ],
   "source": [
    "!OPENBLAS_NUM_THREADS=1 perf record python tmp/matmat.py"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Run in shell separately:\n",
    "```\n",
    "perf record \\\n",
    "  -e cycles,L1-dcache-load-misses \\\n",
    "  -e fp_arith_inst_retired.256b_packed_double \\\n",
    "  -c 10 \\\n",
    "  python tmp/matvec.py\n",
    "```\n",
    "\n",
    "* Also try `-c 100`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Look at:\n",
    "\n",
    "* `perf help`\n",
    "* `perf help record`\n",
    "\n",
    "Aspects to mention:\n",
    "\n",
    "* Measuring parts of a program?\n",
    "* Granularity for ratios?\n",
    "* Scope of collection\n",
    "* Call graph collection (`-g`)\n",
    "* Precise events"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Using pmu-tools / toplev"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This uses `toplev.py` from Andi Kleen's [pmu-tools](https://github.com/andikleen/pmu-tools).\n",
    "\n",
    "* Try the command below for a few different levels.\n",
    "* Try the command below for the matvec and the matmat."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Consider disabling nmi watchdog to minimize multiplexing\n",
      "(echo 0 | sudo tee /proc/sys/kernel/nmi_watchdog or\n",
      " echo kernel.nmi_watchdog=0 >> /etc/sysctl.conf ; sysctl -p as root)\n",
      "BR_MISP_RETIRED.COND_NTAKEN_COST event not found for cpu_core\n",
      "BR_MISP_RETIRED.COND_TAKEN_COST event not found for cpu_core\n",
      "BR_MISP_RETIRED.INDIRECT_CALL_COST event not found for cpu_core\n",
      "BR_MISP_RETIRED.INDIRECT_COST event not found for cpu_core\n",
      "BR_MISP_RETIRED.RET_COST event not found for cpu_core\n",
      "MEM_INST_RETIRED.STLB_HIT_LOADS event not found for cpu_core\n",
      "MEM_INST_RETIRED.STLB_HIT_STORES event not found for cpu_core\n",
      "TOPDOWN_FE_BOUND.ALL_P event not found for cpu_atom\n",
      "TOPDOWN_FE_BOUND.ITLB_MISS event not found for cpu_atom\n",
      "TOPDOWN_BAD_SPECULATION.ALL_P event not found for cpu_atom\n",
      "TOPDOWN_BE_BOUND.ALL_P event not found for cpu_atom\n",
      "TOPDOWN_RETIRING.ALL_P event not found for cpu_atom\n",
      "14 events not counted\n",
      "# 5.01-full-perf, 4 on 13th Gen Intel(R) Core(TM) i7-1365U [mtl]\n",
      "core BE               Backend_Bound                                                 % Slots                       44.9   [ 8.0%]\n",
      "core BE/Core          Backend_Bound.Core_Bound                                      % Slots                       31.8   [ 8.0%]\n",
      "core RET              Retiring.Light_Operations.FP_Arith.FP_Scalar                  % Uops                         0.2   [ 4.0%]\n",
      "core RET              Retiring.Light_Operations.Int_Operations.Int_Vector_128b      % Uops                         0.0   [ 4.0%]\n",
      "core RET              Retiring.Light_Operations.Int_Operations.Int_Vector_256b      % Uops                         0.0   [ 4.0%]\n",
      "core BE/Core          Backend_Bound.Core_Bound.Ports_Utilization                    % Clocks                      19.6   [ 4.0%]\n",
      "core BE/Core          Backend_Bound.Core_Bound.Ports_Utilization.Ports_Utilized_2   % Clocks                      25.1   [ 4.0%]\n",
      "\tThis metric represents fraction of cycles CPU executed total\n",
      "\tof 2 uops per cycle on all execution ports (Logical\n",
      "\tProcessor cycles since ICL, Physical Core cycles otherwise)...\n",
      "\tSampling events:  exe_activity.2_ports_util\n",
      "core BE/Core          Backend_Bound.Core_Bound.Ports_Utilization.Ports_Utilized_3m  % Clocks                      57.5   [ 4.0%]<==\n",
      "\tThis metric represents fraction of cycles CPU executed total\n",
      "\tof 3 or more uops per cycle on all execution ports (Logical\n",
      "\tProcessor cycles since ICL, Physical Core cycles otherwise)...\n",
      "\tSampling events:  uops_executed.cycles_ge_3\n",
      "No node for atom crossed threshold\n",
      "Run toplev --describe Ports_Utilized_3m^ to get more information on bottleneck for core\n",
      "Some events not found. Consider running event_download to update event lists\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Mismeasured (out of bound values):FP_Arith FP_Vector\n",
      "13 nodes had zero counts: Branch_Detect Branch_Resteer Cisc Decode Fast_Nuke Mem_Scheduler Non_Mem_Scheduler Nuke Other_FB Predecode Register Reorder_Buffer Serialization\n",
      "Add --run-sample to find locations\n",
      "Add --nodes '!+Ports_Utilized_3m*/5,+MUX' for breakdown.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "\n",
    "OPENBLAS_NUM_THREADS=1 python ~/pack/pmu-tools/toplev.py -l4 python tmp/matmat.py"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Using LIKWID"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Uses [pylikwid](https://github.com/RRZE-HPC/pylikwid), a wrapper around [likwid](https://github.com/RRZE-HPC/likwid), which offers an analogous [C API](https://github.com/RRZE-HPC/likwid/wiki/likwid-perfctr)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This architecture has 39 counters.\n",
      "Counter tags(name, type<, options>):\n",
      "BBOX0C1, Home Agent box 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "BBOX0C2, Home Agent box 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "BBOX0C3, Home Agent box 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "BBOX1C1, Home Agent box 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "BBOX1C2, Home Agent box 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "BBOX1C3, Home Agent box 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX2C1, Memory Controller 0 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX2C2, Memory Controller 0 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX2C3, Memory Controller 0 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX2FIX, Memory Controller 0 Channel 2 Fixed Counter, INVERT\n",
      "MBOX3C1, Memory Controller 0 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX3C2, Memory Controller 0 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX3C3, Memory Controller 0 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX3FIX, Memory Controller 0 Channel 3 Fixed Counter, INVERT\n",
      "MBOX6C1, Memory Controller 1 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX6C2, Memory Controller 1 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX6C3, Memory Controller 1 Channel 2, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX6FIX, Memory Controller 1 Channel 2 Fixed Counter, INVERT\n",
      "MBOX7C1, Memory Controller 1 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX7C2, Memory Controller 1 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX7C3, Memory Controller 1 Channel 3, EDGEDETECT|THRESHOLD|INVERT\n",
      "MBOX7FIX, Memory Controller 1 Channel 3 Fixed Counter, INVERT\n",
      "PBOX1, Physical Layer box, EDGEDETECT|THRESHOLD|INVERT\n",
      "PBOX2, Physical Layer box, EDGEDETECT|THRESHOLD|INVERT\n",
      "PBOX3, Physical Layer box, EDGEDETECT|THRESHOLD|INVERT\n",
      "RBOX0C1, Routing box 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "RBOX0C2, Routing box 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "RBOX1C1, Routing box 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "RBOX1C2, Routing box 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX0C1, QPI Link Layer 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX0C2, QPI Link Layer 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX0C3, QPI Link Layer 0, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX1C1, QPI Link Layer 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX1C2, QPI Link Layer 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX1C3, QPI Link Layer 1, EDGEDETECT|THRESHOLD|INVERT\n",
      "QBOX0FIX1, QPI Link Layer rate status 0\n",
      "QBOX0FIX2, QPI Link Layer rate status 0\n",
      "QBOX1FIX1, QPI Link Layer rate status 1\n",
      "QBOX1FIX2, QPI Link Layer rate status 1\n",
      "\n",
      "\n",
      "\n",
      "This architecture has 1668 events.\n",
      "Event tags (tag, id, umask, counters<, options>):\n",
      "TEMP_CORE, 0x0, 0x0, TMP0\n",
      "PWR_PKG_ENERGY, 0x2, 0x0, PWR0\n",
      "PWR_PP0_ENERGY, 0x1, 0x0, PWR1\n",
      "PWR_PP1_ENERGY, 0x4, 0x0, PWR2\n",
      "PWR_DRAM_ENERGY, 0x3, 0x0, PWR3\n",
      "INSTR_RETIRED_ANY, 0x0, 0x0, FIXC0\n",
      "CPU_CLK_UNHALTED_CORE, 0x0, 0x0, FIXC1\n",
      "CPU_CLK_UNHALTED_REF, 0x0, 0x0, FIXC2\n",
      "LD_BLOCKS_STORE_FORWARD, 0x3, 0x2, PMC\n",
      "LD_BLOCKS_NO_SR, 0x3, 0x8, PMC\n",
      "MISALIGN_MEM_REF_LOADS, 0x5, 0x1, PMC\n",
      "MISALIGN_MEM_REF_STORES, 0x5, 0x2, PMC\n",
      "MISALIGN_MEM_REF_ANY, 0x5, 0x3, PMC\n",
      "LD_BLOCKS_PARTIAL_ADDRESS_ALIAS, 0x7, 0x1, PMC\n",
      "DTLB_LOAD_MISSES_CAUSES_A_WALK, 0x8, 0x1, PMC\n",
      "DTLB_LOAD_MISSES_STLB_HIT, 0x8, 0x60, PMC\n",
      "DTLB_LOAD_MISSES_WALK_COMPLETED, 0x8, 0xE, PMC\n",
      "DTLB_LOAD_MISSES_STLB_HIT_4K, 0x8, 0x20, PMC\n",
      "DTLB_LOAD_MISSES_WALK_COMPLETED_4K, 0x8, 0x2, PMC\n",
      "DTLB_LOAD_MISSES_WALK_DURATION, 0x8, 0x10, PMC\n",
      "INT_MISC_RECOVERY_CYCLES, 0xD, 0x3, PMC\n",
      "INT_MISC_RECOVERY_COUNT, 0xD, 0x3, PMC\n",
      "INT_MISC_RAT_STALL_CYCLES, 0xD, 0x8, PMC\n",
      "INT_MISC_RAT_STALL_COUNT, 0xD, 0x8, PMC\n",
      "UOPS_ISSUED_ANY, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_FLAGS_MERGE, 0xE, 0x10, PMC\n",
      "UOPS_ISSUED_SLOW_LEA, 0xE, 0x20, PMC\n",
      "UOPS_ISSUED_SINGLE_MUL, 0xE, 0x40, PMC\n",
      "UOPS_ISSUED_USED_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_STALL_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_TOTAL_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CORE_USED_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CORE_STALL_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CORE_TOTAL_CYCLES, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_1_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_2_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_3_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_4_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_5_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "UOPS_ISSUED_CYCLES_GE_6_UOPS_EXEC, 0xE, 0x1, PMC\n",
      "ARITH_FPU_DIV_ACTIVE, 0x14, 0x1, PMC\n",
      "L2_RQSTS_DEMAND_DATA_RD_MISS, 0x24, 0x21, PMC\n",
      "L2_RQSTS_DEMAND_DATA_RD_HIT, 0x24, 0x41, PMC\n",
      "L2_RQSTS_RFO_MISS, 0x24, 0x22, PMC\n",
      "L2_RQSTS_RFO_HIT, 0x24, 0x42, PMC\n",
      "L2_RQSTS_CODE_RD_MISS, 0x24, 0x24, PMC\n",
      "L2_RQSTS_CODE_RD_HIT, 0x24, 0x44, PMC\n",
      "L2_RQSTS_L2_PF_HIT, 0x24, 0x50, PMC\n",
      "L2_RQSTS_L2_PF_MISS, 0x24, 0x30, PMC\n",
      "L2_RQSTS_ALL_DEMAND_DATA_RD, 0x24, 0xE1, PMC\n",
      "L2_RQSTS_ALL_DEMAND_MISS, 0x24, 0x27, PMC\n",
      "L2_RQSTS_ALL_RFO, 0x24, 0xE2, PMC\n",
      "L2_RQSTS_ALL_CODE_RD, 0x24, 0xE4, PMC\n",
      "L2_RQSTS_ALL_DEMAND_REFERENCES, 0x24, 0xE7, PMC\n",
      "L2_RQSTS_ALL_PF, 0x24, 0xF8, PMC\n",
      "L2_RQSTS_MISS, 0x24, 0x3F, PMC\n",
      "L2_RQSTS_REFERENCES, 0x24, 0xFF, PMC\n",
      "L2_DEMAND_RQST_WB_HIT, 0x27, 0x50, PMC\n",
      "LONGEST_LAT_CACHE_REFERENCE, 0x2E, 0x4F, PMC\n",
      "LONGEST_LAT_CACHE_MISS, 0x2E, 0x41, PMC\n",
      "CPU_CLOCK_UNHALTED_THREAD_P, 0x3C, 0x0, PMC\n",
      "CPU_CLOCK_UNHALTED_REF_XCLK, 0x3C, 0x1, PMC\n",
      "CPU_CLOCK_UNHALTED_ONE_THREAD_ACTIVE, 0x3C, 0x2, PMC\n",
      "L1D_PEND_MISS_PENDING, 0x48, 0x1, PMC2\n",
      "L1D_PEND_MISS_PENDING_CYCLES, 0x48, 0x1, PMC2\n",
      "L1D_PEND_MISS_OCCURRENCES, 0x48, 0x1, PMC2\n",
      "DTLB_STORE_MISSES_CAUSES_A_WALK, 0x49, 0x1, PMC\n",
      "DTLB_STORE_MISSES_STLB_HIT, 0x49, 0x60, PMC\n",
      "DTLB_STORE_MISSES_WALK_COMPLETED, 0x49, 0xE, PMC\n",
      "DTLB_STORE_MISSES_STLB_HIT_4K, 0x49, 0x20, PMC\n",
      "DTLB_STORE_MISSES_WALK_COMPLETED_4K, 0x49, 0x2, PMC\n",
      "DTLB_STORE_MISSES_WALK_DURATION, 0x49, 0x10, PMC\n",
      "LOAD_HIT_PRE_HW_PF, 0x4C, 0x2, PMC\n",
      "EPT_WALK_CYCLES, 0x4F, 0x10, PMC\n",
      "L1D_REPLACEMENT, 0x51, 0x1, PMC\n",
      "L1D_M_EVICT, 0x51, 0x4, PMC\n",
      "TX_MEM_ABORT_CONFLICT, 0x54, 0x1, PMC\n",
      "TX_MEM_ABORT_CAPACITY_WRITE, 0x54, 0x2, PMC\n",
      "TX_MEM_ABORT_HLE_STORE_TO_ELIDED_LOCK, 0x54, 0x4, PMC\n",
      "TX_MEM_ABORT_HLE_ELISION_BUFFER_NOT_EMPTY, 0x54, 0x8, PMC\n",
      "TX_MEM_ABORT_HLE_ELISION_BUFFER_MISMATCH, 0x54, 0x10, PMC\n",
      "TX_MEM_ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT, 0x54, 0x20, PMC\n",
      "TX_MEM_HLE_ELISION_BUFFER_FULL, 0x54, 0x40, PMC\n",
      "MOVE_ELIMINATION_INT_NOT_ELIMINATED, 0x58, 0x4, PMC\n",
      "MOVE_ELIMINATION_SIMD_NOT_ELIMINATED, 0x58, 0x8, PMC\n",
      "MOVE_ELIMINATION_INT_ELIMINATED, 0x58, 0x1, PMC\n",
      "MOVE_ELIMINATION_SIMD_ELIMINATED, 0x58, 0x2, PMC\n",
      "CPL_CYCLES_RING0, 0x5C, 0x1, PMC\n",
      "CPL_CYCLES_RING123, 0x5C, 0x2, PMC\n",
      "CPL_CYCLES_RING0_TRANS, 0x5C, 0x1, PMC\n",
      "RS_EVENTS_EMPTY_CYCLES, 0x5E, 0x1, PMC\n",
      "OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD, 0x60, 0x1, PMC\n",
      "OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD, 0x60, 0x2, PMC\n",
      "OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO, 0x60, 0x4, PMC\n",
      "OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD, 0x60, 0x8, PMC\n",
      "LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION, 0x63, 0x1, PMC\n",
      "LOCK_CYCLES_CACHE_LOCK_DURATION, 0x63, 0x2, PMC\n",
      "IDQ_EMPTY, 0x79, 0x2, PMC\n",
      "IDQ_MITE_UOPS, 0x79, 0x4, PMC\n",
      "IDQ_DSB_UOPS, 0x79, 0x8, PMC\n",
      "IDQ_MS_DSB_UOPS, 0x79, 0x10, PMC\n",
      "IDQ_MS_MITE_UOPS, 0x79, 0x20, PMC\n",
      "IDQ_MS_UOPS, 0x79, 0x30, PMC\n",
      "IDQ_DSB_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_MITE_ALL_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_UOPS, 0x79, 0x3C, PMC\n",
      "IDQ_MITE_CYCLES, 0x79, 0x4, PMC\n",
      "IDQ_MITE_CYCLES_1_UOPS, 0x79, 0x4, PMC\n",
      "IDQ_MITE_CYCLES_2_UOPS, 0x79, 0x4, PMC\n",
      "IDQ_MITE_CYCLES_3_UOPS, 0x79, 0x4, PMC\n",
      "IDQ_MITE_CYCLES_4_UOPS, 0x79, 0x4, PMC\n",
      "IDQ_DSB_CYCLES, 0x79, 0x8, PMC\n",
      "IDQ_DSB_CYCLES_1_UOPS, 0x79, 0x8, PMC\n",
      "IDQ_DSB_CYCLES_2_UOPS, 0x79, 0x8, PMC\n",
      "IDQ_DSB_CYCLES_3_UOPS, 0x79, 0x8, PMC\n",
      "IDQ_DSB_CYCLES_4_UOPS, 0x79, 0x8, PMC\n",
      "IDQ_MS_DSB_CYCLES, 0x79, 0x10, PMC\n",
      "IDQ_MS_DSB_CYCLES_1_UOPS, 0x79, 0x10, PMC\n",
      "IDQ_MS_DSB_CYCLES_2_UOPS, 0x79, 0x10, PMC\n",
      "IDQ_MS_DSB_CYCLES_3_UOPS, 0x79, 0x10, PMC\n",
      "IDQ_MS_DSB_CYCLES_4_UOPS, 0x79, 0x10, PMC\n",
      "IDQ_MS_DSB_OCCUR, 0x79, 0x10, PMC\n",
      "IDQ_MS_MITE_CYCLES, 0x79, 0x20, PMC\n",
      "IDQ_MS_MITE_CYCLES_1_UOPS, 0x79, 0x20, PMC\n",
      "IDQ_MS_MITE_CYCLES_2_UOPS, 0x79, 0x20, PMC\n",
      "IDQ_MS_MITE_CYCLES_3_UOPS, 0x79, 0x20, PMC\n",
      "IDQ_MS_MITE_CYCLES_4_UOPS, 0x79, 0x20, PMC\n",
      "IDQ_MS_CYCLES, 0x79, 0x30, PMC\n",
      "IDQ_MS_CYCLES_1_UOPS, 0x79, 0x30, PMC\n",
      "IDQ_MS_CYCLES_2_UOPS, 0x79, 0x30, PMC\n",
      "IDQ_MS_CYCLES_3_UOPS, 0x79, 0x30, PMC\n",
      "IDQ_MS_CYCLES_4_UOPS, 0x79, 0x30, PMC\n",
      "IDQ_MS_SWITCHES, 0x79, 0x30, PMC\n",
      "IDQ_ALL_DSB_CYCLES_ANY_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_ALL_DSB_CYCLES_1_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_ALL_DSB_CYCLES_2_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_ALL_DSB_CYCLES_3_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_ALL_DSB_CYCLES_4_UOPS, 0x79, 0x18, PMC\n",
      "IDQ_ALL_MITE_CYCLES_ANY_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_MITE_CYCLES_1_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_MITE_CYCLES_2_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_MITE_CYCLES_3_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_MITE_CYCLES_4_UOPS, 0x79, 0x24, PMC\n",
      "IDQ_ALL_CYCLES_ANY_UOPS, 0x79, 0x3C, PMC\n",
      "IDQ_ALL_CYCLES_1_UOPS, 0x79, 0x3C, PMC\n",
      "IDQ_ALL_CYCLES_2_UOPS, 0x79, 0x3C, PMC\n",
      "IDQ_ALL_CYCLES_3_UOPS, 0x79, 0x3C, PMC\n",
      "IDQ_ALL_CYCLES_4_UOPS, 0x79, 0x3C, PMC\n",
      "ICACHE_HIT, 0x80, 0x1, PMC\n",
      "ICACHE_MISSES, 0x80, 0x2, PMC\n",
      "ICACHE_ACCESSES, 0x80, 0x3, PMC\n",
      "ITLB_MISSES_CAUSES_A_WALK, 0x85, 0x1, PMC\n",
      "ITLB_MISSES_STLB_HIT, 0x85, 0x60, PMC\n",
      "ITLB_MISSES_WALK_COMPLETED, 0x85, 0xE, PMC\n",
      "ITLB_MISSES_STLB_HIT_4K, 0x85, 0x20, PMC\n",
      "ITLB_MISSES_WALK_COMPLETED_4K, 0x85, 0x2, PMC\n",
      "ITLB_MISSES_WALK_DURATION, 0x85, 0x10, PMC\n",
      "ILD_STALL_LCP, 0x87, 0x1, PMC\n",
      "BR_INST_EXEC_COND_TAKEN, 0x88, 0x81, PMC\n",
      "BR_INST_EXEC_COND_NON_TAKEN, 0x88, 0x41, PMC\n",
      "BR_INST_EXEC_DIRECT_JMP_TAKEN, 0x88, 0x82, PMC\n",
      "BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET_TAKEN, 0x88, 0x84, PMC\n",
      "BR_INST_EXEC_RETURN_NEAR_TAKEN, 0x88, 0x88, PMC\n",
      "BR_INST_EXEC_DIRECT_NEAR_CALL_TAKEN, 0x88, 0x90, PMC\n",
      "BR_INST_EXEC_INDIRECT_NEAR_CALL_TAKEN, 0x88, 0xA0, PMC\n",
      "BR_INST_EXEC_ALL_CONDITIONAL, 0x88, 0xC1, PMC\n",
      "BR_INST_EXEC_ALL_DIRECT_JMP, 0x88, 0xC2, PMC\n",
      "BR_INST_EXEC_ALL_DIRECT_NEAR_CALL, 0x88, 0xD0, PMC\n",
      "BR_INST_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET, 0x88, 0xC4, PMC\n",
      "BR_INST_EXEC_ALL_INDIRECT_NEAR_RETURN, 0x88, 0xC8, PMC\n",
      "BR_INST_EXEC_ALL_BRANCHES, 0x88, 0xFF, PMC\n",
      "BR_MISP_EXEC_COND_TAKEN, 0x89, 0x81, PMC\n",
      "BR_MISP_EXEC_COND_NON_TAKEN, 0x89, 0x41, PMC\n",
      "BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET_TAKEN, 0x89, 0x84, PMC\n",
      "BR_MISP_EXEC_RETURN_NEAR_TAKEN, 0x89, 0x88, PMC\n",
      "BR_MISP_EXEC_DIRECT_NEAR_CALL_TAKEN, 0x89, 0x90, PMC\n",
      "BR_MISP_EXEC_INDIRECT_NEAR_CALL_TAKEN, 0x89, 0xA0, PMC\n",
      "BR_MISP_EXEC_ALL_CONDITIONAL, 0x89, 0xC1, PMC\n",
      "BR_MISP_EXEC_ALL_INDIRECT_JUMP_NON_CALL_RET, 0x89, 0xC4, PMC\n",
      "BR_MISP_EXEC_ALL_BRANCHES, 0x89, 0xFF, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CORE, 0x9C, 0x1, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CYCLES_0_UOPS_DELIV_CORE, 0x9C, 0x1, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_1_UOP_DELIV_CORE, 0x9C, 0x1, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_2_UOP_DELIV_CORE, 0x9C, 0x1, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CYCLES_LE_3_UOP_DELIV_CORE, 0x9C, 0x1, PMC\n",
      "IDQ_UOPS_NOT_DELIVERED_CYCLES_FE_WAS_OK, 0x9C, 0x1, PMC\n",
      "UOP_DISPATCHES_CANCELLED_SIMD_PRF, 0xA0, 0x3, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_0, 0xA1, 0x1, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_1, 0xA1, 0x2, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_2, 0xA1, 0x4, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_3, 0xA1, 0x8, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_4, 0xA1, 0x10, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_5, 0xA1, 0x20, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_6, 0xA1, 0x40, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_7, 0xA1, 0x80, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_0_CORE, 0xA1, 0x1, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_1_CORE, 0xA1, 0x2, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_2_CORE, 0xA1, 0x4, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_3_CORE, 0xA1, 0x8, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_4_CORE, 0xA1, 0x10, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_5_CORE, 0xA1, 0x20, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_6_CORE, 0xA1, 0x40, PMC\n",
      "UOPS_EXECUTED_PORT_PORT_7_CORE, 0xA1, 0x80, PMC\n",
      "RESOURCE_STALLS_ANY, 0xA2, 0x1, PMC\n",
      "RESOURCE_STALLS_RS, 0xA2, 0x4, PMC\n",
      "RESOURCE_STALLS_SB, 0xA2, 0x8, PMC\n",
      "RESOURCE_STALLS_ROB, 0xA2, 0x10, PMC\n",
      "CYCLE_ACTIVITY_CYCLES_L1D_MISS, 0xA3, 0x8, PMC2\n",
      "CYCLE_ACTIVITY_CYCLES_L2_MISS, 0xA3, 0x1, PMC\n",
      "CYCLE_ACTIVITY_CYCLES_L2_PENDING, 0xA3, 0x1, PMC\n",
      "CYCLE_ACTIVITY_CYCLES_MEM_ANY, 0xA3, 0x2, PMC\n",
      "CYCLE_ACTIVITY_CYCLES_LDM_PENDING, 0xA3, 0x2, PMC\n",
      "CYCLE_ACTIVITY_CYCLES_NO_EXECUTE, 0xA3, 0x4, PMC\n",
      "CYCLE_ACTIVITY_STALLS_L1D_MISS, 0xA3, 0xC, PMC2\n",
      "CYCLE_ACTIVITY_STALLS_L2_MISS, 0xA3, 0x5, PMC\n",
      "CYCLE_ACTIVITY_STALLS_L2_PENDING, 0xA3, 0x5, PMC\n",
      "CYCLE_ACTIVITY_STALLS_MEM_ANY, 0xA3, 0x6, PMC\n",
      "CYCLE_ACTIVITY_STALLS_LDM_PENDING, 0xA3, 0x6, PMC\n",
      "LSD_UOPS, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_1_UOPS, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_2_UOPS, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_3_UOPS, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_4_UOPS, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_ACTIVE, 0xA8, 0x1, PMC\n",
      "LSD_CYCLES_INACTIVE, 0xA8, 0x1, PMC\n",
      "DSB2MITE_SWITCHES_PENALTY_CYCLES, 0xAB, 0x2, PMC\n",
      "ITLB_ITLB_FLUSH, 0xAE, 0x1, PMC\n",
      "OFFCORE_REQUESTS_DEMAND_DATA_RD, 0xB0, 0x1, PMC\n",
      "OFFCORE_REQUESTS_DEMAND_CODE_RD, 0xB0, 0x2, PMC\n",
      "OFFCORE_REQUESTS_DEMAND_RFO, 0xB0, 0x4, PMC\n",
      "OFFCORE_REQUESTS_ALL_DATA_RD, 0xB0, 0x8, PMC\n",
      "UOPS_EXECUTED_THREAD, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_USED_CYCLES, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_STALL_CYCLES, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_TOTAL_CYCLES, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_1_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_2_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_3_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_4_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_5_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_6_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_7_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CYCLES_GE_8_UOPS_EXEC, 0xB1, 0x1, PMC\n",
      "UOPS_EXECUTED_CORE, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_USED_CYCLES, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_STALL_CYCLES, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_TOTAL_CYCLES, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_1_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_2_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_3_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_4_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_5_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_6_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_7_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "UOPS_EXECUTED_CORE_CYCLES_GE_8_UOPS_EXEC, 0xB1, 0x2, PMC\n",
      "OFFCORE_REQUESTS_BUFFER_SQ_FULL, 0xB2, 0x1, PMC\n",
      "PAGE_WALKER_LOADS_DTLB_L1, 0xBC, 0x11, PMC\n",
      "PAGE_WALKER_LOADS_ITLB_L1, 0xBC, 0x21, PMC\n",
      "PAGE_WALKER_LOADS_DTLB_L2, 0xBC, 0x12, PMC\n",
      "PAGE_WALKER_LOADS_ITLB_L2, 0xBC, 0x22, PMC\n",
      "PAGE_WALKER_LOADS_DTLB_L3, 0xBC, 0x14, PMC\n",
      "PAGE_WALKER_LOADS_ITLB_L3, 0xBC, 0x24, PMC\n",
      "PAGE_WALKER_LOADS_DTLB_MEMORY, 0xBC, 0x18, PMC\n",
      "INST_RETIRED_ANY_P, 0xC0, 0x0, PMC\n",
      "INST_RETIRED_X87, 0xC0, 0x2, PMC\n",
      "INST_RETIRED_PREC_DIST, 0xC0, 0x1, PMC1\n",
      "OTHER_ASSISTS_AVX_TO_SSE, 0xC1, 0x8, PMC\n",
      "OTHER_ASSISTS_SSE_TO_AVX, 0xC1, 0x10, PMC\n",
      "OTHER_ASSISTS_ANY_WB_ASSIST, 0xC1, 0x40, PMC\n",
      "UOPS_RETIRED_ALL, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CORE_ALL, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_RETIRE_SLOTS, 0xC2, 0x2, PMC\n",
      "UOPS_RETIRED_CORE_RETIRE_SLOTS, 0xC2, 0x2, PMC\n",
      "UOPS_RETIRED_USED_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_STALL_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_TOTAL_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CORE_ALL, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CORE_RETIRE_SLOTS, 0xC2, 0x2, PMC\n",
      "UOPS_RETIRED_CORE_USED_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CORE_STALL_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CORE_TOTAL_CYCLES, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_1_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_2_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_3_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_4_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_5_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_6_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_7_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "UOPS_RETIRED_CYCLES_GE_8_UOPS_EXEC, 0xC2, 0x1, PMC\n",
      "MACHINE_CLEARS_COUNT, 0xC3, 0x1, PMC\n",
      "MACHINE_CLEARS_CYCLES, 0xC3, 0x1, PMC\n",
      "MACHINE_CLEARS_MEMORY_ORDERING, 0xC3, 0x2, PMC\n",
      "MACHINE_CLEARS_SMC, 0xC3, 0x4, PMC\n",
      "MACHINE_CLEARS_MASKMOV, 0xC3, 0x20, PMC\n",
      "BR_INST_RETIRED_ALL_BRANCHES, 0xC4, 0x0, PMC\n",
      "BR_INST_RETIRED_CONDITIONAL, 0xC4, 0x1, PMC\n",
      "BR_INST_RETIRED_NEAR_CALL, 0xC4, 0x2, PMC\n",
      "BR_INST_RETIRED_NEAR_RETURN, 0xC4, 0x8, PMC\n",
      "BR_INST_RETIRED_NOT_TAKEN, 0xC4, 0x10, PMC\n",
      "BR_INST_RETIRED_NEAR_TAKEN, 0xC4, 0x20, PMC\n",
      "BR_INST_RETIRED_FAR_BRANCH, 0xC4, 0x40, PMC\n",
      "BR_MISP_RETIRED_ALL_BRANCHES, 0xC5, 0x0, PMC\n",
      "BR_MISP_RETIRED_CONDITIONAL, 0xC5, 0x1, PMC\n",
      "BR_MISP_RETIRED_NEAR_TAKEN, 0xC5, 0x20, PMC\n",
      "FP_ARITH_INST_RETIRED_SCALAR_DOUBLE, 0xC7, 0x1, PMC\n",
      "FP_ARITH_INST_RETIRED_SCALAR_SINGLE, 0xC7, 0x2, PMC\n",
      "FP_ARITH_INST_RETIRED_128B_PACKED_DOUBLE, 0xC7, 0x4, PMC\n",
      "FP_ARITH_INST_RETIRED_128B_PACKED_SINGLE, 0xC7, 0x8, PMC\n",
      "FP_ARITH_INST_RETIRED_256B_PACKED_DOUBLE, 0xC7, 0x10, PMC\n",
      "FP_ARITH_INST_RETIRED_256B_PACKED_SINGLE, 0xC7, 0x20, PMC\n",
      "FP_ARITH_INST_RETIRED_SCALAR, 0xC7, 0x3, PMC\n",
      "FP_ARITH_INST_RETIRED_PACKED, 0xC7, 0x3C, PMC\n",
      "FP_ARITH_INST_RETIRED_DOUBLE, 0xC7, 0x15, PMC\n",
      "FP_ARITH_INST_RETIRED_SINGLE, 0xC7, 0x2A, PMC\n",
      "HLE_RETIRED_START, 0xC8, 0x1, PMC\n",
      "HLE_RETIRED_COMMIT, 0xC8, 0x2, PMC\n",
      "HLE_RETIRED_ABORTED, 0xC8, 0x4, PMC\n",
      "HLE_RETIRED_ABORTED_MISC1, 0xC8, 0x8, PMC\n",
      "HLE_RETIRED_ABORTED_MISC2, 0xC8, 0x10, PMC\n",
      "HLE_RETIRED_ABORTED_MISC3, 0xC8, 0x20, PMC\n",
      "HLE_RETIRED_ABORTED_MISC4, 0xC8, 0x40, PMC\n",
      "HLE_RETIRED_ABORTED_MISC5, 0xC8, 0x80, PMC\n",
      "RTM_RETIRED_START, 0xC9, 0x1, PMC\n",
      "RTM_RETIRED_COMMIT, 0xC9, 0x2, PMC\n",
      "RTM_RETIRED_ABORTED, 0xC9, 0x4, PMC\n",
      "RTM_RETIRED_ABORTED_MISC1, 0xC9, 0x8, PMC\n",
      "RTM_RETIRED_ABORTED_MISC2, 0xC9, 0x10, PMC\n",
      "RTM_RETIRED_ABORTED_MISC3, 0xC9, 0x20, PMC\n",
      "RTM_RETIRED_ABORTED_MISC4, 0xC9, 0x40, PMC\n",
      "RTM_RETIRED_ABORTED_MISC5, 0xC9, 0x80, PMC\n",
      "FP_ASSIST_X87_OUTPUT, 0xCA, 0x2, PMC\n",
      "FP_ASSIST_X87_INPUT, 0xCA, 0x4, PMC\n",
      "FP_ASSIST_SIMD_OUTPUT, 0xCA, 0x8, PMC\n",
      "FP_ASSIST_SIMD_INPUT, 0xCA, 0x10, PMC\n",
      "FP_ASSIST_ANY, 0xCA, 0x1E, PMC\n",
      "ROB_MISC_EVENT_LBR_INSERTS, 0xCC, 0x20, PMC\n",
      "MEM_UOPS_RETIRED_LOADS_ALL, 0xD0, 0x81, PMC\n",
      "MEM_UOPS_RETIRED_STORES_ALL, 0xD0, 0x82, PMC\n",
      "MEM_UOPS_RETIRED_LOADS_LOCK, 0xD0, 0x21, PMC\n",
      "MEM_UOPS_RETIRED_LOADS_STLB_MISS, 0xD0, 0x11, PMC\n",
      "MEM_UOPS_RETIRED_STORES_STLB_MISS, 0xD0, 0x12, PMC\n",
      "MEM_UOPS_RETIRED_LOADS_SPLIT, 0xD0, 0x41, PMC\n",
      "MEM_UOPS_RETIRED_STORES_SPLIT, 0xD0, 0x42, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L1_HIT, 0xD1, 0x1, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L1_MISS, 0xD1, 0x8, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L1_ALL, 0xD1, 0x9, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L2_HIT, 0xD1, 0x2, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L2_MISS, 0xD1, 0x10, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L2_ALL, 0xD1, 0x12, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L3_HIT, 0xD1, 0x4, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L3_MISS, 0xD1, 0x20, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_L3_ALL, 0xD1, 0x24, PMC\n",
      "MEM_LOAD_UOPS_RETIRED_HIT_LFB, 0xD1, 0x40, PMC\n",
      "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_MISS, 0xD2, 0x1, PMC\n",
      "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HIT, 0xD2, 0x2, PMC\n",
      "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_HITM, 0xD2, 0x4, PMC\n",
      "MEM_LOAD_UOPS_L3_HIT_RETIRED_XSNP_NONE, 0xD2, 0x8, PMC\n",
      "MEM_LOAD_UOPS_L3_MISS_RETIRED_LOCAL_DRAM, 0xD3, 0x1, PMC\n",
      "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_DRAM, 0xD3, 0x4, PMC\n",
      "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_HITM, 0xD3, 0x10, PMC\n",
      "MEM_LOAD_UOPS_L3_MISS_RETIRED_REMOTE_FWD, 0xD3, 0x20, PMC\n",
      "BACLEARS_ANY, 0xE6, 0x1F, PMC\n",
      "L2_TRANS_DEMAND_DATA_RD, 0xF0, 0x1, PMC\n",
      "L2_TRANS_RFO, 0xF0, 0x2, PMC\n",
      "L2_TRANS_CODE_RD, 0xF0, 0x4, PMC\n",
      "L2_TRANS_ALL_PF, 0xF0, 0x8, PMC\n",
      "L2_TRANS_L1D_WB, 0xF0, 0x10, PMC\n",
      "L2_TRANS_L2_FILL, 0xF0, 0x20, PMC\n",
      "L2_TRANS_L2_WB, 0xF0, 0x40, PMC\n",
      "L2_TRANS_ALL_REQUESTS, 0xF0, 0x80, PMC\n",
      "L2_LINES_IN_I, 0xF1, 0x1, PMC\n",
      "L2_LINES_IN_S, 0xF1, 0x2, PMC\n",
      "L2_LINES_IN_E, 0xF1, 0x4, PMC\n",
      "L2_LINES_IN_ALL, 0xF1, 0x7, PMC\n",
      "L2_LINES_OUT_DEMAND_CLEAN, 0xF2, 0x5, PMC\n",
      "L2_LINES_OUT_DEMAND_DIRTY, 0xF2, 0x6, PMC\n",
      "OFFCORE_RESPONSE_0_OPTIONS, 0xB7, 0x1, PMC, MATCH0|MATCH1\n",
      "OFFCORE_RESPONSE_0_DMND_DATA_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_DMND_RFO_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_DMND_CODE_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_WB_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L2_DATA_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L2_RFO_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L2_CODE_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L3_DATA_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L3_RFO_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_PF_L3_CODE_RD_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_SPLIT_LOCK_UC_LOCK_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_STREAMING_STORES_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_0_OTHER_ANY, 0xB7, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_OPTIONS, 0xBB, 0x1, PMC, MATCH0|MATCH1\n",
      "OFFCORE_RESPONSE_1_DMND_DATA_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_DMND_RFO_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_DMND_CODE_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_WB_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L2_DATA_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L2_RFO_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L2_CODE_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L3_DATA_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L3_RFO_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_PF_L3_CODE_RD_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_SPLIT_LOCK_UC_LOCK_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_STREAMING_STORES_ANY, 0xBB, 0x1, PMC\n",
      "OFFCORE_RESPONSE_1_OTHER_ANY, 0xBB, 0x1, PMC\n",
      "EVENT_MSG_DOORBELL_RCVD, 0x42, 0x8, UBOX\n",
      "PHOLD_CYCLES_ASSERT_TO_ACK, 0x45, 0x1, UBOX\n",
      "RACU_REQUESTS, 0x46, 0x0, UBOX\n",
      "UNCORE_CLOCK, 0x0, 0x0, UBOXFIX\n",
      "CBOX_CLOCKTICKS, 0x0, 0x0, CBOX\n",
      "TXR_INSERTS_AD_CACHE, 0x2, 0x1, CBOX\n",
      "TXR_INSERTS_AK_CACHE, 0x2, 0x2, CBOX\n",
      "TXR_INSERTS_BL_CACHE, 0x2, 0x4, CBOX\n",
      "TXR_INSERTS_IV_CACHE, 0x2, 0x8, CBOX\n",
      "TXR_INSERTS_AD_CORE, 0x2, 0x10, CBOX\n",
      "TXR_INSERTS_AK_CORE, 0x2, 0x20, CBOX\n",
      "TXR_INSERTS_BL_CORE, 0x2, 0x40, CBOX\n",
      "TXR_ADS_USED_AD, 0x4, 0x1, CBOX\n",
      "TXR_ADS_USED_AK, 0x4, 0x2, CBOX\n",
      "TXR_ADS_USED_BL, 0x4, 0x4, CBOX\n",
      "RING_BOUNCES_AD, 0x5, 0x1, CBOX\n",
      "RING_BOUNCES_AK, 0x5, 0x2, CBOX\n",
      "RING_BOUNCES_BL, 0x5, 0x4, CBOX\n",
      "RING_BOUNCES_IV, 0x5, 0x10, CBOX\n",
      "RING_SRC_THRTL, 0x7, 0x0, CBOX\n",
      "FAST_ASSERTED, 0x9, 0x0, CBOX0C0|CBOX0C1|CBOX1C0|CBOX1C1|CBOX2C0|CBOX2C1|CBOX3C0|CBOX3C1|CBOX4C0|CBOX4C1|CBOX5C0|CBOX5C1|CBOX6C0|CBOX6C1|CBOX7C0|CBOX7C1|CBOX8C0|CBOX8C1|CBOX9C0|CBOX9C1|CBOX10C0|CBOX10C1|CBOX11C0|CBOX11C1|CBOX12C0|CBOX12C1|CBOX13C0|CBOX13C1|CBOX14C0|CBOX14C1|CBOX15C0|CBOX15C1|CBOX16C0|CBOX16C1|CBOX17C0|CBOX17C1|CBOX18C0|CBOX18C1|CBOX19C0|CBOX19C1|CBOX20C0|CBOX20C1|CBOX21C0|CBOX21C1|CBOX22C0|CBOX22C1|CBOX23C0|CBOX23C1\n",
      "BOUNCE_CONTROL, 0xA, 0x0, CBOX\n",
      "RING_AD_USED_UP_EVEN, 0x1B, 0x1, CBOX\n",
      "RING_AD_USED_UP_ODD, 0x1B, 0x2, CBOX\n",
      "RING_AD_USED_UP, 0x1B, 0x3, CBOX\n",
      "RING_AD_USED_DOWN_EVEN, 0x1B, 0x4, CBOX\n",
      "RING_AD_USED_DOWN_ODD, 0x1B, 0x8, CBOX\n",
      "RING_AD_USED_DOWN, 0x1B, 0xC, CBOX\n",
      "RING_AD_USED_ANY, 0x1B, 0xF, CBOX\n",
      "RING_AK_USED_UP_EVEN, 0x1C, 0x1, CBOX\n",
      "RING_AK_USED_UP_ODD, 0x1C, 0x2, CBOX\n",
      "RING_AK_USED_UP, 0x1C, 0x3, CBOX\n",
      "RING_AK_USED_DOWN_EVEN, 0x1C, 0x4, CBOX\n",
      "RING_AK_USED_DOWN_ODD, 0x1C, 0x8, CBOX\n",
      "RING_AK_USED_DOWN, 0x1C, 0xC, CBOX\n",
      "RING_AK_USED_ANY, 0x1C, 0xF, CBOX\n",
      "RING_BL_USED_UP_EVEN, 0x1D, 0x1, CBOX\n",
      "RING_BL_USED_UP_ODD, 0x1D, 0x2, CBOX\n",
      "RING_BL_USED_UP, 0x1D, 0x3, CBOX\n",
      "RING_BL_USED_DOWN_EVEN, 0x1D, 0x4, CBOX\n",
      "RING_BL_USED_DOWN_ODD, 0x1D, 0x8, CBOX\n",
      "RING_BL_USED_DOWN, 0x1D, 0xC, CBOX\n",
      "RING_BL_USED_ANY, 0x1D, 0xF, CBOX\n",
      "RING_IV_USED_UP, 0x1E, 0x3, CBOX\n",
      "RING_IV_USED_DN, 0x1E, 0xC, CBOX\n",
      "RING_IV_USED_ANY, 0x1E, 0xF, CBOX\n",
      "RING_IV_USED_DOWN, 0x1E, 0x33, CBOX\n",
      "COUNTER0_OCCUPANCY, 0x1F, 0x0, CBOX\n",
      "COUNTER0_OCCUPANCY_COUNT, 0x1F, 0x0, CBOX\n",
      "RXR_OCCUPANCY_IRQ, 0x11, 0x1, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "RXR_OCCUPANCY_IRQ_REJ, 0x11, 0x2, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "RXR_OCCUPANCY_IPQ, 0x11, 0x4, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "RXR_OCCUPANCY_PRQ_REJ, 0x11, 0x20, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "RXR_EXT_STARVED_IRQ, 0x12, 0x1, CBOX\n",
      "RXR_EXT_STARVED_IPQ, 0x12, 0x2, CBOX\n",
      "RXR_EXT_STARVED_PRQ, 0x12, 0x4, CBOX\n",
      "RXR_EXT_STARVED_ISMQ_BIDS, 0x12, 0x8, CBOX\n",
      "RXR_INSERTS_IRQ, 0x13, 0x1, CBOX\n",
      "RXR_INSERTS_IRQ_REJ, 0x13, 0x2, CBOX\n",
      "RXR_INSERTS_IPQ, 0x13, 0x4, CBOX\n",
      "RXR_INSERTS_PRQ, 0x13, 0x10, CBOX\n",
      "RXR_INSERTS_PRQ_REJ, 0x13, 0x20, CBOX\n",
      "RXR_IPQ_RETRY_ANY, 0x31, 0x1, CBOX\n",
      "RXR_IPQ_RETRY_FULL, 0x31, 0x2, CBOX\n",
      "RXR_IPQ_RETRY_ADDR_CONFLICT, 0x31, 0x4, CBOX\n",
      "RXR_IPQ_RETRY_QPI_CREDITS, 0x31, 0x10, CBOX\n",
      "RXR_IPQ_RETRY2_AD_SBO, 0x28, 0x1, CBOX\n",
      "RXR_IPQ_RETRY2_TARGET, 0x28, 0x40, CBOX, NID\n",
      "RXR_IRQ_RETRY_ANY, 0x32, 0x1, CBOX\n",
      "RXR_IRQ_RETRY_FULL, 0x32, 0x2, CBOX\n",
      "RXR_IRQ_RETRY_ADDR_CONFLICT, 0x32, 0x4, CBOX\n",
      "RXR_IRQ_RETRY_RTID, 0x32, 0x8, CBOX\n",
      "RXR_IRQ_RETRY_QPI_CREDITS, 0x32, 0x10, CBOX\n",
      "RXR_IRQ_RETRY_IIO_CREDITS, 0x32, 0x20, CBOX\n",
      "RXR_IRQ_RETRY_NID, 0x32, 0x40, CBOX, NID\n",
      "RXR_IRQ_RETRY2_AD_SBO, 0x29, 0x1, CBOX\n",
      "RXR_IRQ_RETRY2_BL_SBO, 0x29, 0x2, CBOX\n",
      "RXR_IRQ_RETRY2_TARGET, 0x29, 0x40, CBOX, NID\n",
      "RXR_ISMQ_RETRY_ANY, 0x33, 0x1, CBOX\n",
      "RXR_ISMQ_RETRY_FULL, 0x33, 0x2, CBOX\n",
      "RXR_ISMQ_RETRY_RTID, 0x33, 0x8, CBOX\n",
      "RXR_ISMQ_RETRY_QPI_CREDITS, 0x33, 0x10, CBOX\n",
      "RXR_ISMQ_RETRY_IIO_CREDITS, 0x33, 0x20, CBOX\n",
      "RXR_ISMQ_RETRY_NID, 0x33, 0x40, CBOX, NID\n",
      "RXR_ISMQ_RETRY_WB_CREDITS, 0x33, 0x80, CBOX, NID\n",
      "RXR_ISMQ_RETRY2_AD_SBO, 0x2A, 0x1, CBOX\n",
      "RXR_ISMQ_RETRY2_BL_SBO, 0x2A, 0x2, CBOX\n",
      "RXR_ISMQ_RETRY2_TARGET, 0x2A, 0x40, CBOX, NID\n",
      "LLC_LOOKUP_DATA_READ, 0x34, 0x3, CBOX, STATE\n",
      "LLC_LOOKUP_WRITE, 0x34, 0x5, CBOX, STATE\n",
      "LLC_LOOKUP_REMOTE_SNOOP, 0x34, 0x9, CBOX, STATE\n",
      "LLC_LOOKUP_ANY, 0x34, 0x11, CBOX, STATE\n",
      "LLC_LOOKUP_READ, 0x34, 0x21, CBOX, STATE\n",
      "LLC_LOOKUP_NID, 0x34, 0x41, CBOX, NID|STATE\n",
      "LLC_VICTIMS_M, 0x37, 0x1, CBOX\n",
      "LLC_VICTIMS_E, 0x37, 0x2, CBOX\n",
      "LLC_VICTIMS_S, 0x37, 0x4, CBOX\n",
      "LLC_VICTIMS_F, 0x37, 0x8, CBOX\n",
      "LLC_VICTIMS_MISS, 0x37, 0x10, CBOX\n",
      "LLC_VICTIMS_NID, 0x37, 0x40, CBOX, NID|STATE\n",
      "TOR_INSERTS_OPCODE, 0x35, 0x1, CBOX, OPCODE\n",
      "TOR_INSERTS_MISS_OPCODE, 0x35, 0x3, CBOX, OPCODE\n",
      "TOR_INSERTS_EVICTION, 0x35, 0x4, CBOX\n",
      "TOR_INSERTS_ALL, 0x35, 0x8, CBOX\n",
      "TOR_INSERTS_WB, 0x35, 0x10, CBOX\n",
      "TOR_INSERTS_LOCAL_OPCODE, 0x35, 0x21, CBOX, OPCODE\n",
      "TOR_INSERTS_MISS_LOCAL_OPCODE, 0x35, 0x23, CBOX, OPCODE\n",
      "TOR_INSERTS_LOCAL, 0x35, 0x28, CBOX\n",
      "TOR_INSERTS_MISS_LOCAL, 0x35, 0x2A, CBOX\n",
      "TOR_INSERTS_NID_OPCODE, 0x35, 0x41, CBOX, OPCODE|NID\n",
      "TOR_INSERTS_NID_MISS_OPCODE, 0x35, 0x43, CBOX, OPCODE|NID\n",
      "TOR_INSERTS_NID_EVICION, 0x35, 0x44, CBOX, NID\n",
      "TOR_INSERTS_NID_ALL, 0x35, 0x48, CBOX, NID\n",
      "TOR_INSERTS_NID_MISS_ALL, 0x35, 0x4A, CBOX, NID\n",
      "TOR_INSERTS_NID_WB, 0x35, 0x50, CBOX, NID\n",
      "TOR_INSERTS_REMOTE_OPCODE, 0x35, 0x81, CBOX, OPCODE\n",
      "TOR_INSERTS_MISS_REMOTE_OPCODE, 0x35, 0x83, CBOX, OPCODE\n",
      "TOR_INSERTS_REMOTE, 0x35, 0x88, CBOX\n",
      "TOR_INSERTS_MISS_REMOTE, 0x35, 0x8A, CBOX\n",
      "TOR_OCCUPANCY_OPCODE, 0x36, 0x1, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE\n",
      "TOR_OCCUPANCY_MISS_OPCODE, 0x36, 0x3, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE\n",
      "TOR_OCCUPANCY_EVICTION, 0x36, 0x4, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_ALL, 0x36, 0x8, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_MISS_ALL, 0x36, 0xA, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_WB, 0x36, 0x10, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_LOCAL_OPCODE, 0x36, 0x21, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_MISS_LOCAL_OPCODE, 0x36, 0x23, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_LOCAL, 0x36, 0x28, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_MISS_LOCAL, 0x36, 0x2A, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_NID_OPCODE, 0x36, 0x41, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE|NID\n",
      "TOR_OCCUPANCY_NID_MISS_OPCODE, 0x36, 0x43, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE|NID\n",
      "TOR_OCCUPANCY_NID_EVICTION, 0x36, 0x44, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, NID\n",
      "TOR_OCCUPANCY_NID_ALL, 0x36, 0x48, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, NID\n",
      "TOR_OCCUPANCY_NID_MISS_ALL, 0x36, 0x4A, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, NID\n",
      "TOR_OCCUPANCY_NID_WB, 0x36, 0x50, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, NID\n",
      "TOR_OCCUPANCY_REMOTE_OPCODE, 0x36, 0x81, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE\n",
      "TOR_OCCUPANCY_MISS_REMOTE_OPCODE, 0x36, 0x83, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0, OPCODE\n",
      "TOR_OCCUPANCY_REMOTE, 0x36, 0x88, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "TOR_OCCUPANCY_MISS_REMOTE, 0x36, 0x8A, CBOX0C0|CBOX1C0|CBOX2C0|CBOX3C0|CBOX4C0|CBOX5C0|CBOX6C0|CBOX7C0|CBOX8C0|CBOX9C0|CBOX10C0|CBOX11C0|CBOX12C0|CBOX13C0|CBOX14C0|CBOX15C0|CBOX16C0|CBOX17C0|CBOX18C0|CBOX19C0|CBOX20C0|CBOX21C0|CBOX22C0|CBOX23C0\n",
      "MISC_RSPI_WAS_FSE, 0x39, 0x1, CBOX\n",
      "MISC_WC_ALIASING, 0x39, 0x2, CBOX\n",
      "MISC_STARTED, 0x39, 0x4, CBOX\n",
      "MISC_RFO_HIT_S, 0x39, 0x8, CBOX\n",
      "MISC_CVZERO_PREFETCH_VICTIM, 0x39, 0x10, CBOX\n",
      "MISC_CVZERO_PREFETCH_MISS, 0x39, 0x20, CBOX\n",
      "SBO_CREDITS_ACQUIRED_AD, 0x3D, 0x1, CBOX\n",
      "SBO_CREDITS_ACQUIRED_BL, 0x3D, 0x2, CBOX\n",
      "SBO_CREDITS_ACQUIRED_ANY, 0x3D, 0x3, CBOX\n",
      "SBO_CREDIT_OCCUPANCY_AD, 0x3E, 0x1, CBOX\n",
      "SBO_CREDIT_OCCUPANCY_BL, 0x3E, 0x2, CBOX\n",
      "SBO_CREDIT_OCCUPANCY_ANY, 0x3E, 0x3, CBOX\n",
      "WBOX_CLOCKTICKS, 0x0, 0x0, WBOX\n",
      "CORE0_TRANSITION_CYCLES, 0x60, 0x0, WBOX\n",
      "CORE1_TRANSITION_CYCLES, 0x61, 0x0, WBOX\n",
      "CORE2_TRANSITION_CYCLES, 0x62, 0x0, WBOX\n",
      "CORE3_TRANSITION_CYCLES, 0x63, 0x0, WBOX\n",
      "CORE4_TRANSITION_CYCLES, 0x64, 0x0, WBOX\n",
      "CORE5_TRANSITION_CYCLES, 0x65, 0x0, WBOX\n",
      "CORE6_TRANSITION_CYCLES, 0x66, 0x0, WBOX\n",
      "CORE7_TRANSITION_CYCLES, 0x67, 0x0, WBOX\n",
      "CORE8_TRANSITION_CYCLES, 0x68, 0x0, WBOX\n",
      "CORE9_TRANSITION_CYCLES, 0x69, 0x0, WBOX\n",
      "CORE10_TRANSITION_CYCLES, 0x6A, 0x0, WBOX\n",
      "CORE11_TRANSITION_CYCLES, 0x6B, 0x0, WBOX\n",
      "CORE12_TRANSITION_CYCLES, 0x6C, 0x0, WBOX\n",
      "CORE13_TRANSITION_CYCLES, 0x6D, 0x0, WBOX\n",
      "CORE14_TRANSITION_CYCLES, 0x6E, 0x0, WBOX\n",
      "CORE15_TRANSITION_CYCLES, 0x6F, 0x0, WBOX\n",
      "CORE16_TRANSITION_CYCLES, 0x70, 0x0, WBOX\n",
      "CORE17_TRANSITION_CYCLES, 0x71, 0x0, WBOX\n",
      "FIVR_PS_PS0_CYCLES, 0x75, 0x0, WBOX\n",
      "FIVR_PS_PS1_CYCLES, 0x75, 0x0, WBOX\n",
      "FIVR_PS_PS2_CYCLES, 0x75, 0x0, WBOX\n",
      "FIVR_PS_PS3_CYCLES, 0x75, 0x0, WBOX\n",
      "DEMOTIONS_CORE0, 0x30, 0x0, WBOX\n",
      "DEMOTIONS_CORE1, 0x31, 0x0, WBOX\n",
      "DEMOTIONS_CORE2, 0x32, 0x0, WBOX\n",
      "DEMOTIONS_CORE3, 0x33, 0x0, WBOX\n",
      "DEMOTIONS_CORE4, 0x34, 0x0, WBOX\n",
      "DEMOTIONS_CORE5, 0x35, 0x0, WBOX\n",
      "DEMOTIONS_CORE6, 0x36, 0x0, WBOX\n",
      "DEMOTIONS_CORE7, 0x37, 0x0, WBOX\n",
      "DEMOTIONS_CORE8, 0x38, 0x0, WBOX\n",
      "DEMOTIONS_CORE9, 0x39, 0x0, WBOX\n",
      "DEMOTIONS_CORE10, 0x3A, 0x0, WBOX\n",
      "DEMOTIONS_CORE11, 0x3B, 0x0, WBOX\n",
      "DEMOTIONS_CORE12, 0x3C, 0x0, WBOX\n",
      "DEMOTIONS_CORE13, 0x3D, 0x0, WBOX\n",
      "DEMOTIONS_CORE14, 0x3E, 0x0, WBOX\n",
      "DEMOTIONS_CORE15, 0x3F, 0x0, WBOX\n",
      "DEMOTIONS_CORE16, 0x40, 0x0, WBOX\n",
      "DEMOTIONS_CORE17, 0x41, 0x0, WBOX\n",
      "FREQ_BAND0_CYCLES, 0xB, 0x0, WBOX, OCCUPANCY_FILTER\n",
      "FREQ_BAND1_CYCLES, 0xC, 0x0, WBOX, OCCUPANCY_FILTER\n",
      "FREQ_BAND2_CYCLES, 0xD, 0x0, WBOX, OCCUPANCY_FILTER\n",
      "FREQ_BAND3_CYCLES, 0xE, 0x0, WBOX, OCCUPANCY_FILTER\n",
      "FREQ_MAX_LIMIT_THERMAL_CYCLES, 0x4, 0x0, WBOX\n",
      "FREQ_MAX_OS_CYCLES, 0x6, 0x0, WBOX\n",
      "FREQ_MAX_POWER_CYCLES, 0x5, 0x0, WBOX\n",
      "FREQ_MIN_IO_P_CYCLES, 0x73, 0x0, WBOX\n",
      "FREQ_TRANS_CYCLES, 0x74, 0x0, WBOX\n",
      "MEMORY_PHASE_SHEDDING_CYCLES, 0x2F, 0x0, WBOX\n",
      "POWER_STATE_OCCUPANCY_CORES_C0, 0x80, 0x40, WBOX\n",
      "POWER_STATE_OCCUPANCY_CORES_C3, 0x80, 0x80, WBOX\n",
      "POWER_STATE_OCCUPANCY_CORES_C6, 0x80, 0xC0, WBOX\n",
      "PROCHOT_EXTERNAL_CYCLES, 0xA, 0x0, WBOX\n",
      "PROCHOT_INTERNAL_CYCLES, 0x9, 0x0, WBOX\n",
      "TOTAL_TRANSITION_CYCLES, 0x72, 0x0, WBOX\n",
      "VR_HOT_CYCLES, 0x42, 0x0, WBOX\n",
      "UFS_BANDWIDTH_MAX_RANGE, 0x7E, 0x0, WBOX\n",
      "UFS_TRANSITIONS_DOWN, 0x7C, 0x0, WBOX\n",
      "UFS_TRANSITIONS_IO_P_LIMIT, 0x7D, 0x0, WBOX\n",
      "UFS_TRANSITIONS_NO_CHANGE, 0x79, 0x0, WBOX\n",
      "UFS_TRANSITIONS_UP_RING, 0x7A, 0x0, WBOX\n",
      "UFS_TRANSITIONS_UP_STALL, 0x7B, 0x0, WBOX\n",
      "CORES_IN_C3, 0x0, 0x0, WBOX0FIX\n",
      "CORES_IN_C6, 0x0, 0x0, WBOX1FIX\n",
      "BBOX_CLOCKTICKS, 0x0, 0x0, BBOX\n",
      "ADDR_OPC_MATCH_ADDR, 0x20, 0x1, BBOX, MATCH0|MATCH1\n",
      "ADDR_OPC_MATCH_OPC, 0x20, 0x2, BBOX, OPCODE\n",
      "ADDR_OPC_MATCH_FILT, 0x20, 0x3, BBOX, OPCODE|MATCH0|MATCH1\n",
      "ADDR_OPC_MATCH_AD, 0x20, 0x4, BBOX, OPCODE\n",
      "ADDR_OPC_MATCH_BL, 0x20, 0x8, BBOX, OPCODE\n",
      "ADDR_OPC_MATCH_AK, 0x20, 0x10, BBOX, OPCODE\n",
      "BT_CYCLES_NE, 0x42, 0x0, BBOX\n",
      "BT_OCCUPANCY, 0x43, 0x0, BBOX\n",
      "BYPASS_IMC_TAKEN, 0x14, 0x1, BBOX\n",
      "BYPASS_IMC_NOT_TAKEN, 0x14, 0x2, BBOX\n",
      "CONFLICT_CYCLES, 0xB, 0x0, BBOX0C1|BBOX1C1\n",
      "DIRECT2CORE_COUNT, 0x11, 0x0, BBOX\n",
      "DIRECT2CORE_CYCLES_DISABLED, 0x12, 0x0, BBOX\n",
      "DIRECT2CORE_TXN_OVERRIDE, 0x13, 0x0, BBOX\n",
      "DIRECTORY_LAT_OPT, 0x41, 0x0, BBOX\n",
      "DIRECTORY_LOOKUP_SNP, 0xC, 0x1, BBOX\n",
      "DIRECTORY_LOOKUP_NO_SNP, 0xC, 0x2, BBOX\n",
      "DIRECTORY_UPDATE_SET, 0xD, 0x1, BBOX\n",
      "DIRECTORY_UPDATE_CLEAR, 0xD, 0x2, BBOX\n",
      "DIRECTORY_UPDATE_ANY, 0xD, 0x3, BBOX\n",
      "HITME_LOOKUP_READ_OR_INVITOE, 0x70, 0x1, BBOX\n",
      "HITME_LOOKUP_WBMTOI, 0x70, 0x2, BBOX\n",
      "HITME_LOOKUP_ACKCNFLTWBI, 0x70, 0x4, BBOX\n",
      "HITME_LOOKUP_WBMTOE_OR_S, 0x70, 0x8, BBOX\n",
      "HITME_LOOKUP_HOM, 0x70, 0xF, BBOX\n",
      "HITME_LOOKUP_RSPFWDI_REMOTE, 0x70, 0x10, BBOX\n",
      "HITME_LOOKUP_RSPFWDI_LOCAL, 0x70, 0x20, BBOX\n",
      "HITME_LOOKUP_INVALS, 0x70, 0x26, BBOX\n",
      "HITME_LOOKUP_RSPFWDS, 0x70, 0x40, BBOX\n",
      "HITME_LOOKUP_ALLOCS, 0x70, 0x70, BBOX\n",
      "HITME_LOOKUP_RSP, 0x70, 0x80, BBOX\n",
      "HITME_LOOKUP_ALL, 0x70, 0xFF, BBOX\n",
      "HITME_HIT_READ_OR_INVITOE, 0x71, 0x1, BBOX\n",
      "HITME_HIT_WBMTOI, 0x71, 0x2, BBOX\n",
      "HITME_HIT_ACKCNFLTWBI, 0x71, 0x4, BBOX\n",
      "HITME_HIT_WBMTOE_OR_S, 0x71, 0x8, BBOX\n",
      "HITME_HIT_HOM, 0x71, 0xF, BBOX\n",
      "HITME_HIT_RSPFWDI_REMOTE, 0x71, 0x10, BBOX\n",
      "HITME_HIT_RSPFWDI_LOCAL, 0x71, 0x20, BBOX\n",
      "HITME_HIT_INVALS, 0x71, 0x26, BBOX\n",
      "HITME_HIT_RSPFWDS, 0x71, 0x40, BBOX\n",
      "HITME_HIT_EVICTS, 0x71, 0x42, BBOX\n",
      "HITME_HIT_ALLOCS, 0x71, 0x70, BBOX\n",
      "HITME_HIT_RSP, 0x71, 0x80, BBOX\n",
      "HITME_HIT_ALL, 0x71, 0xFF, BBOX\n",
      "HITME_HIT_PV_BITS_SET_READ_OR_INVITOE, 0x72, 0x1, BBOX\n",
      "HITME_HIT_PV_BITS_SET_WBMTOI, 0x72, 0x2, BBOX\n",
      "HITME_HIT_PV_BITS_SET_ACKCNFLTWBI, 0x72, 0x4, BBOX\n",
      "HITME_HIT_PV_BITS_SET_WBMTOE_OR_S, 0x72, 0x8, BBOX\n",
      "HITME_HIT_PV_BITS_SET_HOM, 0x72, 0xF, BBOX\n",
      "HITME_HIT_PV_BITS_SET_RSPFWDI_REMOTE, 0x72, 0x10, BBOX\n",
      "HITME_HIT_PV_BITS_SET_RSPFWDI_LOCAL, 0x72, 0x20, BBOX\n",
      "HITME_HIT_PV_BITS_SET_RSPFWDS, 0x72, 0x40, BBOX\n",
      "HITME_HIT_PV_BITS_SET_RSP, 0x72, 0x80, BBOX\n",
      "HITME_HIT_PV_BITS_SET_ALL, 0x72, 0xFF, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_AD_QPI0, 0x22, 0x1, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_AD_QPI1, 0x22, 0x2, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_AD_QPI2, 0x22, 0x10, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_BL_QPI0, 0x22, 0x4, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_BL_QPI1, 0x22, 0x8, BBOX\n",
      "IGR_NO_CREDIT_CYCLES_BL_QPI2, 0x22, 0x20, BBOX\n",
      "IMC_READS_NORMAL, 0x17, 0x1, BBOX\n",
      "IMC_RETRY, 0x1E, 0x0, BBOX\n",
      "IMC_WRITES_FULL, 0x1A, 0x1, BBOX\n",
      "IMC_WRITES_PARTIAL, 0x1A, 0x2, BBOX\n",
      "IMC_WRITES_FULL_ISOCH, 0x1A, 0x4, BBOX\n",
      "IMC_WRITES_PARTIAL_ISOCH, 0x1A, 0x8, BBOX\n",
      "IMC_WRITES_ALL, 0x1A, 0xF, BBOX\n",
      "OSB_READS_LOCAL, 0x53, 0x2, BBOX\n",
      "OSB_INVITOE_LOCAL, 0x53, 0x4, BBOX\n",
      "OSB_REMOTE, 0x53, 0x8, BBOX\n",
      "OSB_CANCELLED, 0x53, 0x10, BBOX\n",
      "OSB_READS_LOCAL_USEFUL, 0x53, 0x20, BBOX\n",
      "OSB_REMOTE_USEFUL, 0x53, 0x40, BBOX\n",
      "OSB_EDR_ALL, 0x54, 0x1, BBOX\n",
      "OSB_EDR_READS_LOCAL_I, 0x54, 0x2, BBOX\n",
      "OSB_EDR_READS_REMOTE_I, 0x54, 0x4, BBOX\n",
      "OSB_EDR_READS_LOCAL_S, 0x54, 0x8, BBOX\n",
      "OSB_EDR_READS_REMOTE_S, 0x54, 0x10, BBOX\n",
      "REQUESTS_READS_LOCAL, 0x1, 0x1, BBOX\n",
      "REQUESTS_READS_REMOTE, 0x1, 0x2, BBOX\n",
      "REQUESTS_READS, 0x1, 0x3, BBOX\n",
      "REQUESTS_WRITES_LOCAL, 0x1, 0x4, BBOX\n",
      "REQUESTS_WRITES_REMOTE, 0x1, 0x8, BBOX\n",
      "REQUESTS_WRITES, 0x1, 0xC, BBOX\n",
      "REQUESTS_INVITOE_LOCAL, 0x1, 0x10, BBOX\n",
      "REQUESTS_INVITOE_REMOTE, 0x1, 0x20, BBOX\n",
      "REQUESTS_ALL_LOCAL, 0x1, 0x15, BBOX\n",
      "REQUESTS_ALL_REMOTE, 0x1, 0x2A, BBOX\n",
      "REQUESTS_ALL, 0x1, 0x3F, BBOX\n",
      "RING_AD_USED_CW_EVEN, 0x3E, 0x1, BBOX\n",
      "RING_AD_USED_CW_ODD, 0x3E, 0x2, BBOX\n",
      "RING_AD_USED_CW, 0x3E, 0x3, BBOX\n",
      "RING_AD_USED_CCW_EVEN, 0x3E, 0x4, BBOX\n",
      "RING_AD_USED_CCW_ODD, 0x3E, 0x8, BBOX\n",
      "RING_AD_USED_CCW, 0x3E, 0xC, BBOX\n",
      "RING_AK_USED_CW_EVEN, 0x3F, 0x1, BBOX\n",
      "RING_AK_USED_CW_ODD, 0x3F, 0x2, BBOX\n",
      "RING_AK_USED_CW, 0x3F, 0x3, BBOX\n",
      "RING_AK_USED_CCW_EVEN, 0x3F, 0x4, BBOX\n",
      "RING_AK_USED_CCW_ODD, 0x3F, 0x8, BBOX\n",
      "RING_AK_USED_CCW, 0x3F, 0xC, BBOX\n",
      "RING_BL_USED_CW_EVEN, 0x40, 0x1, BBOX\n",
      "RING_BL_USED_CW_ODD, 0x40, 0x2, BBOX\n",
      "RING_BL_USED_CW, 0x40, 0x3, BBOX\n",
      "RING_BL_USED_CCW_EVEN, 0x40, 0x4, BBOX\n",
      "RING_BL_USED_CCW_ODD, 0x40, 0x8, BBOX\n",
      "RING_BL_USED_CCW, 0x40, 0xC, BBOX\n",
      "RPQ_CYCLES_NO_REG_CREDITS_CHN0, 0x15, 0x1, BBOX\n",
      "RPQ_CYCLES_NO_REG_CREDITS_CHN1, 0x15, 0x2, BBOX\n",
      "RPQ_CYCLES_NO_REG_CREDITS_CHN2, 0x15, 0x4, BBOX\n",
      "RPQ_CYCLES_NO_REG_CREDITS_CHN3, 0x15, 0x8, BBOX\n",
      "RPQ_CYCLES_NO_REG_CREDITS_ALL, 0x15, 0xF, BBOX\n",
      "WPQ_CYCLES_NO_REG_CREDITS_CHN0, 0x18, 0x1, BBOX\n",
      "WPQ_CYCLES_NO_REG_CREDITS_CHN1, 0x18, 0x2, BBOX\n",
      "WPQ_CYCLES_NO_REG_CREDITS_CHN2, 0x18, 0x4, BBOX\n",
      "WPQ_CYCLES_NO_REG_CREDITS_CHN3, 0x18, 0x8, BBOX\n",
      "WPQ_CYCLES_NO_REG_CREDITS_ALL, 0x18, 0xF, BBOX\n",
      "SBO0_CREDITS_ACQUIRED_AD, 0x68, 0x1, BBOX\n",
      "SBO0_CREDITS_ACQUIRED_BL, 0x68, 0x2, BBOX\n",
      "SBO0_CREDIT_OCCUPANCY_AD, 0x6A, 0x1, BBOX\n",
      "SBO0_CREDIT_OCCUPANCY_BL, 0x6A, 0x2, BBOX\n",
      "SBO1_CREDITS_ACQUIRED_AD, 0x69, 0x1, BBOX\n",
      "SBO1_CREDITS_ACQUIRED_BL, 0x69, 0x2, BBOX\n",
      "SBO1_CREDIT_OCCUPANCY_AD, 0x6B, 0x1, BBOX\n",
      "SBO1_CREDIT_OCCUPANCY_BL, 0x6B, 0x2, BBOX\n",
      "SNOOPS_RSP_AFTER_DATA_LOCAL, 0xA, 0x1, BBOX\n",
      "SNOOPS_RSP_AFTER_DATA_REMOTE, 0xA, 0x2, BBOX\n",
      "SNOOP_CYCLES_NE_LOCAL, 0x8, 0x1, BBOX\n",
      "SNOOP_CYCLES_NE_REMOTE, 0x8, 0x2, BBOX\n",
      "SNOOP_CYCLES_NE_ALL, 0x8, 0x3, BBOX\n",
      "SNOOP_OCCUPANCY_LOCAL, 0x9, 0x1, BBOX\n",
      "SNOOP_OCCUPANCY_REMOTE, 0x9, 0x2, BBOX\n",
      "SNOOP_RESP_RSPI, 0x21, 0x1, BBOX\n",
      "SNOOP_RESP_RSPS, 0x21, 0x2, BBOX\n",
      "SNOOP_RESP_RSPIFWD, 0x21, 0x4, BBOX\n",
      "SNOOP_RESP_RSPSFWD, 0x21, 0x8, BBOX\n",
      "SNOOP_RESP_RSP_WB, 0x21, 0x10, BBOX\n",
      "SNOOP_RESP_RSP_FWD_WB, 0x21, 0x20, BBOX\n",
      "SNOOP_RESP_RSPCNFLCT, 0x21, 0x40, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPI, 0x60, 0x1, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPS, 0x60, 0x2, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPIFWD, 0x60, 0x4, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPSFWD, 0x60, 0x8, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPXWB, 0x60, 0x10, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPXFWDXWB, 0x60, 0x20, BBOX\n",
      "SNP_RESP_RECV_LOCAL_RSPCNFLCT, 0x60, 0x40, BBOX\n",
      "SNP_RESP_RECV_LOCAL_OTHER, 0x60, 0x80, BBOX\n",
      "STALL_NO_SBO_CREDIT_SBO0_AD, 0x6C, 0x1, BBOX\n",
      "STALL_NO_SBO_CREDIT_SBO1_AD, 0x6C, 0x2, BBOX\n",
      "STALL_NO_SBO_CREDIT_SBO0_BL, 0x6C, 0x4, BBOX\n",
      "STALL_NO_SBO_CREDIT_SBO0_BL, 0x6C, 0x8, BBOX\n",
      "TAD_REQUESTS_G0_REGION0, 0x1B, 0x1, BBOX\n",
      "TAD_REQUESTS_G0_REGION1, 0x1B, 0x2, BBOX\n",
      "TAD_REQUESTS_G0_REGION2, 0x1B, 0x4, BBOX\n",
      "TAD_REQUESTS_G0_REGION3, 0x1B, 0x8, BBOX\n",
      "TAD_REQUESTS_G0_REGION4, 0x1B, 0x10, BBOX\n",
      "TAD_REQUESTS_G0_REGION5, 0x1B, 0x20, BBOX\n",
      "TAD_REQUESTS_G0_REGION6, 0x1B, 0x40, BBOX\n",
      "TAD_REQUESTS_G0_REGION7, 0x1B, 0x80, BBOX\n",
      "TAD_REQUESTS_G1_REGION8, 0x1C, 0x1, BBOX\n",
      "TAD_REQUESTS_G1_REGION9, 0x1C, 0x2, BBOX\n",
      "TAD_REQUESTS_G1_REGION10, 0x1C, 0x4, BBOX\n",
      "TAD_REQUESTS_G1_REGION11, 0x1C, 0x8, BBOX\n",
      "TRACKER_CYCLES_FULL_GP, 0x2, 0x1, BBOX\n",
      "TRACKER_CYCLES_FULL_ALL, 0x2, 0x2, BBOX\n",
      "TRACKER_CYCLES_NE_LOCAL, 0x3, 0x1, BBOX\n",
      "TRACKER_CYCLES_NE_REMOTE, 0x3, 0x2, BBOX\n",
      "TRACKER_CYCLES_NE_ALL, 0x3, 0x3, BBOX\n",
      "TRACKER_OCCUPANCY_READS_LOCAL, 0x4, 0x4, BBOX\n",
      "TRACKER_OCCUPANCY_READS_REMOTE, 0x4, 0x8, BBOX\n",
      "TRACKER_OCCUPANCY_WRITES_LOCAL, 0x4, 0x10, BBOX\n",
      "TRACKER_OCCUPANCY_WRITES_REMOTE, 0x4, 0x20, BBOX\n",
      "TRACKER_OCCUPANCY_RW_LOCAL, 0x4, 0x14, BBOX\n",
      "TRACKER_OCCUPANCY_RW_REMOTE, 0x4, 0x28, BBOX\n",
      "TRACKER_OCCUPANCY_INVITOE_LOCAL, 0x4, 0x40, BBOX\n",
      "TRACKER_OCCUPANCY_INVITOE_REMOTE, 0x4, 0x80, BBOX\n",
      "TRACKER_OCCUPANCY_ALL_LOCAL, 0x4, 0x54, BBOX\n",
      "TRACKER_OCCUPANCY_ALL_REMOTE, 0x4, 0xA8, BBOX\n",
      "TRACKER_PENDING_OCCUPANCY_LOCAL, 0x5, 0x1, BBOX\n",
      "TRACKER_PENDING_OCCUPANCY_REMOTE, 0x5, 0x2, BBOX\n",
      "TRACKER_PENDING_OCCUPANCY_ALL, 0x5, 0x3, BBOX\n",
      "TXR_AD_CYCLES_FULL_SCHED0, 0x2A, 0x1, BBOX\n",
      "TXR_AD_CYCLES_FULL_SCHED1, 0x2A, 0x2, BBOX\n",
      "TXR_AD_CYCLES_FULL_ALL, 0x2A, 0x3, BBOX\n",
      "TXR_AK, 0xE, 0x0, BBOX\n",
      "TXR_AK_CYCLES_FULL_SCHED0, 0x32, 0x1, BBOX\n",
      "TXR_AK_CYCLES_FULL_SCHED1, 0x32, 0x2, BBOX\n",
      "TXR_AK_CYCLES_FULL_ALL, 0x32, 0x3, BBOX\n",
      "TXR_BL_DRS_CACHE, 0x10, 0x1, BBOX\n",
      "TXR_BL_DRS_CORE, 0x10, 0x2, BBOX\n",
      "TXR_BL_DRS_QPI, 0x10, 0x4, BBOX\n",
      "TXR_BL_CYCLES_FULL_SCHED0, 0x36, 0x1, BBOX\n",
      "TXR_BL_CYCLES_FULL_SCHED1, 0x36, 0x2, BBOX\n",
      "TXR_BL_CYCLES_FULL_ALL, 0x36, 0x3, BBOX\n",
      "TXR_BL_OCCUPANCY, 0x34, 0x0, BBOX\n",
      "TXR_STARVED_AK, 0x6D, 0x1, BBOX\n",
      "TXR_STARVED_BL, 0x6D, 0x2, BBOX\n",
      "DRAM_CLOCKTICKS, 0x0, 0x0, MBOX\n",
      "ACT_COUNT_RD, 0x1, 0x1, MBOX\n",
      "ACT_COUNT_WR, 0x1, 0x2, MBOX\n",
      "ACT_COUNT_BYP, 0x1, 0x8, MBOX\n",
      "BYP_CMDS_ACT, 0xA1, 0x1, MBOX\n",
      "BYP_CMDS_CAS, 0xA1, 0x2, MBOX\n",
      "BYP_CMDS_PRE, 0xA1, 0x4, MBOX\n",
      "CAS_COUNT_RD_REG, 0x4, 0x1, MBOX\n",
      "CAS_COUNT_RD_UNDERFILL, 0x4, 0x2, MBOX\n",
      "CAS_COUNT_RD, 0x4, 0x3, MBOX\n",
      "CAS_COUNT_RD_WMM, 0x4, 0x10, MBOX\n",
      "CAS_COUNT_RD_RMM, 0x4, 0x20, MBOX\n",
      "CAS_COUNT_WR_WMM, 0x4, 0x4, MBOX\n",
      "CAS_COUNT_WR_RMM, 0x4, 0x8, MBOX\n",
      "CAS_COUNT_WR, 0x4, 0xC, MBOX\n",
      "CAS_COUNT_ALL, 0x4, 0xF, MBOX\n",
      "DRAM_PRE_ALL, 0x6, 0x0, MBOX\n",
      "DRAM_REFRESH_PANIC, 0x5, 0x2, MBOX\n",
      "DRAM_REFRESH_HIGH, 0x5, 0x4, MBOX\n",
      "ECC_CORRECTABLE_ERRORS, 0x9, 0x0, MBOX\n",
      "MAJOR_MODES_READ, 0x7, 0x1, MBOX\n",
      "MAJOR_MODES_WRITE, 0x7, 0x2, MBOX\n",
      "MAJOR_MODES_PARTIAL, 0x7, 0x3, MBOX\n",
      "MAJOR_MODES_ISOCH, 0x7, 0x4, MBOX\n",
      "POWER_CHANNEL_DLLOFF, 0x84, 0x0, MBOX\n",
      "POWER_CHANNEL_PPD, 0x85, 0x0, MBOX\n",
      "POWER_CKE_CYCLES_RANK0, 0x83, 0x1, MBOX\n",
      "POWER_CKE_CYCLES_RANK1, 0x83, 0x2, MBOX\n",
      "POWER_CKE_CYCLES_RANK2, 0x83, 0x4, MBOX\n",
      "POWER_CKE_CYCLES_RANK3, 0x83, 0x8, MBOX\n",
      "POWER_CKE_CYCLES_RANK4, 0x83, 0x10, MBOX\n",
      "POWER_CKE_CYCLES_RANK5, 0x83, 0x20, MBOX\n",
      "POWER_CKE_CYCLES_RANK6, 0x83, 0x40, MBOX\n",
      "POWER_CKE_CYCLES_RANK7, 0x83, 0x80, MBOX\n",
      "POWER_CRITICAL_THROTTLE_CYCLES, 0x86, 0x0, MBOX\n",
      "POWER_PCU_THROTTLING, 0x42, 0x0, MBOX\n",
      "POWER_SELF_REFRESH, 0x43, 0x0, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK0, 0x41, 0x1, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK1, 0x41, 0x2, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK2, 0x41, 0x4, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK3, 0x41, 0x8, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK4, 0x41, 0x10, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK5, 0x41, 0x20, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK6, 0x41, 0x40, MBOX\n",
      "POWER_THROTTLE_CYCLES_RANK7, 0x41, 0x80, MBOX\n",
      "PREEMPTION_RD_PREEMPT_RD, 0x8, 0x1, MBOX\n",
      "PREEMPTION_RD_PREEMPT_WR, 0x8, 0x2, MBOX\n",
      "PRE_COUNT_PAGE_MISS, 0x2, 0x1, MBOX\n",
      "PRE_COUNT_PAGE_CLOSE, 0x2, 0x2, MBOX\n",
      "PRE_COUNT_RD, 0x2, 0x4, MBOX\n",
      "PRE_COUNT_WR, 0x2, 0x8, MBOX\n",
      "PRE_COUNT_BYP, 0x2, 0x10, MBOX\n",
      "RD_CAS_PRIO_LOW, 0xA0, 0x1, MBOX\n",
      "RD_CAS_PRIO_MED, 0xA0, 0x2, MBOX\n",
      "RD_CAS_PRIO_HIGH, 0xA0, 0x4, MBOX\n",
      "RD_CAS_PRIO_PANIC, 0xA0, 0x8, MBOX\n",
      "RD_CAS_RANK0_BANK0, 0xB0, 0x0, MBOX\n",
      "RD_CAS_RANK0_BANK1, 0xB0, 0x1, MBOX\n",
      "RD_CAS_RANK0_BANK2, 0xB0, 0x2, MBOX\n",
      "RD_CAS_RANK0_BANK3, 0xB0, 0x3, MBOX\n",
      "RD_CAS_RANK0_BANK4, 0xB0, 0x4, MBOX\n",
      "RD_CAS_RANK0_BANK5, 0xB0, 0x5, MBOX\n",
      "RD_CAS_RANK0_BANK6, 0xB0, 0x6, MBOX\n",
      "RD_CAS_RANK0_BANK7, 0xB0, 0x7, MBOX\n",
      "RD_CAS_RANK0_BANK8, 0xB0, 0x8, MBOX\n",
      "RD_CAS_RANK0_BANK9, 0xB0, 0x9, MBOX\n",
      "RD_CAS_RANK0_BANK10, 0xB0, 0xA, MBOX\n",
      "RD_CAS_RANK0_BANK11, 0xB0, 0xB, MBOX\n",
      "RD_CAS_RANK0_BANK12, 0xB0, 0xC, MBOX\n",
      "RD_CAS_RANK0_BANK13, 0xB0, 0xD, MBOX\n",
      "RD_CAS_RANK0_BANK14, 0xB0, 0xE, MBOX\n",
      "RD_CAS_RANK0_BANK15, 0xB0, 0xF, MBOX\n",
      "RD_CAS_RANK0_ALLBANKS, 0xB0, 0x10, MBOX\n",
      "RD_CAS_RANK0_BANKG0, 0xB0, 0x11, MBOX\n",
      "RD_CAS_RANK0_BANKG1, 0xB0, 0x12, MBOX\n",
      "RD_CAS_RANK0_BANKG2, 0xB0, 0x13, MBOX\n",
      "RD_CAS_RANK0_BANKG3, 0xB0, 0x14, MBOX\n",
      "RD_CAS_RANK1_BANK0, 0xB1, 0x0, MBOX\n",
      "RD_CAS_RANK1_BANK1, 0xB1, 0x1, MBOX\n",
      "RD_CAS_RANK1_BANK2, 0xB1, 0x2, MBOX\n",
      "RD_CAS_RANK1_BANK3, 0xB1, 0x3, MBOX\n",
      "RD_CAS_RANK1_BANK4, 0xB1, 0x4, MBOX\n",
      "RD_CAS_RANK1_BANK5, 0xB1, 0x5, MBOX\n",
      "RD_CAS_RANK1_BANK6, 0xB1, 0x6, MBOX\n",
      "RD_CAS_RANK1_BANK7, 0xB1, 0x7, MBOX\n",
      "RD_CAS_RANK1_BANK8, 0xB1, 0x8, MBOX\n",
      "RD_CAS_RANK1_BANK9, 0xB1, 0x9, MBOX\n",
      "RD_CAS_RANK1_BANK10, 0xB1, 0xA, MBOX\n",
      "RD_CAS_RANK1_BANK11, 0xB1, 0xB, MBOX\n",
      "RD_CAS_RANK1_BANK12, 0xB1, 0xC, MBOX\n",
      "RD_CAS_RANK1_BANK13, 0xB1, 0xD, MBOX\n",
      "RD_CAS_RANK1_BANK14, 0xB1, 0xE, MBOX\n",
      "RD_CAS_RANK1_BANK15, 0xB1, 0xF, MBOX\n",
      "RD_CAS_RANK1_ALLBANKS, 0xB1, 0x10, MBOX\n",
      "RD_CAS_RANK1_BANKG0, 0xB1, 0x11, MBOX\n",
      "RD_CAS_RANK1_BANKG1, 0xB1, 0x12, MBOX\n",
      "RD_CAS_RANK1_BANKG2, 0xB1, 0x13, MBOX\n",
      "RD_CAS_RANK1_BANKG3, 0xB1, 0x14, MBOX\n",
      "RD_CAS_RANK2_BANK0, 0xB2, 0x0, MBOX\n",
      "RD_CAS_RANK2_BANK1, 0xB2, 0x1, MBOX\n",
      "RD_CAS_RANK2_BANK2, 0xB2, 0x2, MBOX\n",
      "RD_CAS_RANK2_BANK3, 0xB2, 0x3, MBOX\n",
      "RD_CAS_RANK2_BANK4, 0xB2, 0x4, MBOX\n",
      "RD_CAS_RANK2_BANK5, 0xB2, 0x5, MBOX\n",
      "RD_CAS_RANK2_BANK6, 0xB2, 0x6, MBOX\n",
      "RD_CAS_RANK2_BANK7, 0xB2, 0x7, MBOX\n",
      "RD_CAS_RANK2_BANK8, 0xB2, 0x8, MBOX\n",
      "RD_CAS_RANK2_BANK9, 0xB2, 0x9, MBOX\n",
      "RD_CAS_RANK2_BANK10, 0xB2, 0xA, MBOX\n",
      "RD_CAS_RANK2_BANK11, 0xB2, 0xB, MBOX\n",
      "RD_CAS_RANK2_BANK12, 0xB2, 0xC, MBOX\n",
      "RD_CAS_RANK2_BANK13, 0xB2, 0xD, MBOX\n",
      "RD_CAS_RANK2_BANK14, 0xB2, 0xE, MBOX\n",
      "RD_CAS_RANK2_BANK15, 0xB2, 0xF, MBOX\n",
      "RD_CAS_RANK2_ALLBANKS, 0xB2, 0x10, MBOX\n",
      "RD_CAS_RANK2_BANKG0, 0xB2, 0x11, MBOX\n",
      "RD_CAS_RANK2_BANKG1, 0xB2, 0x12, MBOX\n",
      "RD_CAS_RANK2_BANKG2, 0xB2, 0x13, MBOX\n",
      "RD_CAS_RANK2_BANKG3, 0xB2, 0x14, MBOX\n",
      "RD_CAS_RANK3_BANK0, 0xB3, 0x0, MBOX\n",
      "RD_CAS_RANK3_BANK1, 0xB3, 0x1, MBOX\n",
      "RD_CAS_RANK3_BANK2, 0xB3, 0x2, MBOX\n",
      "RD_CAS_RANK3_BANK3, 0xB3, 0x3, MBOX\n",
      "RD_CAS_RANK3_BANK4, 0xB3, 0x4, MBOX\n",
      "RD_CAS_RANK3_BANK5, 0xB3, 0x5, MBOX\n",
      "RD_CAS_RANK3_BANK6, 0xB3, 0x6, MBOX\n",
      "RD_CAS_RANK3_BANK7, 0xB3, 0x7, MBOX\n",
      "RD_CAS_RANK3_BANK8, 0xB3, 0x8, MBOX\n",
      "RD_CAS_RANK3_BANK9, 0xB3, 0x9, MBOX\n",
      "RD_CAS_RANK3_BANK10, 0xB3, 0xA, MBOX\n",
      "RD_CAS_RANK3_BANK11, 0xB3, 0xB, MBOX\n",
      "RD_CAS_RANK3_BANK12, 0xB3, 0xC, MBOX\n",
      "RD_CAS_RANK3_BANK13, 0xB3, 0xD, MBOX\n",
      "RD_CAS_RANK3_BANK14, 0xB3, 0xE, MBOX\n",
      "RD_CAS_RANK3_BANK15, 0xB3, 0xF, MBOX\n",
      "RD_CAS_RANK3_ALLBANKS, 0xB3, 0x10, MBOX\n",
      "RD_CAS_RANK3_BANKG0, 0xB3, 0x11, MBOX\n",
      "RD_CAS_RANK3_BANKG1, 0xB3, 0x12, MBOX\n",
      "RD_CAS_RANK3_BANKG2, 0xB3, 0x13, MBOX\n",
      "RD_CAS_RANK3_BANKG3, 0xB3, 0x14, MBOX\n",
      "RD_CAS_RANK4_BANK0, 0xB4, 0x0, MBOX\n",
      "RD_CAS_RANK4_BANK1, 0xB4, 0x1, MBOX\n",
      "RD_CAS_RANK4_BANK2, 0xB4, 0x2, MBOX\n",
      "RD_CAS_RANK4_BANK3, 0xB4, 0x3, MBOX\n",
      "RD_CAS_RANK4_BANK4, 0xB4, 0x4, MBOX\n",
      "RD_CAS_RANK4_BANK5, 0xB4, 0x5, MBOX\n",
      "RD_CAS_RANK4_BANK6, 0xB4, 0x6, MBOX\n",
      "RD_CAS_RANK4_BANK7, 0xB4, 0x7, MBOX\n",
      "RD_CAS_RANK4_BANK8, 0xB4, 0x8, MBOX\n",
      "RD_CAS_RANK4_BANK9, 0xB4, 0x9, MBOX\n",
      "RD_CAS_RANK4_BANK10, 0xB4, 0xA, MBOX\n",
      "RD_CAS_RANK4_BANK11, 0xB4, 0xB, MBOX\n",
      "RD_CAS_RANK4_BANK12, 0xB4, 0xC, MBOX\n",
      "RD_CAS_RANK4_BANK13, 0xB4, 0xD, MBOX\n",
      "RD_CAS_RANK4_BANK14, 0xB4, 0xE, MBOX\n",
      "RD_CAS_RANK4_BANK15, 0xB4, 0xF, MBOX\n",
      "RD_CAS_RANK4_ALLBANKS, 0xB4, 0x10, MBOX\n",
      "RD_CAS_RANK4_BANKG0, 0xB4, 0x11, MBOX\n",
      "RD_CAS_RANK4_BANKG1, 0xB4, 0x12, MBOX\n",
      "RD_CAS_RANK4_BANKG2, 0xB4, 0x13, MBOX\n",
      "RD_CAS_RANK4_BANKG3, 0xB4, 0x14, MBOX\n",
      "RD_CAS_RANK5_BANK0, 0xB5, 0x0, MBOX\n",
      "RD_CAS_RANK5_BANK1, 0xB5, 0x1, MBOX\n",
      "RD_CAS_RANK5_BANK2, 0xB5, 0x2, MBOX\n",
      "RD_CAS_RANK5_BANK3, 0xB5, 0x3, MBOX\n",
      "RD_CAS_RANK5_BANK4, 0xB5, 0x4, MBOX\n",
      "RD_CAS_RANK5_BANK5, 0xB5, 0x5, MBOX\n",
      "RD_CAS_RANK5_BANK6, 0xB5, 0x6, MBOX\n",
      "RD_CAS_RANK5_BANK7, 0xB5, 0x7, MBOX\n",
      "RD_CAS_RANK5_BANK8, 0xB5, 0x8, MBOX\n",
      "RD_CAS_RANK5_BANK9, 0xB5, 0x9, MBOX\n",
      "RD_CAS_RANK5_BANK10, 0xB5, 0xA, MBOX\n",
      "RD_CAS_RANK5_BANK11, 0xB5, 0xB, MBOX\n",
      "RD_CAS_RANK5_BANK12, 0xB5, 0xC, MBOX\n",
      "RD_CAS_RANK5_BANK13, 0xB5, 0xD, MBOX\n",
      "RD_CAS_RANK5_BANK14, 0xB5, 0xE, MBOX\n",
      "RD_CAS_RANK5_BANK15, 0xB5, 0xF, MBOX\n",
      "RD_CAS_RANK5_ALLBANKS, 0xB5, 0x10, MBOX\n",
      "RD_CAS_RANK5_BANKG0, 0xB5, 0x11, MBOX\n",
      "RD_CAS_RANK5_BANKG1, 0xB5, 0x12, MBOX\n",
      "RD_CAS_RANK5_BANKG2, 0xB5, 0x13, MBOX\n",
      "RD_CAS_RANK5_BANKG3, 0xB5, 0x14, MBOX\n",
      "RD_CAS_RANK6_BANK0, 0xB6, 0x0, MBOX\n",
      "RD_CAS_RANK6_BANK1, 0xB6, 0x1, MBOX\n",
      "RD_CAS_RANK6_BANK2, 0xB6, 0x2, MBOX\n",
      "RD_CAS_RANK6_BANK3, 0xB6, 0x3, MBOX\n",
      "RD_CAS_RANK6_BANK4, 0xB6, 0x4, MBOX\n",
      "RD_CAS_RANK6_BANK5, 0xB6, 0x5, MBOX\n",
      "RD_CAS_RANK6_BANK6, 0xB6, 0x6, MBOX\n",
      "RD_CAS_RANK6_BANK7, 0xB6, 0x7, MBOX\n",
      "RD_CAS_RANK6_BANK8, 0xB6, 0x8, MBOX\n",
      "RD_CAS_RANK6_BANK9, 0xB6, 0x9, MBOX\n",
      "RD_CAS_RANK6_BANK10, 0xB6, 0xA, MBOX\n",
      "RD_CAS_RANK6_BANK11, 0xB6, 0xB, MBOX\n",
      "RD_CAS_RANK6_BANK12, 0xB6, 0xC, MBOX\n",
      "RD_CAS_RANK6_BANK13, 0xB6, 0xD, MBOX\n",
      "RD_CAS_RANK6_BANK14, 0xB6, 0xE, MBOX\n",
      "RD_CAS_RANK6_BANK15, 0xB6, 0xF, MBOX\n",
      "RD_CAS_RANK6_ALLBANKS, 0xB6, 0x10, MBOX\n",
      "RD_CAS_RANK6_BANKG0, 0xB6, 0x11, MBOX\n",
      "RD_CAS_RANK6_BANKG1, 0xB6, 0x12, MBOX\n",
      "RD_CAS_RANK6_BANKG2, 0xB6, 0x13, MBOX\n",
      "RD_CAS_RANK6_BANKG3, 0xB6, 0x14, MBOX\n",
      "RD_CAS_RANK7_BANK0, 0xB7, 0x0, MBOX\n",
      "RD_CAS_RANK7_BANK1, 0xB7, 0x1, MBOX\n",
      "RD_CAS_RANK7_BANK2, 0xB7, 0x2, MBOX\n",
      "RD_CAS_RANK7_BANK3, 0xB7, 0x3, MBOX\n",
      "RD_CAS_RANK7_BANK4, 0xB7, 0x4, MBOX\n",
      "RD_CAS_RANK7_BANK5, 0xB7, 0x5, MBOX\n",
      "RD_CAS_RANK7_BANK6, 0xB7, 0x6, MBOX\n",
      "RD_CAS_RANK7_BANK7, 0xB7, 0x7, MBOX\n",
      "RD_CAS_RANK7_BANK8, 0xB7, 0x8, MBOX\n",
      "RD_CAS_RANK7_BANK9, 0xB7, 0x9, MBOX\n",
      "RD_CAS_RANK7_BANK10, 0xB7, 0xA, MBOX\n",
      "RD_CAS_RANK7_BANK11, 0xB7, 0xB, MBOX\n",
      "RD_CAS_RANK7_BANK12, 0xB7, 0xC, MBOX\n",
      "RD_CAS_RANK7_BANK13, 0xB7, 0xD, MBOX\n",
      "RD_CAS_RANK7_BANK14, 0xB7, 0xE, MBOX\n",
      "RD_CAS_RANK7_BANK15, 0xB7, 0xF, MBOX\n",
      "RD_CAS_RANK7_ALLBANKS, 0xB7, 0x10, MBOX\n",
      "RD_CAS_RANK7_BANKG0, 0xB7, 0x11, MBOX\n",
      "RD_CAS_RANK7_BANKG1, 0xB7, 0x12, MBOX\n",
      "RD_CAS_RANK7_BANKG2, 0xB7, 0x13, MBOX\n",
      "RD_CAS_RANK7_BANKG3, 0xB7, 0x14, MBOX\n",
      "RPQ_CYCLES_NE, 0x11, 0x0, MBOX\n",
      "RPQ_INSERTS, 0x10, 0x0, MBOX\n",
      "RPQ_CYCLES_FULL, 0x12, 0x0, MBOX\n",
      "VMSE_MXB_WR_OCCUPANCY, 0x91, 0x0, MBOX\n",
      "VMSE_WR_PUSH_WMM, 0x90, 0x1, MBOX\n",
      "VMSE_WR_PUSH_RMM, 0x90, 0x2, MBOX\n",
      "WMM_TO_RMM_LOW_THRESH, 0xC0, 0x1, MBOX\n",
      "WMM_TO_RMM_STARVE, 0xC0, 0x2, MBOX\n",
      "WMM_TO_RMM_VMSE_RETRY, 0xC0, 0x4, MBOX\n",
      "WPQ_INSERTS, 0x20, 0x0, MBOX\n",
      "WPQ_CYCLES_FULL, 0x22, 0x0, MBOX\n",
      "WPQ_CYCLES_NE, 0x21, 0x0, MBOX\n",
      "WPQ_READ_HIT, 0x23, 0x0, MBOX\n",
      "WPQ_WRITE_HIT, 0x24, 0x0, MBOX\n",
      "WRONG_MM, 0xC1, 0x0, MBOX\n",
      "WR_CAS_RANK0_BANK0, 0xB8, 0x0, MBOX\n",
      "WR_CAS_RANK0_BANK1, 0xB8, 0x1, MBOX\n",
      "WR_CAS_RANK0_BANK2, 0xB8, 0x2, MBOX\n",
      "WR_CAS_RANK0_BANK3, 0xB8, 0x3, MBOX\n",
      "WR_CAS_RANK0_BANK4, 0xB8, 0x4, MBOX\n",
      "WR_CAS_RANK0_BANK5, 0xB8, 0x5, MBOX\n",
      "WR_CAS_RANK0_BANK6, 0xB8, 0x6, MBOX\n",
      "WR_CAS_RANK0_BANK7, 0xB8, 0x7, MBOX\n",
      "WR_CAS_RANK0_BANK8, 0xB8, 0x8, MBOX\n",
      "WR_CAS_RANK0_BANK9, 0xB8, 0x9, MBOX\n",
      "WR_CAS_RANK0_BANK10, 0xB8, 0xA, MBOX\n",
      "WR_CAS_RANK0_BANK11, 0xB8, 0xB, MBOX\n",
      "WR_CAS_RANK0_BANK12, 0xB8, 0xC, MBOX\n",
      "WR_CAS_RANK0_BANK13, 0xB8, 0xD, MBOX\n",
      "WR_CAS_RANK0_BANK14, 0xB8, 0xE, MBOX\n",
      "WR_CAS_RANK0_BANK15, 0xB8, 0xF, MBOX\n",
      "WR_CAS_RANK0_ALLBANKS, 0xB8, 0x10, MBOX\n",
      "WR_CAS_RANK0_BANKG0, 0xB8, 0x11, MBOX\n",
      "WR_CAS_RANK0_BANKG1, 0xB8, 0x12, MBOX\n",
      "WR_CAS_RANK0_BANKG2, 0xB8, 0x13, MBOX\n",
      "WR_CAS_RANK0_BANKG3, 0xB8, 0x14, MBOX\n",
      "WR_CAS_RANK1_BANK0, 0xB9, 0x0, MBOX\n",
      "WR_CAS_RANK1_BANK1, 0xB9, 0x1, MBOX\n",
      "WR_CAS_RANK1_BANK2, 0xB9, 0x2, MBOX\n",
      "WR_CAS_RANK1_BANK3, 0xB9, 0x3, MBOX\n",
      "WR_CAS_RANK1_BANK4, 0xB9, 0x4, MBOX\n",
      "WR_CAS_RANK1_BANK5, 0xB9, 0x5, MBOX\n",
      "WR_CAS_RANK1_BANK6, 0xB9, 0x6, MBOX\n",
      "WR_CAS_RANK1_BANK7, 0xB9, 0x7, MBOX\n",
      "WR_CAS_RANK1_BANK8, 0xB9, 0x8, MBOX\n",
      "WR_CAS_RANK1_BANK9, 0xB9, 0x9, MBOX\n",
      "WR_CAS_RANK1_BANK10, 0xB9, 0xA, MBOX\n",
      "WR_CAS_RANK1_BANK11, 0xB9, 0xB, MBOX\n",
      "WR_CAS_RANK1_BANK12, 0xB9, 0xC, MBOX\n",
      "WR_CAS_RANK1_BANK13, 0xB9, 0xD, MBOX\n",
      "WR_CAS_RANK1_BANK14, 0xB9, 0xE, MBOX\n",
      "WR_CAS_RANK1_BANK15, 0xB9, 0xF, MBOX\n",
      "WR_CAS_RANK1_ALLBANKS, 0xB9, 0x10, MBOX\n",
      "WR_CAS_RANK1_BANKG0, 0xB9, 0x11, MBOX\n",
      "WR_CAS_RANK1_BANKG1, 0xB9, 0x12, MBOX\n",
      "WR_CAS_RANK1_BANKG2, 0xB9, 0x13, MBOX\n",
      "WR_CAS_RANK1_BANKG3, 0xB9, 0x14, MBOX\n",
      "WR_CAS_RANK2_BANK0, 0xBA, 0x0, MBOX\n",
      "WR_CAS_RANK2_BANK1, 0xBA, 0x1, MBOX\n",
      "WR_CAS_RANK2_BANK2, 0xBA, 0x2, MBOX\n",
      "WR_CAS_RANK2_BANK3, 0xBA, 0x3, MBOX\n",
      "WR_CAS_RANK2_BANK4, 0xBA, 0x4, MBOX\n",
      "WR_CAS_RANK2_BANK5, 0xBA, 0x5, MBOX\n",
      "WR_CAS_RANK2_BANK6, 0xBA, 0x6, MBOX\n",
      "WR_CAS_RANK2_BANK7, 0xBA, 0x7, MBOX\n",
      "WR_CAS_RANK2_BANK8, 0xBA, 0x8, MBOX\n",
      "WR_CAS_RANK2_BANK9, 0xBA, 0x9, MBOX\n",
      "WR_CAS_RANK2_BANK10, 0xBA, 0xA, MBOX\n",
      "WR_CAS_RANK2_BANK11, 0xBA, 0xB, MBOX\n",
      "WR_CAS_RANK2_BANK12, 0xBA, 0xC, MBOX\n",
      "WR_CAS_RANK2_BANK13, 0xBA, 0xD, MBOX\n",
      "WR_CAS_RANK2_BANK14, 0xBA, 0xE, MBOX\n",
      "WR_CAS_RANK2_BANK15, 0xBA, 0xF, MBOX\n",
      "WR_CAS_RANK2_ALLBANKS, 0xBA, 0x10, MBOX\n",
      "WR_CAS_RANK2_BANKG0, 0xBA, 0x11, MBOX\n",
      "WR_CAS_RANK2_BANKG1, 0xBA, 0x12, MBOX\n",
      "WR_CAS_RANK2_BANKG2, 0xBA, 0x13, MBOX\n",
      "WR_CAS_RANK2_BANKG3, 0xBA, 0x14, MBOX\n",
      "WR_CAS_RANK3_BANK0, 0xBB, 0x0, MBOX\n",
      "WR_CAS_RANK3_BANK1, 0xBB, 0x1, MBOX\n",
      "WR_CAS_RANK3_BANK2, 0xBB, 0x2, MBOX\n",
      "WR_CAS_RANK3_BANK3, 0xBB, 0x3, MBOX\n",
      "WR_CAS_RANK3_BANK4, 0xBB, 0x4, MBOX\n",
      "WR_CAS_RANK3_BANK5, 0xBB, 0x5, MBOX\n",
      "WR_CAS_RANK3_BANK6, 0xBB, 0x6, MBOX\n",
      "WR_CAS_RANK3_BANK7, 0xBB, 0x7, MBOX\n",
      "WR_CAS_RANK3_BANK8, 0xBB, 0x8, MBOX\n",
      "WR_CAS_RANK3_BANK9, 0xBB, 0x9, MBOX\n",
      "WR_CAS_RANK3_BANK10, 0xBB, 0xA, MBOX\n",
      "WR_CAS_RANK3_BANK11, 0xBB, 0xB, MBOX\n",
      "WR_CAS_RANK3_BANK12, 0xBB, 0xC, MBOX\n",
      "WR_CAS_RANK3_BANK13, 0xBB, 0xD, MBOX\n",
      "WR_CAS_RANK3_BANK14, 0xBB, 0xE, MBOX\n",
      "WR_CAS_RANK3_BANK15, 0xBB, 0xF, MBOX\n",
      "WR_CAS_RANK3_ALLBANKS, 0xBB, 0x10, MBOX\n",
      "WR_CAS_RANK3_BANKG0, 0xBB, 0x11, MBOX\n",
      "WR_CAS_RANK3_BANKG1, 0xBB, 0x12, MBOX\n",
      "WR_CAS_RANK3_BANKG2, 0xBB, 0x13, MBOX\n",
      "WR_CAS_RANK3_BANKG3, 0xBB, 0x14, MBOX\n",
      "WR_CAS_RANK4_BANK0, 0xBC, 0x0, MBOX\n",
      "WR_CAS_RANK4_BANK1, 0xBC, 0x1, MBOX\n",
      "WR_CAS_RANK4_BANK2, 0xBC, 0x2, MBOX\n",
      "WR_CAS_RANK4_BANK3, 0xBC, 0x3, MBOX\n",
      "WR_CAS_RANK4_BANK4, 0xBC, 0x4, MBOX\n",
      "WR_CAS_RANK4_BANK5, 0xBC, 0x5, MBOX\n",
      "WR_CAS_RANK4_BANK6, 0xBC, 0x6, MBOX\n",
      "WR_CAS_RANK4_BANK7, 0xBC, 0x7, MBOX\n",
      "WR_CAS_RANK4_BANK8, 0xBC, 0x8, MBOX\n",
      "WR_CAS_RANK4_BANK9, 0xBC, 0x9, MBOX\n",
      "WR_CAS_RANK4_BANK10, 0xBC, 0xA, MBOX\n",
      "WR_CAS_RANK4_BANK11, 0xBC, 0xB, MBOX\n",
      "WR_CAS_RANK4_BANK12, 0xBC, 0xC, MBOX\n",
      "WR_CAS_RANK4_BANK13, 0xBC, 0xD, MBOX\n",
      "WR_CAS_RANK4_BANK14, 0xBC, 0xE, MBOX\n",
      "WR_CAS_RANK4_BANK15, 0xBC, 0xF, MBOX\n",
      "WR_CAS_RANK4_ALLBANKS, 0xBC, 0x10, MBOX\n",
      "WR_CAS_RANK4_BANKG0, 0xBC, 0x11, MBOX\n",
      "WR_CAS_RANK4_BANKG1, 0xBC, 0x12, MBOX\n",
      "WR_CAS_RANK4_BANKG2, 0xBC, 0x13, MBOX\n",
      "WR_CAS_RANK4_BANKG3, 0xBC, 0x14, MBOX\n",
      "WR_CAS_RANK5_BANK0, 0xBD, 0x0, MBOX\n",
      "WR_CAS_RANK5_BANK1, 0xBD, 0x1, MBOX\n",
      "WR_CAS_RANK5_BANK2, 0xBD, 0x2, MBOX\n",
      "WR_CAS_RANK5_BANK3, 0xBD, 0x3, MBOX\n",
      "WR_CAS_RANK5_BANK4, 0xBD, 0x4, MBOX\n",
      "WR_CAS_RANK5_BANK5, 0xBD, 0x5, MBOX\n",
      "WR_CAS_RANK5_BANK6, 0xBD, 0x6, MBOX\n",
      "WR_CAS_RANK5_BANK7, 0xBD, 0x7, MBOX\n",
      "WR_CAS_RANK5_BANK8, 0xBD, 0x8, MBOX\n",
      "WR_CAS_RANK5_BANK9, 0xBD, 0x9, MBOX\n",
      "WR_CAS_RANK5_BANK10, 0xBD, 0xA, MBOX\n",
      "WR_CAS_RANK5_BANK11, 0xBD, 0xB, MBOX\n",
      "WR_CAS_RANK5_BANK12, 0xBD, 0xC, MBOX\n",
      "WR_CAS_RANK5_BANK13, 0xBD, 0xD, MBOX\n",
      "WR_CAS_RANK5_BANK14, 0xBD, 0xE, MBOX\n",
      "WR_CAS_RANK5_BANK15, 0xBD, 0xF, MBOX\n",
      "WR_CAS_RANK5_ALLBANKS, 0xBD, 0x10, MBOX\n",
      "WR_CAS_RANK5_BANKG0, 0xBD, 0x11, MBOX\n",
      "WR_CAS_RANK5_BANKG1, 0xBD, 0x12, MBOX\n",
      "WR_CAS_RANK5_BANKG2, 0xBD, 0x13, MBOX\n",
      "WR_CAS_RANK5_BANKG3, 0xBD, 0x14, MBOX\n",
      "WR_CAS_RANK6_BANK0, 0xBE, 0x0, MBOX\n",
      "WR_CAS_RANK6_BANK1, 0xBE, 0x1, MBOX\n",
      "WR_CAS_RANK6_BANK2, 0xBE, 0x2, MBOX\n",
      "WR_CAS_RANK6_BANK3, 0xBE, 0x3, MBOX\n",
      "WR_CAS_RANK6_BANK4, 0xBE, 0x4, MBOX\n",
      "WR_CAS_RANK6_BANK5, 0xBE, 0x5, MBOX\n",
      "WR_CAS_RANK6_BANK6, 0xBE, 0x6, MBOX\n",
      "WR_CAS_RANK6_BANK7, 0xBE, 0x7, MBOX\n",
      "WR_CAS_RANK6_BANK8, 0xBE, 0x8, MBOX\n",
      "WR_CAS_RANK6_BANK9, 0xBE, 0x9, MBOX\n",
      "WR_CAS_RANK6_BANK10, 0xBE, 0xA, MBOX\n",
      "WR_CAS_RANK6_BANK11, 0xBE, 0xB, MBOX\n",
      "WR_CAS_RANK6_BANK12, 0xBE, 0xC, MBOX\n",
      "WR_CAS_RANK6_BANK13, 0xBE, 0xD, MBOX\n",
      "WR_CAS_RANK6_BANK14, 0xBE, 0xE, MBOX\n",
      "WR_CAS_RANK6_BANK15, 0xBE, 0xF, MBOX\n",
      "WR_CAS_RANK6_ALLBANKS, 0xBE, 0x10, MBOX\n",
      "WR_CAS_RANK6_BANKG0, 0xBE, 0x11, MBOX\n",
      "WR_CAS_RANK6_BANKG1, 0xBE, 0x12, MBOX\n",
      "WR_CAS_RANK6_BANKG2, 0xBE, 0x13, MBOX\n",
      "WR_CAS_RANK6_BANKG3, 0xBE, 0x14, MBOX\n",
      "WR_CAS_RANK7_BANK0, 0xBF, 0x0, MBOX\n",
      "WR_CAS_RANK7_BANK1, 0xBF, 0x1, MBOX\n",
      "WR_CAS_RANK7_BANK2, 0xBF, 0x2, MBOX\n",
      "WR_CAS_RANK7_BANK3, 0xBF, 0x3, MBOX\n",
      "WR_CAS_RANK7_BANK4, 0xBF, 0x4, MBOX\n",
      "WR_CAS_RANK7_BANK5, 0xBF, 0x5, MBOX\n",
      "WR_CAS_RANK7_BANK6, 0xBF, 0x6, MBOX\n",
      "WR_CAS_RANK7_BANK7, 0xBF, 0x7, MBOX\n",
      "WR_CAS_RANK7_BANK8, 0xBF, 0x8, MBOX\n",
      "WR_CAS_RANK7_BANK9, 0xBF, 0x9, MBOX\n",
      "WR_CAS_RANK7_BANK10, 0xBF, 0xA, MBOX\n",
      "WR_CAS_RANK7_BANK11, 0xBF, 0xB, MBOX\n",
      "WR_CAS_RANK7_BANK12, 0xBF, 0xC, MBOX\n",
      "WR_CAS_RANK7_BANK13, 0xBF, 0xD, MBOX\n",
      "WR_CAS_RANK7_BANK14, 0xBF, 0xE, MBOX\n",
      "WR_CAS_RANK7_BANK15, 0xBF, 0xF, MBOX\n",
      "WR_CAS_RANK7_ALLBANKS, 0xBF, 0x10, MBOX\n",
      "WR_CAS_RANK7_BANKG0, 0xBF, 0x11, MBOX\n",
      "WR_CAS_RANK7_BANKG1, 0xBF, 0x12, MBOX\n",
      "WR_CAS_RANK7_BANKG2, 0xBF, 0x13, MBOX\n",
      "WR_CAS_RANK7_BANKG3, 0xBF, 0x14, MBOX\n",
      "PBOX_CLOCKTICKS, 0x1, 0x0, PBOX\n",
      "IIO_CREDIT_PRQ_QPI0, 0x2D, 0x1, PBOX0|PBOX1\n",
      "IIO_CREDIT_PRQ_QPI1, 0x2D, 0x2, PBOX0|PBOX1\n",
      "IIO_CREDIT_ISOCH_QPI0, 0x2D, 0x4, PBOX0|PBOX1\n",
      "IIO_CREDIT_ISOCH_QPI1, 0x2D, 0x8, PBOX0|PBOX1\n",
      "RING_AD_USED_CW_EVEN, 0x7, 0x1, PBOX\n",
      "RING_AD_USED_CW_ODD, 0x7, 0x2, PBOX\n",
      "RING_AD_USED_CW, 0x7, 0x3, PBOX\n",
      "RING_AD_USED_CCW_EVEN, 0x7, 0x4, PBOX\n",
      "RING_AD_USED_CCW_ODD, 0x7, 0x8, PBOX\n",
      "RING_AD_USED_CCW, 0x7, 0xC, PBOX\n",
      "RING_AK_BOUNCES_UP, 0x12, 0x1, PBOX\n",
      "RING_AK_BOUNCES_DN, 0x12, 0x2, PBOX\n",
      "RING_AK_USED_CW_EVEN, 0x8, 0x1, PBOX\n",
      "RING_AK_USED_CW_ODD, 0x8, 0x2, PBOX\n",
      "RING_AK_USED_CW, 0x8, 0x3, PBOX\n",
      "RING_AK_USED_CCW_EVEN, 0x8, 0x4, PBOX\n",
      "RING_AK_USED_CCW_ODD, 0x8, 0x8, PBOX\n",
      "RING_AK_USED_CCW, 0x8, 0xC, PBOX\n",
      "RING_BL_USED_CW_EVEN, 0x9, 0x1, PBOX\n",
      "RING_BL_USED_CW_ODD, 0x9, 0x2, PBOX\n",
      "RING_BL_USED_CW, 0x9, 0x3, PBOX\n",
      "RING_BL_USED_CCW_EVEN, 0x9, 0x4, PBOX\n",
      "RING_BL_USED_CCW_ODD, 0x9, 0x8, PBOX\n",
      "RING_BL_USED_CCW, 0x9, 0xC, PBOX\n",
      "RING_IV_USED_CW, 0xA, 0x3, PBOX\n",
      "RING_IV_USED_CCW, 0xA, 0xC, PBOX\n",
      "RING_IV_USED_ANY, 0xA, 0xF, PBOX\n",
      "RXR_CYCLES_NE_NCB, 0x10, 0x10, PBOX0|PBOX1\n",
      "RXR_CYCLES_NE_NCS, 0x10, 0x20, PBOX0|PBOX1\n",
      "RXR_INSERTS_NCB, 0x11, 0x10, PBOX0|PBOX1\n",
      "RXR_INSERTS_NCS, 0x11, 0x20, PBOX0|PBOX1\n",
      "RXR_OCCUPANCY_DRS, 0x13, 0x8, PBOX0\n",
      "TXR_CYCLES_FULL_AD, 0x25, 0x1, PBOX0\n",
      "TXR_CYCLES_FULL_AK, 0x25, 0x2, PBOX0\n",
      "TXR_CYCLES_FULL_BL, 0x25, 0x4, PBOX0\n",
      "TXR_CYCLES_NE_AD, 0x23, 0x1, PBOX0\n",
      "TXR_CYCLES_NE_AK, 0x23, 0x2, PBOX0\n",
      "TXR_CYCLES_NE_BL, 0x23, 0x4, PBOX0\n",
      "TXR_NACK_CW_DN_AD, 0x26, 0x1, PBOX0|PBOX1\n",
      "TXR_NACK_CW_DN_BL, 0x26, 0x2, PBOX0|PBOX1\n",
      "TXR_NACK_CW_DN_AK, 0x26, 0x4, PBOX0|PBOX1\n",
      "TXR_NACK_CW_UP_AD, 0x26, 0x8, PBOX0|PBOX1\n",
      "TXR_NACK_CW_UP_BL, 0x26, 0x10, PBOX0|PBOX1\n",
      "TXR_NACK_CW_UP_AK, 0x26, 0x20, PBOX0|PBOX1\n",
      "SBO0_CREDITS_ACQUIRED_AD, 0x28, 0x1, PBOX0|PBOX1\n",
      "SBO0_CREDITS_ACQUIRED_BL, 0x28, 0x2, PBOX0|PBOX1\n",
      "STALL_NO_SBO_CREDIT_SBO0_AD, 0x2C, 0x1, PBOX0|PBOX1\n",
      "STALL_NO_SBO_CREDIT_SBO1_AD, 0x2C, 0x2, PBOX0|PBOX1\n",
      "STALL_NO_SBO_CREDIT_SBO0_BL, 0x2C, 0x4, PBOX0|PBOX1\n",
      "STALL_NO_SBO_CREDIT_SBO0_BL, 0x2C, 0x8, PBOX0|PBOX1\n",
      "CACHE_TOTAL_OCCUPANCY_ANY, 0x12, 0x1, IBOX\n",
      "CACHE_TOTAL_OCCUPANCY_SOURCE, 0x12, 0x2, IBOX\n",
      "COHERENT_OPS_PCIRDCUR, 0x13, 0x1, IBOX\n",
      "COHERENT_OPS_CRD, 0x13, 0x2, IBOX\n",
      "COHERENT_OPS_DRD, 0x13, 0x4, IBOX\n",
      "COHERENT_OPS_RFO, 0x13, 0x8, IBOX\n",
      "COHERENT_OPS_PCITOM, 0x13, 0x10, IBOX\n",
      "COHERENT_OPS_PCIDCAHINT, 0x13, 0x20, IBOX\n",
      "COHERENT_OPS_WBMTOI, 0x13, 0x40, IBOX\n",
      "COHERENT_OPS_CLFLUSH, 0x13, 0x80, IBOX\n",
      "MISC0_FAST_REQ, 0x14, 0x1, IBOX\n",
      "MISC0_FAST_REJ, 0x14, 0x2, IBOX\n",
      "MISC0_2ND_RD_INSERT, 0x14, 0x4, IBOX\n",
      "MISC0_2ND_WR_INSERT, 0x14, 0x8, IBOX\n",
      "MISC0_2ND_ATOMIC_INSERT, 0x14, 0x10, IBOX\n",
      "MISC0_FAST_XFER, 0x14, 0x20, IBOX\n",
      "MISC0_PF_ACK_HINT, 0x14, 0x40, IBOX\n",
      "MISC0_PF_TIMEOUT, 0x14, 0x80, IBOX\n",
      "MISC1_SLOW_I, 0x15, 0x1, IBOX\n",
      "MISC1_SLOW_S, 0x15, 0x2, IBOX\n",
      "MISC1_SLOW_E, 0x15, 0x4, IBOX\n",
      "MISC1_SLOW_M, 0x15, 0x8, IBOX\n",
      "MISC1_LOST_FWD, 0x15, 0x10, IBOX\n",
      "MISC1_SEC_RCVD_INVLD, 0x15, 0x20, IBOX\n",
      "MISC1_SEC_RCVD_VLD, 0x15, 0x40, IBOX\n",
      "MISC1_DATA_THROTTLE, 0x15, 0x80, IBOX\n",
      "SNOOP_RESP_MISS, 0x17, 0x1, IBOX\n",
      "SNOOP_RESP_HIT_I, 0x17, 0x2, IBOX\n",
      "SNOOP_RESP_HIT_ES, 0x17, 0x4, IBOX\n",
      "SNOOP_RESP_HIT_M, 0x17, 0x8, IBOX\n",
      "SNOOP_RESP_SNPCODE, 0x17, 0x10, IBOX\n",
      "SNOOP_RESP_SNPDATA, 0x17, 0x20, IBOX\n",
      "SNOOP_RESP_SNPINV, 0x17, 0x40, IBOX\n",
      "TRANSACTIONS_READS, 0x16, 0x1, IBOX\n",
      "TRANSACTIONS_WRITES, 0x16, 0x2, IBOX\n",
      "TRANSACTIONS_RD_PREF, 0x16, 0x4, IBOX\n",
      "TRANSACTIONS_WR_PREF, 0x16, 0x8, IBOX\n",
      "TRANSACTIONS_ALL_READS, 0x16, 0x5, IBOX\n",
      "TRANSACTIONS_ALL_WRITES, 0x16, 0xA, IBOX\n",
      "TRANSACTIONS_ATOMIC, 0x16, 0x10, IBOX\n",
      "TRANSACTIONS_OTHER, 0x16, 0x20, IBOX\n",
      "TRANSACTIONS_ORDERINGQ, 0x16, 0x40, IBOX\n",
      "RXR_AK_INSERTS, 0xA, 0x0, IBOX\n",
      "RXR_BL_DRS_CYCLES_FULL, 0x4, 0x0, IBOX\n",
      "RXR_BL_DRS_INSERTS, 0x1, 0x0, IBOX\n",
      "RXR_BL_DRS_OCCUPANCY, 0x7, 0x0, IBOX\n",
      "RXR_BL_NCB_CYCLES_FULL, 0x5, 0x0, IBOX\n",
      "RXR_BL_NCB_INSERTS, 0x2, 0x0, IBOX\n",
      "RXR_BL_NCB_OCCUPANCY, 0x8, 0x0, IBOX\n",
      "RXR_BL_NCS_CYCLES_FULL, 0x6, 0x0, IBOX\n",
      "RXR_BL_NCS_INSERTS, 0x3, 0x0, IBOX\n",
      "RXR_BL_NCS_OCCUPANCY, 0x9, 0x0, IBOX\n",
      "TXR_AD_STALL_CREDIT_CYCLES, 0x18, 0x0, IBOX\n",
      "TXR_BL_STALL_CREDIT_CYCLES, 0x19, 0x0, IBOX\n",
      "TXR_DATA_INSERTS_NCB, 0xE, 0x0, IBOX\n",
      "TXR_DATA_INSERTS_NCS, 0xF, 0x0, IBOX\n",
      "TXR_REQUEST_OCCUPANCY, 0xD, 0x0, IBOX\n",
      "RBOX_CLOCKTICK, 0x1, 0x0, RBOX\n",
      "C_HI_AD_CREDITS_EMPTY_CBO8, 0x1F, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO9, 0x1F, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO10, 0x1F, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO11, 0x1F, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO12, 0x1F, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO13, 0x1F, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO14_16, 0x1F, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_HI_AD_CREDITS_EMPTY_CBO15_17, 0x1F, 0x80, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO0, 0x22, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO1, 0x22, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO2, 0x22, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO3, 0x22, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO4, 0x22, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO5, 0x22, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO6, 0x22, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "C_LO_AD_CREDITS_EMPTY_CBO7, 0x22, 0x80, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "HA_R2_BL_CREDITS_EMPTY_HA0, 0x2D, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "HA_R2_BL_CREDITS_EMPTY_HA1, 0x2D, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "HA_R2_BL_CREDITS_EMPTY_R2_NCB, 0x2D, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "HA_R2_BL_CREDITS_EMPTY_R2_NCS, 0x2D, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VNA, 0x20, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN0_HOM, 0x20, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN0_SNP, 0x20, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN0_NDR, 0x20, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN1_HOM, 0x20, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN1_SNP, 0x20, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_AD_CREDITS_EMPTY_VN1_NDR, 0x20, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_AD_CREDITS_EMPTY_VNA, 0x2E, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_AD_CREDITS_EMPTY_VN1_HOM, 0x2E, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_AD_CREDITS_EMPTY_VN1_SNP, 0x2E, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_AD_CREDITS_EMPTY_VN1_NDR, 0x2E, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_BL_CREDITS_EMPTY_VNA, 0x21, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_BL_CREDITS_EMPTY_VN1_HOM, 0x21, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_BL_CREDITS_EMPTY_VN1_SNP, 0x21, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI0_BL_CREDITS_EMPTY_VN1_NDR, 0x21, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VNA, 0x2F, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN0_HOM, 0x2F, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN0_SNP, 0x2F, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN0_NDR, 0x2F, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN1_HOM, 0x2F, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN1_SNP, 0x2F, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "QPI1_BL_CREDITS_EMPTY_VN1_NDR, 0x2F, 0x40, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RING_AD_USED_CW_EVEN, 0x7, 0x1, RBOX\n",
      "RING_AD_USED_CW_ODD, 0x7, 0x2, RBOX\n",
      "RING_AD_USED_CW, 0x7, 0x3, RBOX\n",
      "RING_AD_USED_CCW_EVEN, 0x7, 0x4, RBOX\n",
      "RING_AD_USED_CCW_ODD, 0x7, 0x8, RBOX\n",
      "RING_AD_USED_CCW, 0x7, 0xC, RBOX\n",
      "RING_AK_USED_CW_EVEN, 0x8, 0x1, RBOX\n",
      "RING_AK_USED_CW_ODD, 0x8, 0x2, RBOX\n",
      "RING_AK_USED_CW, 0x8, 0x3, RBOX\n",
      "RING_AK_USED_CCW_EVEN, 0x8, 0x4, RBOX\n",
      "RING_AK_USED_CCW_ODD, 0x8, 0x8, RBOX\n",
      "RING_AK_USED_CCW, 0x8, 0xC, RBOX\n",
      "RING_BL_USED_CW_EVEN, 0x9, 0x1, RBOX\n",
      "RING_BL_USED_CW_ODD, 0x9, 0x2, RBOX\n",
      "RING_BL_USED_CW, 0x9, 0x3, RBOX\n",
      "RING_BL_USED_CCW_EVEN, 0x9, 0x4, RBOX\n",
      "RING_BL_USED_CCW_ODD, 0x9, 0x8, RBOX\n",
      "RING_BL_USED_CCW, 0x9, 0xC, RBOX\n",
      "RING_IV_USED_CW, 0xA, 0x3, RBOX\n",
      "RING_IV_USED_CCW, 0xA, 0xC, RBOX\n",
      "RING_IV_USED_ANY, 0xA, 0xF, RBOX\n",
      "RING_SINK_STARVED_AK, 0xE, 0x2, RBOX\n",
      "RXR_CYCLES_NE_HOM, 0x10, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_SNP, 0x10, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_NDR, 0x10, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_HOM, 0x14, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_SNP, 0x14, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_NDR, 0x14, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_DRS, 0x14, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_NCB, 0x14, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_CYCLES_NE_VN1_NCS, 0x14, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_HOM, 0x11, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_SNP, 0x11, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_NDR, 0x11, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_DRS, 0x11, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_NCB, 0x11, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_NCS, 0x11, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_HOM, 0x15, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_SNP, 0x15, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_NDR, 0x15, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_DRS, 0x15, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_NCB, 0x15, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_INSERTS_VN1_NCS, 0x15, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "RXR_OCCUPANCY_VN1_HOM, 0x13, 0x1, RBOX0C0|RBOX1C0\n",
      "RXR_OCCUPANCY_VN1_SNP, 0x13, 0x2, RBOX0C0|RBOX1C0\n",
      "RXR_OCCUPANCY_VN1_NDR, 0x13, 0x4, RBOX0C0|RBOX1C0\n",
      "RXR_OCCUPANCY_VN1_DRS, 0x13, 0x8, RBOX0C0|RBOX1C0\n",
      "RXR_OCCUPANCY_VN1_NCB, 0x13, 0x10, RBOX0C0|RBOX1C0\n",
      "RXR_OCCUPANCY_VN1_NCS, 0x13, 0x20, RBOX0C0|RBOX1C0\n",
      "TXR_CYCLES_FULL, 0x25, 0x0, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_CYCLES_NE, 0x23, 0x0, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_DN_AD, 0x26, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_DN_BL, 0x26, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_DN_AK, 0x26, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_UP_AD, 0x26, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_UP_BL, 0x26, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "TXR_NACK_UP_AK, 0x26, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "SBO0_CREDITS_ACQUIRED_AD, 0x28, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "SBO0_CREDITS_ACQUIRED_BL, 0x28, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "SBO1_CREDITS_ACQUIRED_AD, 0x29, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "SBO1_CREDITS_ACQUIRED_BL, 0x29, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "STALL_NO_SBO_CREDIT_SBO0_AD, 0x2C, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "STALL_NO_SBO_CREDIT_SBO1_AD, 0x2C, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "STALL_NO_SBO_CREDIT_SBO0_BL, 0x2C, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "STALL_NO_SBO_CREDIT_SBO1_BL, 0x2C, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_HOM, 0x37, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_SNP, 0x37, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_NDR, 0x37, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_DRS, 0x37, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_NCB, 0x37, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_REJECT_NCS, 0x37, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_HOM, 0x39, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_SNP, 0x39, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_NDR, 0x39, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_DRS, 0x39, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_NCB, 0x39, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_REJECT_NCS, 0x39, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_HOM, 0x34, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_SNP, 0x34, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_NDR, 0x34, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_DRS, 0x34, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_NCB, 0x34, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VNA_CREDITS_REJECT_NCS, 0x34, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_HOM, 0x36, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_SNP, 0x36, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_NDR, 0x36, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_DRS, 0x36, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_NCB, 0x36, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN0_CREDITS_USED_NCS, 0x36, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_HOM, 0x38, 0x1, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_SNP, 0x38, 0x2, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_NDR, 0x38, 0x4, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_DRS, 0x38, 0x8, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_NCB, 0x38, 0x10, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "VN1_CREDITS_USED_NCS, 0x38, 0x20, RBOX0C0|RBOX0C1|RBOX1C0|RBOX1C1\n",
      "BOUNCE_CONTROL, 0xA, 0x0, SBOX\n",
      "SBOX_CLOCKTICKS, 0x0, 0x0, SBOX\n",
      "FAST_ASSERTED, 0x9, 0x0, SBOX\n",
      "RING_AD_USED_ANY, 0x1B, 0xF, SBOX\n",
      "RING_AD_USED_UP_EVEN, 0x1B, 0x1, SBOX\n",
      "RING_AD_USED_UP_ODD, 0x1B, 0x2, SBOX\n",
      "RING_AD_USED_UP, 0x1B, 0x3, SBOX\n",
      "RING_AD_USED_DOWN_EVEN, 0x1B, 0x4, SBOX\n",
      "RING_AD_USED_DOWN_ODD, 0x1B, 0x8, SBOX\n",
      "RING_AD_USED_DOWN, 0x1B, 0xC, SBOX\n",
      "RING_AK_USED_ANY, 0x1C, 0xF, SBOX\n",
      "RING_AK_USED_UP_EVEN, 0x1C, 0x1, SBOX\n",
      "RING_AK_USED_UP_ODD, 0x1C, 0x2, SBOX\n",
      "RING_AK_USED_UP, 0x1C, 0x3, SBOX\n",
      "RING_AK_USED_DOWN_EVEN, 0x1C, 0x4, SBOX\n",
      "RING_AK_USED_DOWN_ODD, 0x1C, 0x8, SBOX\n",
      "RING_AK_USED_DOWN, 0x1C, 0xC, SBOX\n",
      "RING_BL_USED_ANY, 0x1D, 0xF, SBOX\n",
      "RING_BL_USED_UP_EVEN, 0x1D, 0x1, SBOX\n",
      "RING_BL_USED_UP_ODD, 0x1D, 0x2, SBOX\n",
      "RING_BL_USED_UP, 0x1D, 0x3, SBOX\n",
      "RING_BL_USED_DOWN_EVEN, 0x1D, 0x4, SBOX\n",
      "RING_BL_USED_DOWN_ODD, 0x1D, 0x8, SBOX\n",
      "RING_BL_USED_DOWN, 0x1D, 0xC, SBOX\n",
      "RING_BOUNCES_AD_CACHE, 0x5, 0x1, SBOX\n",
      "RING_BOUNCES_AK_CORE, 0x5, 0x2, SBOX\n",
      "RING_BOUNCES_BL_CORE, 0x5, 0x4, SBOX\n",
      "RING_BOUNCES_IV_CORE, 0x5, 0x8, SBOX\n",
      "RING_IV_USED_ANY, 0x1E, 0xF, SBOX\n",
      "RING_IV_USED_UP, 0x1E, 0x3, SBOX\n",
      "RING_IV_USED_DOWN, 0x1E, 0xC, SBOX\n",
      "RXR_BYPASS_AD_CRD, 0x12, 0x1, SBOX\n",
      "RXR_BYPASS_AD_BNC, 0x12, 0x2, SBOX\n",
      "RXR_BYPASS_BL_CRD, 0x12, 0x4, SBOX\n",
      "RXR_BYPASS_BL_BNC, 0x12, 0x8, SBOX\n",
      "RXR_BYPASS_AK, 0x12, 0x10, SBOX\n",
      "RXR_BYPASS_IV, 0x12, 0x20, SBOX\n",
      "RXR_INSERTS_AD_CRD, 0x12, 0x1, SBOX\n",
      "RXR_INSERTS_AD_BNC, 0x12, 0x2, SBOX\n",
      "RXR_INSERTS_BL_CRD, 0x12, 0x4, SBOX\n",
      "RXR_INSERTS_BL_BNC, 0x12, 0x8, SBOX\n",
      "RXR_INSERTS_AK, 0x12, 0x10, SBOX\n",
      "RXR_INSERTS_IV, 0x12, 0x20, SBOX\n",
      "RXR_OCCUPANCY_AD_CRD, 0x11, 0x1, SBOX\n",
      "RXR_OCCUPANCY_AD_BNC, 0x11, 0x2, SBOX\n",
      "RXR_OCCUPANCY_BL_CRD, 0x11, 0x4, SBOX\n",
      "RXR_OCCUPANCY_BL_BNC, 0x11, 0x8, SBOX\n",
      "RXR_OCCUPANCY_AK, 0x11, 0x10, SBOX\n",
      "RXR_OCCUPANCY_IV, 0x11, 0x20, SBOX\n",
      "TXR_ADS_USED_AD, 0x4, 0x1, SBOX\n",
      "TXR_ADS_USED_AK, 0x4, 0x2, SBOX\n",
      "TXR_ADS_USED_BL, 0x4, 0x4, SBOX\n",
      "TXR_INSERTS_AD_CRD, 0x2, 0x1, SBOX\n",
      "TXR_INSERTS_AD_BNC, 0x2, 0x2, SBOX\n",
      "TXR_INSERTS_BL_CRD, 0x2, 0x4, SBOX\n",
      "TXR_INSERTS_BL_BNC, 0x2, 0x8, SBOX\n",
      "TXR_INSERTS_AK, 0x2, 0x10, SBOX\n",
      "TXR_INSERTS_IV, 0x2, 0x20, SBOX\n",
      "TXR_OCCUPANCY_AD_CRD, 0x1, 0x1, SBOX\n",
      "TXR_OCCUPANCY_AD_BNC, 0x1, 0x2, SBOX\n",
      "TXR_OCCUPANCY_BL_CRD, 0x1, 0x4, SBOX\n",
      "TXR_OCCUPANCY_BL_BNC, 0x1, 0x8, SBOX\n",
      "TXR_OCCUPANCY_AK, 0x1, 0x10, SBOX\n",
      "TXR_OCCUPANCY_IV, 0x1, 0x20, SBOX\n",
      "TXR_ORDERING_IV_SNOOPGO_UP, 0x7, 0x1, SBOX\n",
      "TXR_ORDERING_IV_SNOOPGO_DN, 0x7, 0x2, SBOX\n",
      "TXR_ORDERING_AK_U2C_UP_EVEN, 0x7, 0x4, SBOX\n",
      "TXR_ORDERING_AK_U2C_UP_ODD, 0x7, 0x8, SBOX\n",
      "TXR_ORDERING_AK_U2C_DN_EVEN, 0x7, 0x10, SBOX\n",
      "TXR_ORDERING_AK_U2C_DN_ODD, 0x7, 0x20, SBOX\n",
      "QBOX_CLOCKTICKS, 0x14, 0x0, QBOX\n",
      "CTO_COUNT, 0x38, 0x0, QBOX, MATCH0|MATCH1|MATCH2|MATCH3|MASK0|MASK1|MASK2|MASK3\n",
      "DIRECT2CORE_SUCCESS_RBT_HIT, 0x13, 0x1, QBOX\n",
      "DIRECT2CORE_FAILURE_CREDITS, 0x13, 0x2, QBOX\n",
      "DIRECT2CORE_FAILURE_RBT_HIT, 0x13, 0x4, QBOX\n",
      "DIRECT2CORE_FAILURE_CREDITS_RBT, 0x13, 0x8, QBOX\n",
      "DIRECT2CORE_FAILURE_MISS, 0x13, 0x10, QBOX\n",
      "DIRECT2CORE_FAILURE_CREDITS_MISS, 0x13, 0x20, QBOX\n",
      "DIRECT2CORE_FAILURE_RBT_MISS, 0x13, 0x40, QBOX\n",
      "DIRECT2CORE_FAILURE_CREDITS_RBT_MISS, 0x13, 0x80, QBOX\n",
      "L1_POWER_CYCLES, 0x12, 0x0, QBOX\n",
      "RXL0P_POWER_CYCLES, 0x10, 0x0, QBOX\n",
      "RXL0_POWER_CYCLES, 0xF, 0x0, QBOX\n",
      "RXL_BYPASSED, 0x9, 0x0, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_DRS, 0x1E, 0x1, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_NCB, 0x1E, 0x2, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_NCS, 0x1E, 0x4, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_HOM, 0x1E, 0x8, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_SNP, 0x1E, 0x10, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN0_NDR, 0x1E, 0x20, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_DRS, 0x39, 0x1, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_NCB, 0x39, 0x2, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_NCS, 0x39, 0x4, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_HOM, 0x39, 0x8, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_SNP, 0x39, 0x10, QBOX\n",
      "RXL_CREDITS_CONSUMED_VN1_NDR, 0x39, 0x20, QBOX\n",
      "RXL_CREDITS_CONSUMED_VNA, 0x1D, 0x0, QBOX\n",
      "RXL_CYCLES_NE, 0xA, 0x0, QBOX\n",
      "RXL_FLITS_G0_IDLE, 0x1, 0x1, QBOX\n",
      "RXL_FLITS_G0_DATA, 0x1, 0x2, QBOX\n",
      "RXL_FLITS_G0_NON_DATA, 0x1, 0x4, QBOX\n",
      "RXL_FLITS_G1_SNP, 0x2, 0x1, QBOX\n",
      "RXL_FLITS_G1_HOM_REQ, 0x2, 0x2, QBOX\n",
      "RXL_FLITS_G1_HOM_NONREQ, 0x2, 0x4, QBOX\n",
      "RXL_FLITS_G1_HOM, 0x2, 0x6, QBOX\n",
      "RXL_FLITS_G1_DRS_DATA, 0x2, 0x8, QBOX\n",
      "RXL_FLITS_G1_DRS_NONDATA, 0x2, 0x10, QBOX\n",
      "RXL_FLITS_G1_DRS, 0x2, 0x18, QBOX\n",
      "RXL_FLITS_G2_NDR_AD, 0x3, 0x1, QBOX\n",
      "RXL_FLITS_G2_NDR_AK, 0x3, 0x2, QBOX\n",
      "RXL_FLITS_G2_NCB_DATA, 0x3, 0x4, QBOX\n",
      "RXL_FLITS_G2_NCB_NONDATA, 0x3, 0x8, QBOX\n",
      "RXL_FLITS_G2_NCB, 0x3, 0xC, QBOX\n",
      "RXL_FLITS_G2_NCS, 0x3, 0x10, QBOX\n",
      "RXL_INSERTS, 0x8, 0x0, QBOX\n",
      "RXL_INSERTS_DRS_VN0, 0x9, 0x1, QBOX\n",
      "RXL_INSERTS_DRS_VN1, 0x9, 0x2, QBOX\n",
      "RXL_INSERTS_HOM_VN0, 0xC, 0x1, QBOX\n",
      "RXL_INSERTS_HOM_VN1, 0xC, 0x2, QBOX\n",
      "RXL_INSERTS_NCB_VN0, 0xA, 0x1, QBOX\n",
      "RXL_INSERTS_NCB_VN1, 0xA, 0x2, QBOX\n",
      "RXL_INSERTS_NCS_VN0, 0xB, 0x1, QBOX\n",
      "RXL_INSERTS_NCS_VN1, 0xB, 0x2, QBOX\n",
      "RXL_INSERTS_NDR_VN0, 0xE, 0x1, QBOX\n",
      "RXL_INSERTS_NDR_VN1, 0xE, 0x2, QBOX\n",
      "RXL_INSERTS_SNP_VN0, 0xD, 0x1, QBOX\n",
      "RXL_INSERTS_SNP_VN1, 0xD, 0x2, QBOX\n",
      "RXL_OCCUPANCY, 0xB, 0x0, QBOX\n",
      "RXL_OCCUPANCY_DRS_VN0, 0x15, 0x1, QBOX\n",
      "RXL_OCCUPANCY_DRS_VN1, 0x15, 0x2, QBOX\n",
      "RXL_OCCUPANCY_HOM_VN0, 0x18, 0x1, QBOX\n",
      "RXL_OCCUPANCY_HOM_VN1, 0x18, 0x2, QBOX\n",
      "RXL_OCCUPANCY_NCB_VN0, 0x16, 0x1, QBOX\n",
      "RXL_OCCUPANCY_NCB_VN1, 0x16, 0x2, QBOX\n",
      "RXL_OCCUPANCY_NCS_VN0, 0x17, 0x1, QBOX\n",
      "RXL_OCCUPANCY_NCS_VN1, 0x17, 0x2, QBOX\n",
      "RXL_OCCUPANCY_NDR_VN0, 0x1A, 0x1, QBOX\n",
      "RXL_OCCUPANCY_NDR_VN1, 0x1A, 0x2, QBOX\n",
      "RXL_OCCUPANCY_SNP_VN0, 0x19, 0x1, QBOX\n",
      "RXL_OCCUPANCY_SNP_VN1, 0x19, 0x2, QBOX\n",
      "TXL0P_POWER_CYCLES, 0xD, 0x0, QBOX\n",
      "TXL0_POWER_CYCLES, 0xC, 0x0, QBOX\n",
      "TXL_BYPASSED, 0x5, 0x0, QBOX\n",
      "TXL_CYCLES_NE, 0x6, 0x0, QBOX\n",
      "TXL_FLITS_G0_IDLE, 0x0, 0x1, QBOX\n",
      "TXL_FLITS_G0_DATA, 0x0, 0x2, QBOX\n",
      "TXL_FLITS_G0_NON_DATA, 0x0, 0x4, QBOX\n",
      "TXL_FLITS_G1_SNP, 0x0, 0x1, QBOX\n",
      "TXL_FLITS_G1_HOM_REQ, 0x0, 0x2, QBOX\n",
      "TXL_FLITS_G1_HOM_NONREQ, 0x0, 0x4, QBOX\n",
      "TXL_FLITS_G1_HOM, 0x0, 0x6, QBOX\n",
      "TXL_FLITS_G1_DRS_DATA, 0x0, 0x8, QBOX\n",
      "TXL_FLITS_G1_DRS_NONDATA, 0x0, 0x10, QBOX\n",
      "TXL_FLITS_G1_DRS, 0x0, 0x18, QBOX\n",
      "TXL_FLITS_G2_NDR_AD, 0x1, 0x1, QBOX\n",
      "TXL_FLITS_G2_NDR_AK, 0x1, 0x2, QBOX\n",
      "TXL_FLITS_G2_NCB_DATA, 0x1, 0x4, QBOX\n",
      "TXL_FLITS_G2_NCB_NONDATA, 0x1, 0x8, QBOX\n",
      "TXL_FLITS_G2_NCB, 0x1, 0xC, QBOX\n",
      "TXL_FLITS_G2_NCS, 0x1, 0x10, QBOX\n",
      "TXL_INSERTS, 0x4, 0x0, QBOX\n",
      "TXL_OCCUPANCY, 0x7, 0x0, QBOX\n",
      "TXR_AD_HOM_CREDIT_ACQUIRED_VN0, 0x26, 0x1, QBOX\n",
      "TXR_AD_HOM_CREDIT_ACQUIRED_VN1, 0x26, 0x2, QBOX\n",
      "TXR_AD_HOM_CREDIT_OCCUPANCY_VN0, 0x22, 0x1, QBOX\n",
      "TXR_AD_HOM_CREDIT_OCCUPANCY_VN1, 0x22, 0x2, QBOX\n",
      "TXR_AD_NDR_CREDIT_ACQUIRED_VN0, 0x28, 0x1, QBOX\n",
      "TXR_AD_NDR_CREDIT_ACQUIRED_VN1, 0x28, 0x2, QBOX\n",
      "TXR_AD_NDR_CREDIT_OCCUPANCY_VN0, 0x24, 0x1, QBOX\n",
      "TXR_AD_NDR_CREDIT_OCCUPANCY_VN1, 0x24, 0x2, QBOX\n",
      "TXR_AD_SNP_CREDIT_ACQUIRED_VN0, 0x27, 0x1, QBOX\n",
      "TXR_AD_SNP_CREDIT_ACQUIRED_VN1, 0x27, 0x2, QBOX\n",
      "TXR_AD_SNP_CREDIT_OCCUPANCY_VN0, 0x23, 0x1, QBOX\n",
      "TXR_AD_SNP_CREDIT_OCCUPANCY_VN1, 0x23, 0x2, QBOX\n",
      "TXR_AK_NDR_CREDIT_ACQUIRED, 0x29, 0x0, QBOX\n",
      "TXR_AK_NDR_CREDIT_OCCUPANCY, 0x25, 0x0, QBOX\n",
      "TXR_BL_DRS_CREDIT_ACQUIRED_VN0, 0x2A, 0x1, QBOX\n",
      "TXR_BL_DRS_CREDIT_ACQUIRED_VN1, 0x2A, 0x2, QBOX\n",
      "TXR_BL_DRS_CREDIT_ACQUIRED_VN_SHR, 0x2A, 0x4, QBOX\n",
      "TXR_BL_DRS_CREDIT_OCCUPANCY_VN0, 0x1F, 0x1, QBOX\n",
      "TXR_BL_DRS_CREDIT_OCCUPANCY_VN1, 0x1F, 0x2, QBOX\n",
      "TXR_BL_DRS_CREDIT_OCCUPANCY_VN_SHR, 0x1F, 0x4, QBOX\n",
      "TXR_BL_NCB_CREDIT_ACQUIRED_VN0, 0x2B, 0x1, QBOX\n",
      "TXR_BL_NCB_CREDIT_ACQUIRED_VN1, 0x2B, 0x2, QBOX\n",
      "TXR_BL_NCB_CREDIT_OCCUPANCY_VN0, 0x20, 0x1, QBOX\n",
      "TXR_BL_NCB_CREDIT_OCCUPANCY_VN1, 0x20, 0x2, QBOX\n",
      "TXR_BL_NCS_CREDIT_ACQUIRED_VN0, 0x2C, 0x1, QBOX\n",
      "TXR_BL_NCS_CREDIT_ACQUIRED_VN1, 0x2C, 0x2, QBOX\n",
      "TXR_BL_NCS_CREDIT_OCCUPANCY_VN0, 0x21, 0x1, QBOX\n",
      "TXR_BL_NCS_CREDIT_OCCUPANCY_VN1, 0x21, 0x2, QBOX\n",
      "VNA_CREDIT_RETURNS, 0x1C, 0x0, QBOX\n",
      "VNA_CREDIT_RETURN_OCCUPANCY, 0x1B, 0x0, QBOX\n",
      "QPI_RATE, 0x0, 0x0, QBOX0FIX0|QBOX1FIX0|QBOX2FIX0\n",
      "QPI_RX_IDLE, 0x1, 0x0, QBOX0FIX1|QBOX1FIX1|QBOX2FIX1\n",
      "QPI_RX_LLR, 0x2, 0x0, QBOX0FIX2|QBOX1FIX2|QBOX2FIX2\n"
     ]
    }
   ],
   "source": [
    "!likwid-perfctr -e"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " Group name\tDescription\n",
      "--------------------------------------------------------------------------------\n",
      "  FLOPS_AVX\tPacked AVX MFLOP/s\n",
      "  TLB_INSTR\tL1 Instruction TLB miss rate/ratio\n",
      "       NUMA\tLocal and remote memory accesses\n",
      "     ENERGY\tPower and Energy consumption\n",
      "   TLB_DATA\tL2 data TLB miss rate/ratio\n",
      "      CLOCK\tPower and Energy consumption\n",
      " PORT_USAGE\tExecution port utilization\n",
      "CYCLE_ACTIVITY\tCycle Activities\n",
      "       UOPS\tUOPs execution info\n",
      "        QPI\tQPI Link Layer data\n",
      "         L2\tL2 cache bandwidth in MBytes/s\n",
      "     CACHES\tCache bandwidth in MBytes/s\n",
      "     BRANCH\tBranch prediction miss rate/ratio\n",
      "       DATA\tLoad to store ratio\n",
      "   RECOVERY\tRecovery duration\n",
      "  UOPS_EXEC\tUOPs execution\n",
      "        MEM\tMain memory bandwidth in MBytes/s\n",
      " UOPS_ISSUE\tUOPs issueing\n",
      "     ICACHE\tInstruction cache miss rate/ratio\n",
      "    L3CACHE\tL3 cache miss rate/ratio\n",
      "    L2CACHE\tL2 cache miss rate/ratio\n",
      "       SBOX\tRing Transfer bandwidth\n",
      "         HA\tMain memory bandwidth in MBytes/s seen from Home agent\n",
      "FALSE_SHARE\tFalse sharing\n",
      "UOPS_RETIRE\tUOPs retirement\n",
      "         L3\tL3 cache bandwidth in MBytes/s\n",
      "       CBOX\tCBOX related data and metrics\n"
     ]
    }
   ],
   "source": [
    "!likwid-perfctr -a"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Group MEM:\n",
      "Formulas:\n",
      "Memory read bandwidth [MBytes/s] = 1.0E-06*(SUM(MBOXxC0))*64.0/runtime\n",
      "Memory read data volume [GBytes] = 1.0E-09*(SUM(MBOXxC0))*64.0\n",
      "Memory write bandwidth [MBytes/s] = 1.0E-06*(SUM(MBOXxC1))*64.0/runtime\n",
      "Memory write data volume [GBytes] = 1.0E-09*(SUM(MBOXxC1))*64.0\n",
      "Memory bandwidth [MBytes/s] = 1.0E-06*(SUM(MBOXxC0)+SUM(MBOXxC1))*64.0/runtime\n",
      "Memory data volume [GBytes] = 1.0E-09*(SUM(MBOXxC0)+SUM(MBOXxC1))*64.0\n",
      "-\n",
      "Profiling group to measure memory bandwidth drawn by all cores of a socket.\n",
      "Since this group is based on Uncore events it is only possible to measure on a\n",
      "per socket base. Some of the counters may not be available on your system.\n",
      "Also outputs total data volume transferred from main memory.\n",
      "The same metrics are provided by the HA group.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!likwid-perfctr -H -g MEM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting tmp/perfctr.py\n"
     ]
    }
   ],
   "source": [
    "%%writefile tmp/perfctr.py\n",
    "\n",
    "import numpy as np\n",
    "import likwid\n",
    "\n",
    "likwid.init_thread()\n",
    "likwid.init_openmp_threads()\n",
    "\n",
    "n = 2048\n",
    "\n",
    "with likwid.Region(\"generation\"):\n",
    "    A = np.random.randn(n, n)\n",
    "    b = np.random.randn(n)\n",
    "\n",
    "with likwid.Region(\"matmul\"):\n",
    "    A @ A"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Also add `-m` option below.\n",
    "\n",
    "* Advantages?\n",
    "* Disadvantages?"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Make sure the MSR access daemon is SUID root:\n",
    "\n",
    "```\n",
    "chmod u+s /usr/sbin/likwid-accessD\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "--------------------------------------------------------------------------------\n",
      "CPU name:\tIntel(R) Xeon(R) CPU E5-2650 v4 @ 2.20GHz\n",
      "CPU type:\tIntel Xeon Broadwell EN/EP/EX processor\n",
      "CPU clock:\t2.19 GHz\n",
      "--------------------------------------------------------------------------------\n",
      "Running without Marker API. Activate Marker API with -m on commandline.\n",
      "--------------------------------------------------------------------------------\n",
      "Group 1: MEM\n",
      "+-----------------------+---------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+\n",
      "|         Event         | Counter |   Core 0   |   Core 1  |   Core 2  |   Core 3  |   Core 4  |   Core 5  |   Core 6  |   Core 7  |  Core 12  |  Core 13  |  Core 14  |  Core 15  |  Core 16  |  Core 17  |  Core 18 |  Core 19  |\n",
      "+-----------------------+---------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+\n",
      "|   INSTR_RETIRED_ANY   |  FIXC0  | 1949520384 | 356458518 | 364873900 | 362027043 | 352323878 | 340961083 | 339418061 | 340180266 | 329162139 | 438126876 | 323908544 | 320824436 | 315188456 | 309798621 | 25306192 | 339338862 |\n",
      "| CPU_CLK_UNHALTED_CORE |  FIXC1  | 1116681108 | 256556129 | 272782533 | 268002653 | 250929834 | 233567786 | 231861324 | 227811152 | 216251858 | 294065131 | 206608401 | 200982634 | 191193868 | 182247701 | 40194541 | 230682461 |\n",
      "|  CPU_CLK_UNHALTED_REF |  FIXC2  | 1133365728 | 336271012 | 303399030 | 298917234 | 291128508 | 278965060 | 277807860 | 284598006 | 275326590 | 392295904 | 271997726 | 270141696 | 264090640 | 259688220 | 54866878 | 326025546 |\n",
      "|      CAS_COUNT_RD     | MBOX0C0 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_WR     | MBOX0C1 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_RD     | MBOX1C0 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_WR     | MBOX1C1 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_RD     | MBOX2C0 |    1841226 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    297400 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_WR     | MBOX2C1 |    1764762 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    169316 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_RD     | MBOX3C0 |    1719502 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    395703 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_WR     | MBOX3C1 |    1643243 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    268513 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_RD     | MBOX4C0 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_WR     | MBOX4C1 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_RD     | MBOX5C0 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_WR     | MBOX5C1 |      -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -     |     -    |     -     |\n",
      "|      CAS_COUNT_RD     | MBOX6C0 |    1837196 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    293754 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_WR     | MBOX6C1 |    1762917 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    167864 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_RD     | MBOX7C0 |    1715048 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    392383 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "|      CAS_COUNT_WR     | MBOX7C1 |    1641179 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    266912 |         0 |         0 |         0 |         0 |         0 |        0 |         0 |\n",
      "+-----------------------+---------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+-----------+\n",
      "\n",
      "+----------------------------+---------+------------+----------+------------+--------------+\n",
      "|            Event           | Counter |     Sum    |    Min   |     Max    |      Avg     |\n",
      "+----------------------------+---------+------------+----------+------------+--------------+\n",
      "|   INSTR_RETIRED_ANY STAT   |  FIXC0  | 6807417259 | 25306192 | 1949520384 | 4.254636e+08 |\n",
      "| CPU_CLK_UNHALTED_CORE STAT |  FIXC1  | 4420419114 | 40194541 | 1116681108 | 2.762762e+08 |\n",
      "|  CPU_CLK_UNHALTED_REF STAT |  FIXC2  | 5318885638 | 54866878 | 1133365728 | 3.324304e+08 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX0C0 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX0C1 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX1C0 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX1C1 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX2C0 |    2138626 |        0 |    1841226 |  133664.1250 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX2C1 |    1934078 |        0 |    1764762 |  120879.8750 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX3C0 |    2115205 |        0 |    1719502 |  132200.3125 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX3C1 |    1911756 |        0 |    1643243 |  119484.7500 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX4C0 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX4C1 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX5C0 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX5C1 |          0 |        0 |          0 |            0 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX6C0 |    2130950 |        0 |    1837196 |  133184.3750 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX6C1 |    1930781 |        0 |    1762917 |  120673.8125 |\n",
      "|      CAS_COUNT_RD STAT     | MBOX7C0 |    2107431 |        0 |    1715048 |  131714.4375 |\n",
      "|      CAS_COUNT_WR STAT     | MBOX7C1 |    1908091 |        0 |    1641179 |  119255.6875 |\n",
      "+----------------------------+---------+------------+----------+------------+--------------+\n",
      "\n",
      "+-----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+\n",
      "|               Metric              |   Core 0  |   Core 1  |   Core 2  |   Core 3  |   Core 4  |   Core 5  |   Core 6  |   Core 7  |  Core 12  |  Core 13  |  Core 14  |  Core 15  |  Core 16  |  Core 17  |  Core 18  |  Core 19  |\n",
      "+-----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+\n",
      "|        Runtime (RDTSC) [s]        |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |    1.0019 |\n",
      "|        Runtime unhalted [s]       |    0.5088 |    0.1169 |    0.1243 |    0.1221 |    0.1143 |    0.1064 |    0.1056 |    0.1038 |    0.0985 |    0.1340 |    0.0941 |    0.0916 |    0.0871 |    0.0830 |    0.0183 |    0.1051 |\n",
      "|            Clock [MHz]            | 2162.4963 | 1674.5158 | 1973.3251 | 1967.8157 | 1891.7504 | 1837.6356 | 1831.8084 | 1756.8691 | 1723.8837 | 1645.2278 | 1667.1665 | 1632.9135 | 1588.9756 | 1540.3027 | 1607.8780 | 1552.9562 |\n",
      "|                CPI                |    0.5728 |    0.7197 |    0.7476 |    0.7403 |    0.7122 |    0.6850 |    0.6831 |    0.6697 |    0.6570 |    0.6712 |    0.6379 |    0.6265 |    0.6066 |    0.5883 |    1.5883 |    0.6798 |\n",
      "|  Memory read bandwidth [MBytes/s] |  454.3715 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |   88.1049 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "|  Memory read data volume [GBytes] |    0.4552 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    0.0883 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "| Memory write bandwidth [MBytes/s] |  435.1521 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |   55.7414 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "| Memory write data volume [GBytes] |    0.4360 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    0.0558 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "|    Memory bandwidth [MBytes/s]    |  889.5237 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |  143.8462 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "|    Memory data volume [GBytes]    |    0.8912 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |    0.1441 |         0 |         0 |         0 |         0 |         0 |         0 |         0 |\n",
      "+-----------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+\n",
      "\n",
      "+----------------------------------------+------------+-----------+-----------+-----------+\n",
      "|                 Metric                 |     Sum    |    Min    |    Max    |    Avg    |\n",
      "+----------------------------------------+------------+-----------+-----------+-----------+\n",
      "|        Runtime (RDTSC) [s] STAT        |    16.0304 |    1.0019 |    1.0019 |    1.0019 |\n",
      "|        Runtime unhalted [s] STAT       |     2.0139 |    0.0183 |    0.5088 |    0.1259 |\n",
      "|            Clock [MHz] STAT            | 28055.5204 | 1540.3027 | 2162.4963 | 1753.4700 |\n",
      "|                CPI STAT                |    11.5860 |    0.5728 |    1.5883 |    0.7241 |\n",
      "|  Memory read bandwidth [MBytes/s] STAT |   542.4764 |         0 |  454.3715 |   33.9048 |\n",
      "|  Memory read data volume [GBytes] STAT |     0.5435 |         0 |    0.4552 |    0.0340 |\n",
      "| Memory write bandwidth [MBytes/s] STAT |   490.8935 |         0 |  435.1521 |   30.6808 |\n",
      "| Memory write data volume [GBytes] STAT |     0.4918 |         0 |    0.4360 |    0.0307 |\n",
      "|    Memory bandwidth [MBytes/s] STAT    |  1033.3699 |         0 |  889.5237 |   64.5856 |\n",
      "|    Memory data volume [GBytes] STAT    |     1.0353 |         0 |    0.8912 |    0.0647 |\n",
      "+----------------------------------------+------------+-----------+-----------+-----------+\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!likwid-perfctr -C S0:0-7@S1:0-7 -M 1 -g MEM python3 ./tmp/perfctr.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
