INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/ip/memory_c/sim/memory_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/ip/memory_b/sim/memory_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/ip/memory_a/sim/memory_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2458] undeclared symbol CLK100MHz, assumed default net type wire [C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v:165]
INFO: [VRFC 10-2458] undeclared symbol s_axis_a_tready, assumed default net type wire [C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v:167]
INFO: [VRFC 10-2458] undeclared symbol s_axis_b_tready, assumed default net type wire [C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v:170]
INFO: [VRFC 10-2458] undeclared symbol s_axis_c_tready, assumed default net type wire [C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v:173]
INFO: [VRFC 10-2458] undeclared symbol m_axis_result_tdata, assumed default net type wire [C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sources_1/new/memory.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micha/Documents/UCT/HPES/YODA/memory/memory.srcs/sim_1/new/memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
