{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 21:44:43 2013 " "Info: Processing started: Tue Nov 26 21:44:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[0\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[0\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[1\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[1\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "depiece_simple:inst5\|next_write_state\[2\] " "Warning: Node \"depiece_simple:inst5\|next_write_state\[2\]\" is a latch" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "depiece_simple:inst5\|Mux6~0 " "Info: Detected gated clock \"depiece_simple:inst5\|Mux6~0\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 13 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[2\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[2\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[1\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[1\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "depiece_simple:inst5\|write_state\[0\] " "Info: Detected ripple clock \"depiece_simple:inst5\|write_state\[0\]\" as buffer" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "depiece_simple:inst5\|write_state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register depiece_simple:inst5\|next_write_state\[0\] register depiece_simple:inst5\|write_state\[0\] 242.84 MHz 4.118 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 242.84 MHz between source register \"depiece_simple:inst5\|next_write_state\[0\]\" and destination register \"depiece_simple:inst5\|write_state\[0\]\" (period= 4.118 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns depiece_simple:inst5\|next_write_state\[0\] 1 REG LCCOMB_X28_Y18_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns depiece_simple:inst5\|write_state\[0\] 2 REG LCFF_X28_Y18_N17 5 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.084 ns" { depiece_simple:inst5|next_write_state[0] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.070 ns - Smallest " "Info: - Smallest clock skew is -4.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 3.773 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.537 ns) 3.773 ns depiece_simple:inst5\|write_state\[0\] 3 REG LCFF_X28_Y18_N17 5 " "Info: 3: + IC(0.432 ns) + CELL(0.537 ns) = 3.773 ns; Loc. = LCFF_X28_Y18_N17; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.969 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 61.57 % ) " "Info: Total cell delay = 2.323 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.450 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 7.843 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.787 ns) 4.023 ns depiece_simple:inst5\|write_state\[1\] 3 REG LCFF_X28_Y18_N29 5 " "Info: 3: + IC(0.432 ns) + CELL(0.787 ns) = 4.023 ns; Loc. = LCFF_X28_Y18_N29; Fanout = 5; REG Node = 'depiece_simple:inst5\|write_state\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.219 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.420 ns) 4.778 ns depiece_simple:inst5\|Mux6~0 4 COMB LCCOMB_X28_Y18_N12 1 " "Info: 4: + IC(0.335 ns) + CELL(0.420 ns) = 4.778 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 1; COMB Node = 'depiece_simple:inst5\|Mux6~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.755 ns" { depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux6~0 } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.000 ns) 6.305 ns depiece_simple:inst5\|Mux6~0clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(1.527 ns) + CELL(0.000 ns) = 6.305 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'depiece_simple:inst5\|Mux6~0clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.527 ns" { depiece_simple:inst5|Mux6~0 depiece_simple:inst5|Mux6~0clkctrl } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.150 ns) 7.843 ns depiece_simple:inst5\|next_write_state\[0\] 6 REG LCCOMB_X28_Y18_N16 1 " "Info: 6: + IC(1.388 ns) + CELL(0.150 ns) = 7.843 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 1; REG Node = 'depiece_simple:inst5\|next_write_state\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.538 ns" { depiece_simple:inst5|Mux6~0clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.143 ns ( 40.07 % ) " "Info: Total cell delay = 3.143 ns ( 40.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.700 ns ( 59.93 % ) " "Info: Total interconnect delay = 4.700 ns ( 59.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.843 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux6~0 depiece_simple:inst5|Mux6~0clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.843 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} depiece_simple:inst5|Mux6~0 {} depiece_simple:inst5|Mux6~0clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.335ns 1.527ns 1.388ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.843 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux6~0 depiece_simple:inst5|Mux6~0clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.843 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} depiece_simple:inst5|Mux6~0 {} depiece_simple:inst5|Mux6~0clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.335ns 1.527ns 1.388ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { depiece_simple:inst5|next_write_state[0] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.084 ns" { depiece_simple:inst5|next_write_state[0] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.843 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[1] depiece_simple:inst5|Mux6~0 depiece_simple:inst5|Mux6~0clkctrl depiece_simple:inst5|next_write_state[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.843 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[1] {} depiece_simple:inst5|Mux6~0 {} depiece_simple:inst5|Mux6~0clkctrl {} depiece_simple:inst5|next_write_state[0] {} } { 0.000ns 0.000ns 1.018ns 0.432ns 0.335ns 1.527ns 1.388ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "depiece_simple:inst5\|write_state\[2\] ram_simple:inst8\|ram\[1\] clock_50mhz 2.739 ns " "Info: Found hold time violation between source  pin or register \"depiece_simple:inst5\|write_state\[2\]\" and destination pin or register \"ram_simple:inst8\|ram\[1\]\" for clock \"clock_50mhz\" (Hold time is 2.739 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.288 ns + Largest " "Info: + Largest clock skew is 3.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.061 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 7.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 7.061 ns ram_simple:inst8\|ram\[1\] 4 REG LCFF_X28_Y18_N23 2 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 7.061 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 2; REG Node = 'ram_simple:inst8\|ram\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.571 ns" { gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ram[1] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.90 % ) " "Info: Total cell delay = 2.323 ns ( 32.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.738 ns ( 67.10 % ) " "Info: Total interconnect delay = 4.738 ns ( 67.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.061 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ram[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.061 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ram[1] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 3.773 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.537 ns) 3.773 ns depiece_simple:inst5\|write_state\[2\] 3 REG LCFF_X28_Y18_N19 6 " "Info: 3: + IC(0.432 ns) + CELL(0.537 ns) = 3.773 ns; Loc. = LCFF_X28_Y18_N19; Fanout = 6; REG Node = 'depiece_simple:inst5\|write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.969 ns" { gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 61.57 % ) " "Info: Total cell delay = 2.323 ns ( 61.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 38.43 % ) " "Info: Total interconnect delay = 1.450 ns ( 38.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.061 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ram[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.061 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ram[1] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.565 ns - Shortest register register " "Info: - Shortest register to register delay is 0.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns depiece_simple:inst5\|write_state\[2\] 1 REG LCFF_X28_Y18_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N19; Fanout = 6; REG Node = 'depiece_simple:inst5\|write_state\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "../VHDL/depiece_simple-depiece_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/depiece_simple-depiece_simple_arch.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.150 ns) 0.481 ns ram_simple:inst8\|ram\[1\]~1 2 COMB LCCOMB_X28_Y18_N22 1 " "Info: 2: + IC(0.331 ns) + CELL(0.150 ns) = 0.481 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'ram_simple:inst8\|ram\[1\]~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.481 ns" { depiece_simple:inst5|write_state[2] ram_simple:inst8|ram[1]~1 } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.565 ns ram_simple:inst8\|ram\[1\] 3 REG LCFF_X28_Y18_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.565 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 2; REG Node = 'ram_simple:inst8\|ram\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_simple:inst8|ram[1]~1 ram_simple:inst8|ram[1] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 41.42 % ) " "Info: Total cell delay = 0.234 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 58.58 % ) " "Info: Total interconnect delay = 0.331 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { depiece_simple:inst5|write_state[2] ram_simple:inst8|ram[1]~1 ram_simple:inst8|ram[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.565 ns" { depiece_simple:inst5|write_state[2] {} ram_simple:inst8|ram[1]~1 {} ram_simple:inst8|ram[1] {} } { 0.000ns 0.331ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.061 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ram[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.061 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ram[1] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.773 ns" { clock_50mhz gen6mhz:inst1|count[2] depiece_simple:inst5|write_state[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.773 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} depiece_simple:inst5|write_state[2] {} } { 0.000ns 0.000ns 1.018ns 0.432ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { depiece_simple:inst5|write_state[2] ram_simple:inst8|ram[1]~1 ram_simple:inst8|ram[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.565 ns" { depiece_simple:inst5|write_state[2] {} ram_simple:inst8|ram[1]~1 {} ram_simple:inst8|ram[1] {} } { 0.000ns 0.331ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram_simple:inst8\|ro_addrs\[2\] rst clock_50mhz -3.997 ns register " "Info: tsu for register \"ram_simple:inst8\|ro_addrs\[2\]\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is -3.997 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns + Longest pin register " "Info: + Longest pin to register delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.660 ns) 3.101 ns ram_simple:inst8\|ro_addrs\[2\] 2 REG LCFF_X29_Y18_N3 1 " "Info: 2: + IC(1.442 ns) + CELL(0.660 ns) = 3.101 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.102 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.50 % ) " "Info: Total cell delay = 1.659 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.062 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns ram_simple:inst8\|ro_addrs\[2\] 4 REG LCFF_X29_Y18_N3 1 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga_r\[0\] vga:inst6\|vga_read:read_and_output\|red_out 13.029 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga_r\[0\]\" through register \"vga:inst6\|vga_read:read_and_output\|red_out\" is 13.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 7.062 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns vga:inst6\|vga_read:read_and_output\|red_out 4 REG LCFF_X29_Y18_N27 20 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N27; Fanout = 20; REG Node = 'vga:inst6\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst6|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.717 ns + Longest register pin " "Info: + Longest register to pin delay is 5.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst6\|vga_read:read_and_output\|red_out 1 REG LCFF_X29_Y18_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N27; Fanout = 20; REG Node = 'vga:inst6\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.919 ns) + CELL(2.798 ns) 5.717 ns vga_r\[0\] 2 PIN PIN_C8 0 " "Info: 2: + IC(2.919 ns) + CELL(2.798 ns) = 5.717 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 296 1128 1304 312 "vga_r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 48.94 % ) " "Info: Total cell delay = 2.798 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 51.06 % ) " "Info: Total interconnect delay = 2.919 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 2.919ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst6|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst6|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.717 ns" { vga:inst6|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 2.919ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_simple:inst8\|ro_addrs\[2\] rst clock_50mhz 4.227 ns register " "Info: th for register \"ram_simple:inst8\|ro_addrs\[2\]\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is 4.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 7.062 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 7.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.787 ns) 2.804 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X27_Y18_N15 6 " "Info: 2: + IC(1.018 ns) + CELL(0.787 ns) = 2.804 ns; Loc. = LCFF_X27_Y18_N15; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.805 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.000 ns) 5.490 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G9 56 " "Info: 3: + IC(2.686 ns) + CELL(0.000 ns) = 5.490 ns; Loc. = CLKCTRL_G9; Fanout = 56; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.062 ns ram_simple:inst8\|ro_addrs\[2\] 4 REG LCFF_X29_Y18_N3 1 " "Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 7.062 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.572 ns" { gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.89 % ) " "Info: Total cell delay = 2.323 ns ( 32.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.739 ns ( 67.11 % ) " "Info: Total interconnect delay = 4.739 ns ( 67.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 8; PIN Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.660 ns) 3.101 ns ram_simple:inst8\|ro_addrs\[2\] 2 REG LCFF_X29_Y18_N3 1 " "Info: 2: + IC(1.442 ns) + CELL(0.660 ns) = 3.101 ns; Loc. = LCFF_X29_Y18_N3; Fanout = 1; REG Node = 'ram_simple:inst8\|ro_addrs\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.102 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "../VHDL/ram_simple-ram_simple_arch.vhd" "" { Text "/home/epo3-user/Desktop/epo3/master/VHDL/ram_simple-ram_simple_arch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.50 % ) " "Info: Total cell delay = 1.659 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.062 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.062 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.018ns 2.686ns 1.035ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.101 ns" { rst ram_simple:inst8|ro_addrs[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.101 ns" { rst {} rst~combout {} ram_simple:inst8|ro_addrs[2] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 21:44:46 2013 " "Info: Processing ended: Tue Nov 26 21:44:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
