

================================================================
== Vitis HLS Report for 'Block_split28_proc'
================================================================
* Date:           Sat Dec  9 20:27:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.467 us|  0.467 us|   70|   70|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    420|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     168|    422|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |HP0_blk_n_AW           |    9|          2|    1|          2|
    |HP0_blk_n_B            |    9|          2|    1|          2|
    |HP0_blk_n_W            |    9|          2|    1|          2|
    |ap_NS_fsm              |  366|         72|    1|         72|
    |ap_done                |    9|          2|    1|          2|
    |compress_size_0_blk_n  |    9|          2|    1|          2|
    |lzw_size_blk_n         |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  420|         84|    7|         84|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |HP0_addr_reg_101             |  64|   0|   64|          0|
    |ap_CS_fsm                    |  71|   0|   71|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |compress_size_0_read_reg_96  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 168|   0|  168|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Block_.split28_proc|  return value|
|compress_size_0_dout     |   in|   32|     ap_fifo|      compress_size_0|       pointer|
|compress_size_0_empty_n  |   in|    1|     ap_fifo|      compress_size_0|       pointer|
|compress_size_0_read     |  out|    1|     ap_fifo|      compress_size_0|       pointer|
|lzw_size_dout            |   in|   64|     ap_fifo|             lzw_size|       pointer|
|lzw_size_empty_n         |   in|    1|     ap_fifo|             lzw_size|       pointer|
|lzw_size_read            |  out|    1|     ap_fifo|             lzw_size|       pointer|
|m_axi_HP0_AWVALID        |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWREADY        |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWADDR         |  out|   64|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWID           |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWLEN          |  out|   32|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWSIZE         |  out|    3|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWBURST        |  out|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWLOCK         |  out|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWCACHE        |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWPROT         |  out|    3|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWQOS          |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWREGION       |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_AWUSER         |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WVALID         |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WREADY         |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WDATA          |  out|   32|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WSTRB          |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WLAST          |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WID            |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_WUSER          |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARVALID        |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARREADY        |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARADDR         |  out|   64|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARID           |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARLEN          |  out|   32|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARSIZE         |  out|    3|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARBURST        |  out|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARLOCK         |  out|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARCACHE        |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARPROT         |  out|    3|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARQOS          |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARREGION       |  out|    4|       m_axi|                  HP0|       pointer|
|m_axi_HP0_ARUSER         |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RVALID         |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RREADY         |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RDATA          |   in|   32|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RLAST          |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RID            |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RUSER          |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_RRESP          |   in|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_BVALID         |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_BREADY         |  out|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_BRESP          |   in|    2|       m_axi|                  HP0|       pointer|
|m_axi_HP0_BID            |   in|    1|       m_axi|                  HP0|       pointer|
|m_axi_HP0_BUSER          |   in|    1|       m_axi|                  HP0|       pointer|
+-------------------------+-----+-----+------------+---------------------+--------------+

