#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  6 17:08:39 2020
# Process ID: 4868
# Current directory: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cosas/eseca_m2/soc/soc_project/vhdl/ekhi/soc_fir 2020-12-05/soc_fir/soc_fir.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.cache/ip 
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 715.352 ; gain = 176.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-3491] module 'design_1_coef_bank_0_0' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/.Xil/Vivado-4868-DESKTOP-VJ7SO95/realtime/design_1_coef_bank_0_0_stub.vhdl:5' bound to instance 'coef_bank_0' of component 'design_1_coef_bank_0_0' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_coef_bank_0_0' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/.Xil/Vivado-4868-DESKTOP-VJ7SO95/realtime/design_1_coef_bank_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_vio_0_0' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/.Xil/Vivado-4868-DESKTOP-VJ7SO95/realtime/design_1_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_0' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/synth/design_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/.Xil/Vivado-4868-DESKTOP-VJ7SO95/realtime/design_1_vio_0_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/synth/design_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 779.234 ; gain = 240.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 779.234 ; gain = 240.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 779.234 ; gain = 240.777
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/ip/design_1_coef_bank_0_0_1/design_1_coef_bank_0_0/design_1_coef_bank_0_0_in_context.xdc] for cell 'design_1_i/coef_bank_0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/ip/design_1_coef_bank_0_0_1/design_1_coef_bank_0_0/design_1_coef_bank_0_0_in_context.xdc] for cell 'design_1_i/coef_bank_0'
Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0_1/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0_1/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/constrs_1/new/basys3_master.xdc]
Finished Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/constrs_1/new/basys3_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.srcs/constrs_1/new/basys3_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 820.070 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 820.070 ; gain = 281.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 820.070 ; gain = 281.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/coef_bank_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 820.070 ; gain = 281.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 820.070 ; gain = 281.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 820.070 ; gain = 281.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 853.758 ; gain = 315.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 853.758 ; gain = 315.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 863.613 ; gain = 325.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |design_1_coef_bank_0_0 |         1|
|2     |design_1_vio_0_0       |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_coef_bank_0_0_bbox_0 |     1|
|2     |design_1_vio_0_0_bbox_1       |     1|
|3     |IBUF                          |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   231|
|2     |  design_1_i |design_1 |   230|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 879.418 ; gain = 300.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 879.418 ; gain = 340.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 894.559 ; gain = 603.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_filter_reloadable/FIR_filter_reloadable.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 17:09:38 2020...
