{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 07 10:39:31 2021 " "Info: Processing started: Thu Jan 07 10:39:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Clock -c Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[0\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[1\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[2\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[3\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinhBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[0\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[1\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[2\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[3\] " "Warning: Node \"BellSet:Bs0\|minuteAdd:comb_13\|MinlBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|hourAdd:comb_14\|HouhBell\[0\] " "Warning: Node \"BellSet:Bs0\|hourAdd:comb_14\|HouhBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[0\] " "Warning: Node \"BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[0\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[1\] " "Warning: Node \"BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[1\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[2\] " "Warning: Node \"BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[2\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[3\] " "Warning: Node \"BellSet:Bs0\|hourAdd:comb_14\|HoulBell\[3\]\" is a latch" {  } { { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_H " "Info: Assuming node \"Adj_H\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Adj_M " "Info: Assuming node \"Adj_M\" is an undefined clock" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Adj_M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SetBellMode " "Info: Assuming node \"SetBellMode\" is a latch enable. Will not compute fmax for this pin." {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clk_m " "Info: Detected gated clock \"clk_m\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_m" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_h " "Info: Detected gated clock \"clk_h\" as buffer" {  } { { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_h" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_H register Counter12:UHou\|qh\[1\] register Counter12:UHou\|qh\[0\] 336.13 MHz 2.975 ns Internal " "Info: Clock \"Adj_H\" has Internal fmax of 336.13 MHz between source register \"Counter12:UHou\|qh\[1\]\" and destination register \"Counter12:UHou\|qh\[0\]\" (period= 2.975 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.761 ns + Longest register register " "Info: + Longest register to register delay is 2.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter12:UHou\|qh\[1\] 1 REG LCFF_X92_Y10_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y10_N13; Fanout = 6; REG Node = 'Counter12:UHou\|qh\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter12:UHou|qh[1] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.398 ns) 0.747 ns Counter12:UHou\|Equal0~0 2 COMB LCCOMB_X92_Y10_N6 3 " "Info: 2: + IC(0.349 ns) + CELL(0.398 ns) = 0.747 ns; Loc. = LCCOMB_X92_Y10_N6; Fanout = 3; COMB Node = 'Counter12:UHou\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.438 ns) 1.477 ns Counter12:UHou\|qh\[0\]~6 3 COMB LCCOMB_X92_Y10_N18 1 " "Info: 3: + IC(0.292 ns) + CELL(0.438 ns) = 1.477 ns; Loc. = LCCOMB_X92_Y10_N18; Fanout = 1; COMB Node = 'Counter12:UHou\|qh\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.877 ns Counter12:UHou\|qh\[0\]~7 4 COMB LCCOMB_X92_Y10_N4 4 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 1.877 ns; Loc. = LCCOMB_X92_Y10_N4; Fanout = 4; COMB Node = 'Counter12:UHou\|qh\[0\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 2.761 ns Counter12:UHou\|qh\[0\] 5 REG LCFF_X92_Y10_N11 8 " "Info: 5: + IC(0.224 ns) + CELL(0.660 ns) = 2.761 ns; Loc. = LCFF_X92_Y10_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 59.62 % ) " "Info: Total cell delay = 1.646 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 40.38 % ) " "Info: Total interconnect delay = 1.115 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { Counter12:UHou|qh[1] {} Counter12:UHou|Equal0~0 {} Counter12:UHou|qh[0]~6 {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.349ns 0.292ns 0.250ns 0.224ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H destination 4.327 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_H\" to destination register is 4.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 1.707 ns clk_h 2 COMB LCCOMB_X94_Y23_N24 1 " "Info: 2: + IC(0.705 ns) + CELL(0.150 ns) = 1.707 ns; Loc. = LCCOMB_X94_Y23_N24; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 2.544 ns clk_h~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.837 ns) + CELL(0.000 ns) = 2.544 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.327 ns Counter12:UHou\|qh\[0\] 4 REG LCFF_X92_Y10_N11 8 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 4.327 ns; Loc. = LCFF_X92_Y10_N11; Fanout = 8; REG Node = 'Counter12:UHou\|qh\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 35.57 % ) " "Info: Total cell delay = 1.539 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.788 ns ( 64.43 % ) " "Info: Total interconnect delay = 2.788 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_H source 4.327 ns - Longest register " "Info: - Longest clock path from clock \"Adj_H\" to source register is 4.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Adj_H 1 CLK PIN_U30 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_U30; Fanout = 3; CLK Node = 'Adj_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 1.707 ns clk_h 2 COMB LCCOMB_X94_Y23_N24 1 " "Info: 2: + IC(0.705 ns) + CELL(0.150 ns) = 1.707 ns; Loc. = LCCOMB_X94_Y23_N24; Fanout = 1; COMB Node = 'clk_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Adj_H clk_h } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 2.544 ns clk_h~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(0.837 ns) + CELL(0.000 ns) = 2.544 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'clk_h~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { clk_h clk_h~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 4.327 ns Counter12:UHou\|qh\[1\] 4 REG LCFF_X92_Y10_N13 6 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 4.327 ns; Loc. = LCFF_X92_Y10_N13; Fanout = 6; REG Node = 'Counter12:UHou\|qh\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.539 ns ( 35.57 % ) " "Info: Total cell delay = 1.539 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.788 ns ( 64.43 % ) " "Info: Total interconnect delay = 2.788 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { Counter12:UHou|qh[1] Counter12:UHou|Equal0~0 Counter12:UHou|qh[0]~6 Counter12:UHou|qh[0]~7 Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.761 ns" { Counter12:UHou|qh[1] {} Counter12:UHou|Equal0~0 {} Counter12:UHou|qh[0]~6 {} Counter12:UHou|qh[0]~7 {} Counter12:UHou|qh[0] {} } { 0.000ns 0.349ns 0.292ns 0.250ns 0.224ns } { 0.000ns 0.398ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[0] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { Adj_H clk_h clk_h~clkctrl Counter12:UHou|qh[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { Adj_H {} Adj_H~combout {} clk_h {} clk_h~clkctrl {} Counter12:UHou|qh[1] {} } { 0.000ns 0.000ns 0.705ns 0.837ns 1.246ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register BellSet:Bs0\|Counter6:BMin1\|Q\[0\] register BellSet:Bs0\|Counter12:BHou\|ql\[0\] 281.77 MHz 3.549 ns Internal " "Info: Clock \"CP\" has Internal fmax of 281.77 MHz between source register \"BellSet:Bs0\|Counter6:BMin1\|Q\[0\]\" and destination register \"BellSet:Bs0\|Counter12:BHou\|ql\[0\]\" (period= 3.549 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.321 ns + Longest register register " "Info: + Longest register to register delay is 3.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BellSet:Bs0\|Counter6:BMin1\|Q\[0\] 1 REG LCFF_X93_Y11_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y11_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter6:BMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BellSet:Bs0|Counter6:BMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.408 ns) 1.412 ns BellSet:Bs0\|Counter6:BMin1\|Equal0~0 2 COMB LCCOMB_X93_Y12_N6 1 " "Info: 2: + IC(1.004 ns) + CELL(0.408 ns) = 1.412 ns; Loc. = LCCOMB_X93_Y12_N6; Fanout = 1; COMB Node = 'BellSet:Bs0\|Counter6:BMin1\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { BellSet:Bs0|Counter6:BMin1|Q[0] BellSet:Bs0|Counter6:BMin1|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.816 ns BellSet:Bs0\|hEN~0 3 COMB LCCOMB_X93_Y12_N0 2 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X93_Y12_N0; Fanout = 2; COMB Node = 'BellSet:Bs0\|hEN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { BellSet:Bs0|Counter6:BMin1|Equal0~0 BellSet:Bs0|hEN~0 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.223 ns BellSet:Bs0\|hEN~1 4 COMB LCCOMB_X93_Y12_N26 4 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 2.223 ns; Loc. = LCCOMB_X93_Y12_N26; Fanout = 4; COMB Node = 'BellSet:Bs0\|hEN~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 3.321 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 5 REG LCFF_X92_Y12_N1 8 " "Info: 5: + IC(0.438 ns) + CELL(0.660 ns) = 3.321 ns; Loc. = LCFF_X92_Y12_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.368 ns ( 41.19 % ) " "Info: Total cell delay = 1.368 ns ( 41.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.953 ns ( 58.81 % ) " "Info: Total interconnect delay = 1.953 ns ( 58.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { BellSet:Bs0|Counter6:BMin1|Q[0] BellSet:Bs0|Counter6:BMin1|Equal0~0 BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { BellSet:Bs0|Counter6:BMin1|Q[0] {} BellSet:Bs0|Counter6:BMin1|Equal0~0 {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 1.004ns 0.254ns 0.257ns 0.438ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.813 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 2.813 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 3 REG LCFF_X92_Y12_N1 8 " "Info: 3: + IC(1.205 ns) + CELL(0.537 ns) = 2.813 ns; Loc. = LCFF_X92_Y12_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.18 % ) " "Info: Total cell delay = 1.496 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.82 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.827 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.537 ns) 2.827 ns BellSet:Bs0\|Counter6:BMin1\|Q\[0\] 3 REG LCFF_X93_Y11_N1 8 " "Info: 3: + IC(1.219 ns) + CELL(0.537 ns) = 2.827 ns; Loc. = LCFF_X93_Y11_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter6:BMin1\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { CP~clkctrl BellSet:Bs0|Counter6:BMin1|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.92 % ) " "Info: Total cell delay = 1.496 ns ( 52.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 47.08 % ) " "Info: Total interconnect delay = 1.331 ns ( 47.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CP CP~clkctrl BellSet:Bs0|Counter6:BMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter6:BMin1|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CP CP~clkctrl BellSet:Bs0|Counter6:BMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter6:BMin1|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { BellSet:Bs0|Counter6:BMin1|Q[0] BellSet:Bs0|Counter6:BMin1|Equal0~0 BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.321 ns" { BellSet:Bs0|Counter6:BMin1|Q[0] {} BellSet:Bs0|Counter6:BMin1|Equal0~0 {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 1.004ns 0.254ns 0.257ns 0.438ns } { 0.000ns 0.408ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { CP CP~clkctrl BellSet:Bs0|Counter6:BMin1|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter6:BMin1|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.219ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Adj_M register Counter10:UMin0\|Q\[0\] register Counter6:UMin1\|Q\[2\] 360.1 MHz 2.777 ns Internal " "Info: Clock \"Adj_M\" has Internal fmax of 360.1 MHz between source register \"Counter10:UMin0\|Q\[0\]\" and destination register \"Counter6:UMin1\|Q\[2\]\" (period= 2.777 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.563 ns + Longest register register " "Info: + Longest register to register delay is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:UMin0\|Q\[0\] 1 REG LCFF_X94_Y10_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y10_N9; Fanout = 10; REG Node = 'Counter10:UMin0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:UMin0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.385 ns) 1.116 ns Counter10:UMin0\|Equal0~0 2 COMB LCCOMB_X92_Y10_N28 1 " "Info: 2: + IC(0.731 ns) + CELL(0.385 ns) = 1.116 ns; Loc. = LCCOMB_X92_Y10_N28; Fanout = 1; COMB Node = 'Counter10:UMin0\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { Counter10:UMin0|Q[0] Counter10:UMin0|Equal0~0 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.517 ns EN_M_H 3 COMB LCCOMB_X92_Y10_N30 7 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 1.517 ns; Loc. = LCCOMB_X92_Y10_N30; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Counter10:UMin0|Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.660 ns) 2.563 ns Counter6:UMin1\|Q\[2\] 4 REG LCFF_X93_Y10_N29 10 " "Info: 4: + IC(0.386 ns) + CELL(0.660 ns) = 2.563 ns; Loc. = LCFF_X93_Y10_N29; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 46.63 % ) " "Info: Total cell delay = 1.195 ns ( 46.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.368 ns ( 53.37 % ) " "Info: Total interconnect delay = 1.368 ns ( 53.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Counter10:UMin0|Q[0] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Counter10:UMin0|Q[0] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.731ns 0.251ns 0.386ns } { 0.000ns 0.385ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M destination 4.667 ns + Shortest register " "Info: + Shortest clock path from clock \"Adj_M\" to destination register is 4.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 2.004 ns clk_m 2 COMB LCCOMB_X94_Y23_N2 1 " "Info: 2: + IC(1.012 ns) + CELL(0.150 ns) = 2.004 ns; Loc. = LCCOMB_X94_Y23_N2; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 2.883 ns clk_m~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 2.883 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 4.667 ns Counter6:UMin1\|Q\[2\] 4 REG LCFF_X93_Y10_N29 10 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 4.667 ns; Loc. = LCFF_X93_Y10_N29; Fanout = 10; REG Node = 'Counter6:UMin1\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 32.76 % ) " "Info: Total cell delay = 1.529 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.138 ns ( 67.24 % ) " "Info: Total interconnect delay = 3.138 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Adj_M source 4.667 ns - Longest register " "Info: - Longest clock path from clock \"Adj_M\" to source register is 4.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 2.004 ns clk_m 2 COMB LCCOMB_X94_Y23_N2 1 " "Info: 2: + IC(1.012 ns) + CELL(0.150 ns) = 2.004 ns; Loc. = LCCOMB_X94_Y23_N2; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Adj_M clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 2.883 ns clk_m~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 2.883 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 4.667 ns Counter10:UMin0\|Q\[0\] 4 REG LCFF_X94_Y10_N9 10 " "Info: 4: + IC(1.247 ns) + CELL(0.537 ns) = 4.667 ns; Loc. = LCFF_X94_Y10_N9; Fanout = 10; REG Node = 'Counter10:UMin0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 32.76 % ) " "Info: Total cell delay = 1.529 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.138 ns ( 67.24 % ) " "Info: Total interconnect delay = 3.138 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[0] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[0] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { Counter10:UMin0|Q[0] Counter10:UMin0|Equal0~0 EN_M_H Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.563 ns" { Counter10:UMin0|Q[0] {} Counter10:UMin0|Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.731ns 0.251ns 0.386ns } { 0.000ns 0.385ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter6:UMin1|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[2] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.667 ns" { Adj_M clk_m clk_m~clkctrl Counter10:UMin0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.667 ns" { Adj_M {} Adj_M~combout {} clk_m {} clk_m~clkctrl {} Counter10:UMin0|Q[0] {} } { 0.000ns 0.000ns 1.012ns 0.879ns 1.247ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Counter10:USec0\|Q\[0\] Counter6:UMin1\|Q\[3\] CP 1.025 ns " "Info: Found hold time violation between source  pin or register \"Counter10:USec0\|Q\[0\]\" and destination pin or register \"Counter6:UMin1\|Q\[3\]\" for clock \"CP\" (Hold time is 1.025 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.455 ns + Largest " "Info: + Largest clock skew is 3.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.334 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.271 ns) 3.672 ns clk_m 2 COMB LCCOMB_X94_Y23_N2 1 " "Info: 2: + IC(2.442 ns) + CELL(0.271 ns) = 3.672 ns; Loc. = LCCOMB_X94_Y23_N2; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 4.551 ns clk_m~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.551 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 6.334 ns Counter6:UMin1\|Q\[3\] 4 REG LCFF_X92_Y10_N9 9 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 6.334 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 27.90 % ) " "Info: Total cell delay = 1.767 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.567 ns ( 72.10 % ) " "Info: Total interconnect delay = 4.567 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.879 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.879 ns Counter10:USec0\|Q\[0\] 3 REG LCFF_X91_Y4_N1 13 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X91_Y4_N1; Fanout = 13; REG Node = 'Counter10:USec0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { CP~clkctrl Counter10:USec0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.96 % ) " "Info: Total cell delay = 1.496 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 48.04 % ) " "Info: Total interconnect delay = 1.383 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CP CP~clkctrl Counter10:USec0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CP CP~clkctrl Counter10:USec0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.446 ns - Shortest register register " "Info: - Shortest register to register delay is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter10:USec0\|Q\[0\] 1 REG LCFF_X91_Y4_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X91_Y4_N1; Fanout = 13; REG Node = 'Counter10:USec0\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter10:USec0|Q[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.150 ns) 0.457 ns Equal0~0 2 COMB LCCOMB_X91_Y4_N22 6 " "Info: 2: + IC(0.307 ns) + CELL(0.150 ns) = 0.457 ns; Loc. = LCCOMB_X91_Y4_N22; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { Counter10:USec0|Q[0] Equal0~0 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.413 ns) 1.947 ns EN_M_H 3 COMB LCCOMB_X92_Y10_N30 7 " "Info: 3: + IC(1.077 ns) + CELL(0.413 ns) = 1.947 ns; Loc. = LCCOMB_X92_Y10_N30; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { Equal0~0 EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 2.362 ns Counter6:UMin1\|Q\[3\]~3 4 COMB LCCOMB_X92_Y10_N8 1 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.362 ns; Loc. = LCCOMB_X92_Y10_N8; Fanout = 1; COMB Node = 'Counter6:UMin1\|Q\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { EN_M_H Counter6:UMin1|Q[3]~3 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.446 ns Counter6:UMin1\|Q\[3\] 5 REG LCFF_X92_Y10_N9 9 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.446 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.797 ns ( 32.58 % ) " "Info: Total cell delay = 0.797 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 67.42 % ) " "Info: Total interconnect delay = 1.649 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { Counter10:USec0|Q[0] Equal0~0 EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { Counter10:USec0|Q[0] {} Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.307ns 1.077ns 0.265ns 0.000ns } { 0.000ns 0.150ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CP CP~clkctrl Counter10:USec0|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { CP {} CP~combout {} CP~clkctrl {} Counter10:USec0|Q[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { Counter10:USec0|Q[0] Equal0~0 EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { Counter10:USec0|Q[0] {} Equal0~0 {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.307ns 1.077ns 0.265ns 0.000ns } { 0.000ns 0.150ns 0.413ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BellSet:Bs0\|Counter12:BHou\|ql\[0\] SetHourBellKey CP 5.532 ns register " "Info: tsu for register \"BellSet:Bs0\|Counter12:BHou\|ql\[0\]\" (data pin = \"SetHourBellKey\", clock pin = \"CP\") is 5.532 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.381 ns + Longest pin register " "Info: + Longest pin to register delay is 8.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SetHourBellKey 1 PIN PIN_AC24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 1; PIN Node = 'SetHourBellKey'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetHourBellKey } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.616 ns) + CELL(0.438 ns) 6.876 ns BellSet:Bs0\|hEN~0 2 COMB LCCOMB_X93_Y12_N0 2 " "Info: 2: + IC(5.616 ns) + CELL(0.438 ns) = 6.876 ns; Loc. = LCCOMB_X93_Y12_N0; Fanout = 2; COMB Node = 'BellSet:Bs0\|hEN~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.054 ns" { SetHourBellKey BellSet:Bs0|hEN~0 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.283 ns BellSet:Bs0\|hEN~1 3 COMB LCCOMB_X93_Y12_N26 4 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 7.283 ns; Loc. = LCCOMB_X93_Y12_N26; Fanout = 4; COMB Node = 'BellSet:Bs0\|hEN~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 } "NODE_NAME" } } { "BellCtrl.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/BellCtrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 8.381 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 4 REG LCFF_X92_Y12_N1 8 " "Info: 4: + IC(0.438 ns) + CELL(0.660 ns) = 8.381 ns; Loc. = LCFF_X92_Y12_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.070 ns ( 24.70 % ) " "Info: Total cell delay = 2.070 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.311 ns ( 75.30 % ) " "Info: Total interconnect delay = 6.311 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.381 ns" { SetHourBellKey BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.381 ns" { SetHourBellKey {} SetHourBellKey~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 5.616ns 0.257ns 0.438ns } { 0.000ns 0.822ns 0.438ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.813 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CP~clkctrl 2 COMB CLKCTRL_G14 24 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 24; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CP CP~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.537 ns) 2.813 ns BellSet:Bs0\|Counter12:BHou\|ql\[0\] 3 REG LCFF_X92_Y12_N1 8 " "Info: 3: + IC(1.205 ns) + CELL(0.537 ns) = 2.813 ns; Loc. = LCFF_X92_Y12_N1; Fanout = 8; REG Node = 'BellSet:Bs0\|Counter12:BHou\|ql\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.18 % ) " "Info: Total cell delay = 1.496 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.82 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.381 ns" { SetHourBellKey BellSet:Bs0|hEN~0 BellSet:Bs0|hEN~1 BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.381 ns" { SetHourBellKey {} SetHourBellKey~combout {} BellSet:Bs0|hEN~0 {} BellSet:Bs0|hEN~1 {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 5.616ns 0.257ns 0.438ns } { 0.000ns 0.822ns 0.438ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { CP CP~clkctrl BellSet:Bs0|Counter12:BHou|ql[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.813 ns" { CP {} CP~combout {} CP~clkctrl {} BellSet:Bs0|Counter12:BHou|ql[0] {} } { 0.000ns 0.000ns 0.112ns 1.205ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP segM\[10\] Counter6:UMin1\|Q\[3\] 20.105 ns register " "Info: tco from clock \"CP\" to destination pin \"segM\[10\]\" through register \"Counter6:UMin1\|Q\[3\]\" is 20.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.334 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 6.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.271 ns) 3.672 ns clk_m 2 COMB LCCOMB_X94_Y23_N2 1 " "Info: 2: + IC(2.442 ns) + CELL(0.271 ns) = 3.672 ns; Loc. = LCCOMB_X94_Y23_N2; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 4.551 ns clk_m~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.551 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 6.334 ns Counter6:UMin1\|Q\[3\] 4 REG LCFF_X92_Y10_N9 9 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 6.334 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 27.90 % ) " "Info: Total cell delay = 1.767 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.567 ns ( 72.10 % ) " "Info: Total interconnect delay = 4.567 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.521 ns + Longest register pin " "Info: + Longest register to pin delay is 13.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter6:UMin1\|Q\[3\] 1 REG LCFF_X92_Y10_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.150 ns) 1.560 ns MinhShow~3 2 COMB LCCOMB_X94_Y11_N30 8 " "Info: 2: + IC(1.410 ns) + CELL(0.150 ns) = 1.560 ns; Loc. = LCCOMB_X94_Y11_N30; Fanout = 8; COMB Node = 'MinhShow~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { Counter6:UMin1|Q[3] MinhShow~3 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.436 ns) 2.794 ns _BCDto7LED:Smin\|WideOr4~0 3 COMB LCCOMB_X94_Y11_N20 1 " "Info: 3: + IC(0.798 ns) + CELL(0.436 ns) = 2.794 ns; Loc. = LCCOMB_X94_Y11_N20; Fanout = 1; COMB Node = '_BCDto7LED:Smin\|WideOr4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MinhShow~3 _BCDto7LED:Smin|WideOr4~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.085 ns) + CELL(2.642 ns) 13.521 ns segM\[10\] 4 PIN PIN_L2 0 " "Info: 4: + IC(8.085 ns) + CELL(2.642 ns) = 13.521 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'segM\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.727 ns" { _BCDto7LED:Smin|WideOr4~0 segM[10] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 23.87 % ) " "Info: Total cell delay = 3.228 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.293 ns ( 76.13 % ) " "Info: Total interconnect delay = 10.293 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.521 ns" { Counter6:UMin1|Q[3] MinhShow~3 _BCDto7LED:Smin|WideOr4~0 segM[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.521 ns" { Counter6:UMin1|Q[3] {} MinhShow~3 {} _BCDto7LED:Smin|WideOr4~0 {} segM[10] {} } { 0.000ns 1.410ns 0.798ns 8.085ns } { 0.000ns 0.150ns 0.436ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.521 ns" { Counter6:UMin1|Q[3] MinhShow~3 _BCDto7LED:Smin|WideOr4~0 segM[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.521 ns" { Counter6:UMin1|Q[3] {} MinhShow~3 {} _BCDto7LED:Smin|WideOr4~0 {} segM[10] {} } { 0.000ns 1.410ns 0.798ns 8.085ns } { 0.000ns 0.150ns 0.436ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SetBellMode segH\[2\] 18.952 ns Longest " "Info: Longest tpd from source pin \"SetBellMode\" to destination pin \"segH\[2\]\" is 18.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SetBellMode 1 CLK PIN_AC27 34 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 34; CLK Node = 'SetBellMode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetBellMode } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.302 ns) + CELL(0.437 ns) 6.591 ns HoulShow~3 2 COMB LCCOMB_X91_Y12_N4 8 " "Info: 2: + IC(5.302 ns) + CELL(0.437 ns) = 6.591 ns; Loc. = LCCOMB_X91_Y12_N4; Fanout = 8; COMB Node = 'HoulShow~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { SetBellMode HoulShow~3 } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.568 ns) + CELL(0.150 ns) 15.309 ns _BCDto7LED:Shou\|WideOr11~0 3 COMB LCCOMB_X1_Y44_N4 1 " "Info: 3: + IC(8.568 ns) + CELL(0.150 ns) = 15.309 ns; Loc. = LCCOMB_X1_Y44_N4; Fanout = 1; COMB Node = '_BCDto7LED:Shou\|WideOr11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { HoulShow~3 _BCDto7LED:Shou|WideOr11~0 } "NODE_NAME" } } { "_BCDto7LED.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/_BCDto7LED.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(2.612 ns) 18.952 ns segH\[2\] 4 PIN PIN_H7 0 " "Info: 4: + IC(1.031 ns) + CELL(2.612 ns) = 18.952 ns; Loc. = PIN_H7; Fanout = 0; PIN Node = 'segH\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { _BCDto7LED:Shou|WideOr11~0 segH[2] } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.051 ns ( 21.38 % ) " "Info: Total cell delay = 4.051 ns ( 21.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.901 ns ( 78.62 % ) " "Info: Total interconnect delay = 14.901 ns ( 78.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.952 ns" { SetBellMode HoulShow~3 _BCDto7LED:Shou|WideOr11~0 segH[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.952 ns" { SetBellMode {} SetBellMode~combout {} HoulShow~3 {} _BCDto7LED:Shou|WideOr11~0 {} segH[2] {} } { 0.000ns 0.000ns 5.302ns 8.568ns 1.031ns } { 0.000ns 0.852ns 0.437ns 0.150ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter6:UMin1\|Q\[3\] Adj_M CP -0.695 ns register " "Info: th for register \"Counter6:UMin1\|Q\[3\]\" (data pin = \"Adj_M\", clock pin = \"CP\") is -0.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.334 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 6.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CP 1 CLK PIN_AD15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 5; CLK Node = 'CP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.442 ns) + CELL(0.271 ns) 3.672 ns clk_m 2 COMB LCCOMB_X94_Y23_N2 1 " "Info: 2: + IC(2.442 ns) + CELL(0.271 ns) = 3.672 ns; Loc. = LCCOMB_X94_Y23_N2; Fanout = 1; COMB Node = 'clk_m'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CP clk_m } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.000 ns) 4.551 ns clk_m~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.551 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'clk_m~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk_m clk_m~clkctrl } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 6.334 ns Counter6:UMin1\|Q\[3\] 4 REG LCFF_X92_Y10_N9 9 " "Info: 4: + IC(1.246 ns) + CELL(0.537 ns) = 6.334 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.767 ns ( 27.90 % ) " "Info: Total cell delay = 1.767 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.567 ns ( 72.10 % ) " "Info: Total interconnect delay = 4.567 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.295 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Adj_M 1 CLK PIN_T29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 3; CLK Node = 'Adj_M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adj_M } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.561 ns) + CELL(0.393 ns) 6.796 ns EN_M_H 2 COMB LCCOMB_X92_Y10_N30 7 " "Info: 2: + IC(5.561 ns) + CELL(0.393 ns) = 6.796 ns; Loc. = LCCOMB_X92_Y10_N30; Fanout = 7; COMB Node = 'EN_M_H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { Adj_M EN_M_H } "NODE_NAME" } } { "Clock.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 7.211 ns Counter6:UMin1\|Q\[3\]~3 3 COMB LCCOMB_X92_Y10_N8 1 " "Info: 3: + IC(0.265 ns) + CELL(0.150 ns) = 7.211 ns; Loc. = LCCOMB_X92_Y10_N8; Fanout = 1; COMB Node = 'Counter6:UMin1\|Q\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { EN_M_H Counter6:UMin1|Q[3]~3 } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.295 ns Counter6:UMin1\|Q\[3\] 4 REG LCFF_X92_Y10_N9 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.295 ns; Loc. = LCFF_X92_Y10_N9; Fanout = 9; REG Node = 'Counter6:UMin1\|Q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "Counter.v" "" { Text "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Counter.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.469 ns ( 20.14 % ) " "Info: Total cell delay = 1.469 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 79.86 % ) " "Info: Total interconnect delay = 5.826 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { Adj_M EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { Adj_M {} Adj_M~combout {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 5.561ns 0.265ns 0.000ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { CP clk_m clk_m~clkctrl Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.334 ns" { CP {} CP~combout {} clk_m {} clk_m~clkctrl {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 2.442ns 0.879ns 1.246ns } { 0.000ns 0.959ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.295 ns" { Adj_M EN_M_H Counter6:UMin1|Q[3]~3 Counter6:UMin1|Q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.295 ns" { Adj_M {} Adj_M~combout {} EN_M_H {} Counter6:UMin1|Q[3]~3 {} Counter6:UMin1|Q[3] {} } { 0.000ns 0.000ns 5.561ns 0.265ns 0.000ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 10:39:32 2021 " "Info: Processing ended: Thu Jan 07 10:39:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
