Loading plugins phase: Elapsed time ==> 0s.281ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -d CY8C4245AXI-483 -s D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.953ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -dcpsoc3 Step Dir Servo Controller DC Motor.v -verilog
======================================================================

======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -dcpsoc3 Step Dir Servo Controller DC Motor.v -verilog
======================================================================

======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -dcpsoc3 -verilog Step Dir Servo Controller DC Motor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 15 09:31:21 2016


======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   vpp
Options  :    -yv2 -q10 Step Dir Servo Controller DC Motor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 15 09:31:21 2016

Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Step Dir Servo Controller DC Motor.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -dcpsoc3 -verilog Step Dir Servo Controller DC Motor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 15 09:31:21 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\codegentemp\Step Dir Servo Controller DC Motor.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\codegentemp\Step Dir Servo Controller DC Motor.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Step Dir Servo Controller DC Motor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -dcpsoc3 -verilog Step Dir Servo Controller DC Motor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 15 09:31:21 2016

Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\codegentemp\Step Dir Servo Controller DC Motor.ctl'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\codegentemp\Step Dir Servo Controller DC Motor.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\StepDirCounter:Net_95\
	Net_124
	Net_125
	Net_320
	Net_321
	Net_322
	Net_323
	Net_324
	Net_325
	\UART_1:Net_452\
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	\UART_1:Net_547\
	\UART_1:Net_891\
	\UART_1:Net_1001\
	\UART_1:Net_899\


Deleted 18 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Step_net_0
Aliasing tmpOE__Dir_net_0 to tmpOE__Step_net_0
Aliasing tmpOE__QuadA_net_0 to tmpOE__Step_net_0
Aliasing tmpOE__QuadB_net_0 to tmpOE__Step_net_0
Aliasing \QuadDec_1:Net_75\ to zero
Aliasing \QuadDec_1:Net_66\ to zero
Aliasing \QuadDec_1:Net_82\ to zero
Aliasing \StepDirCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \StepDirCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \StepDirCounter:CounterUDB:capt_rising\ to zero
Aliasing \StepDirCounter:CounterUDB:reset\ to zero
Aliasing \StepDirCounter:CounterUDB:underflow\ to \StepDirCounter:CounterUDB:status_1\
Aliasing \StepDirCounter:CounterUDB:tc_i\ to \StepDirCounter:CounterUDB:reload_tc\
Aliasing \PIDTimer:Net_81\ to \QuadDec_1:Net_81\
Aliasing \PIDTimer:Net_75\ to zero
Aliasing \PIDTimer:Net_69\ to tmpOE__Step_net_0
Aliasing \PIDTimer:Net_66\ to zero
Aliasing \PIDTimer:Net_82\ to zero
Aliasing \PIDTimer:Net_72\ to zero
Aliasing \MotorPWM:Net_75\ to zero
Aliasing \MotorPWM:Net_69\ to tmpOE__Step_net_0
Aliasing \MotorPWM:Net_66\ to zero
Aliasing \MotorPWM:Net_82\ to zero
Aliasing \MotorPWM:Net_72\ to zero
Aliasing \MotorControlReg:clk\ to zero
Aliasing \MotorControlReg:rst\ to zero
Aliasing tmpOE__MotorA_net_0 to tmpOE__Step_net_0
Aliasing tmpOE__MotorB_net_0 to tmpOE__Step_net_0
Aliasing \SerialDataTimer:Net_75\ to zero
Aliasing \SerialDataTimer:Net_69\ to tmpOE__Step_net_0
Aliasing \SerialDataTimer:Net_66\ to zero
Aliasing \SerialDataTimer:Net_82\ to zero
Aliasing \SerialDataTimer:Net_72\ to zero
Aliasing \UART_1:Net_459\ to zero
Aliasing \UART_1:Net_1194\ to zero
Aliasing \UART_1:Net_1195\ to zero
Aliasing \UART_1:Net_1196\ to zero
Aliasing \UART_1:tmpOE__tx_net_0\ to tmpOE__Step_net_0
Aliasing \UART_1:tmpOE__rx_net_0\ to tmpOE__Step_net_0
Aliasing \UART_1:Net_747\ to zero
Aliasing tmpOE__LedPin_net_0 to tmpOE__Step_net_0
Aliasing \StepDirCounter:CounterUDB:prevCapture\\D\ to zero
Aliasing \StepDirCounter:CounterUDB:cmp_out_reg_i\\D\ to \StepDirCounter:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__Step_net_0[1]
Removing Lhs of wire tmpOE__Dir_net_0[9] = tmpOE__Step_net_0[1]
Removing Lhs of wire tmpOE__QuadA_net_0[15] = tmpOE__Step_net_0[1]
Removing Lhs of wire tmpOE__QuadB_net_0[21] = tmpOE__Step_net_0[1]
Removing Lhs of wire \QuadDec_1:Net_81\[31] = Net_522[42]
Removing Lhs of wire \QuadDec_1:Net_75\[32] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_69\[33] = Net_18[16]
Removing Lhs of wire \QuadDec_1:Net_66\[34] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_82\[35] = zero[2]
Removing Lhs of wire \QuadDec_1:Net_72\[36] = Net_17[22]
Removing Lhs of wire \StepDirCounter:Net_89\[43] = Net_47[10]
Removing Rhs of wire \StepDirCounter:CounterUDB:ctrl_cmod_2\[47] = \StepDirCounter:CounterUDB:control_2\[48]
Removing Rhs of wire \StepDirCounter:CounterUDB:ctrl_cmod_1\[49] = \StepDirCounter:CounterUDB:control_1\[50]
Removing Rhs of wire \StepDirCounter:CounterUDB:ctrl_cmod_0\[51] = \StepDirCounter:CounterUDB:control_0\[52]
Removing Lhs of wire \StepDirCounter:CounterUDB:ctrl_capmode_1\[53] = zero[2]
Removing Lhs of wire \StepDirCounter:CounterUDB:ctrl_capmode_0\[54] = zero[2]
Removing Lhs of wire \StepDirCounter:CounterUDB:ctrl_enable\[63] = \StepDirCounter:CounterUDB:control_7\[58]
Removing Lhs of wire \StepDirCounter:CounterUDB:capt_rising\[65] = zero[2]
Removing Lhs of wire \StepDirCounter:CounterUDB:capt_falling\[66] = \StepDirCounter:CounterUDB:prevCapture\[64]
Removing Rhs of wire \StepDirCounter:CounterUDB:reload\[69] = \StepDirCounter:CounterUDB:reload_tc\[70]
Removing Lhs of wire \StepDirCounter:CounterUDB:final_enable\[71] = \StepDirCounter:CounterUDB:control_7\[58]
Removing Lhs of wire \StepDirCounter:CounterUDB:counter_enable\[72] = \StepDirCounter:CounterUDB:control_7\[58]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_0\[73] = \StepDirCounter:CounterUDB:cmp_out_status\[74]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_1\[75] = \StepDirCounter:CounterUDB:per_zero\[76]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_2\[77] = \StepDirCounter:CounterUDB:overflow_status\[78]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_3\[79] = \StepDirCounter:CounterUDB:underflow_status\[80]
Removing Lhs of wire \StepDirCounter:CounterUDB:status_4\[81] = \StepDirCounter:CounterUDB:hwCapture\[68]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_5\[82] = \StepDirCounter:CounterUDB:fifo_full\[83]
Removing Rhs of wire \StepDirCounter:CounterUDB:status_6\[84] = \StepDirCounter:CounterUDB:fifo_nempty\[85]
Removing Lhs of wire \StepDirCounter:CounterUDB:reset\[87] = zero[2]
Removing Rhs of wire \StepDirCounter:CounterUDB:overflow\[88] = \StepDirCounter:CounterUDB:per_FF\[89]
Removing Lhs of wire \StepDirCounter:CounterUDB:underflow\[90] = \StepDirCounter:CounterUDB:status_1\[75]
Removing Lhs of wire \StepDirCounter:CounterUDB:tc_i\[93] = \StepDirCounter:CounterUDB:reload\[69]
Removing Rhs of wire Net_666[103] = \PulseConvert_1:out_pulse\[338]
Removing Lhs of wire \StepDirCounter:CounterUDB:dp_dir\[105] = Net_47[10]
Removing Lhs of wire \StepDirCounter:CounterUDB:cs_addr_2\[106] = Net_47[10]
Removing Lhs of wire \StepDirCounter:CounterUDB:cs_addr_1\[107] = \StepDirCounter:CounterUDB:count_enable\[104]
Removing Lhs of wire \StepDirCounter:CounterUDB:cs_addr_0\[108] = \StepDirCounter:CounterUDB:reload\[69]
Removing Lhs of wire \PIDTimer:Net_81\[188] = Net_522[42]
Removing Lhs of wire \PIDTimer:Net_75\[189] = zero[2]
Removing Lhs of wire \PIDTimer:Net_69\[190] = tmpOE__Step_net_0[1]
Removing Lhs of wire \PIDTimer:Net_66\[191] = zero[2]
Removing Lhs of wire \PIDTimer:Net_82\[192] = zero[2]
Removing Lhs of wire \PIDTimer:Net_72\[193] = zero[2]
Removing Lhs of wire \MotorPWM:Net_81\[200] = Net_550[212]
Removing Lhs of wire \MotorPWM:Net_75\[201] = zero[2]
Removing Lhs of wire \MotorPWM:Net_69\[202] = tmpOE__Step_net_0[1]
Removing Lhs of wire \MotorPWM:Net_66\[203] = zero[2]
Removing Lhs of wire \MotorPWM:Net_82\[204] = zero[2]
Removing Lhs of wire \MotorPWM:Net_72\[205] = zero[2]
Removing Lhs of wire \MotorLookupTable:tmp__MotorLookupTable_ins_2\[213] = Net_216[214]
Removing Rhs of wire Net_216[214] = \MotorControlReg:control_out_1\[225]
Removing Rhs of wire Net_216[214] = \MotorControlReg:control_1\[245]
Removing Lhs of wire \MotorLookupTable:tmp__MotorLookupTable_ins_1\[215] = Net_215[216]
Removing Rhs of wire Net_215[216] = \MotorControlReg:control_out_0\[224]
Removing Rhs of wire Net_215[216] = \MotorControlReg:control_0\[246]
Removing Lhs of wire \MotorLookupTable:tmp__MotorLookupTable_ins_0\[217] = Net_496[209]
Removing Rhs of wire Net_239[220] = \MotorLookupTable:tmp__MotorLookupTable_reg_1\[218]
Removing Rhs of wire Net_238[221] = \MotorLookupTable:tmp__MotorLookupTable_reg_0\[219]
Removing Lhs of wire \MotorControlReg:clk\[222] = zero[2]
Removing Lhs of wire \MotorControlReg:rst\[223] = zero[2]
Removing Lhs of wire tmpOE__MotorA_net_0[248] = tmpOE__Step_net_0[1]
Removing Lhs of wire tmpOE__MotorB_net_0[254] = tmpOE__Step_net_0[1]
Removing Lhs of wire \SerialDataTimer:Net_81\[262] = Net_41[273]
Removing Lhs of wire \SerialDataTimer:Net_75\[263] = zero[2]
Removing Lhs of wire \SerialDataTimer:Net_69\[264] = tmpOE__Step_net_0[1]
Removing Lhs of wire \SerialDataTimer:Net_66\[265] = zero[2]
Removing Lhs of wire \SerialDataTimer:Net_82\[266] = zero[2]
Removing Lhs of wire \SerialDataTimer:Net_72\[267] = zero[2]
Removing Lhs of wire \UART_1:Net_459\[276] = zero[2]
Removing Lhs of wire \UART_1:Net_652\[277] = zero[2]
Removing Lhs of wire \UART_1:Net_1194\[279] = zero[2]
Removing Lhs of wire \UART_1:Net_1195\[280] = zero[2]
Removing Lhs of wire \UART_1:Net_1196\[281] = zero[2]
Removing Rhs of wire \UART_1:Net_654\[282] = \UART_1:Net_1197\[283]
Removing Lhs of wire \UART_1:Net_1170\[286] = \UART_1:Net_847\[275]
Removing Lhs of wire \UART_1:Net_990\[287] = zero[2]
Removing Lhs of wire \UART_1:Net_909\[288] = zero[2]
Removing Lhs of wire \UART_1:Net_663\[289] = zero[2]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[291] = tmpOE__Step_net_0[1]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[302] = tmpOE__Step_net_0[1]
Removing Lhs of wire \UART_1:Net_1175\[306] = zero[2]
Removing Lhs of wire \UART_1:Net_747\[307] = zero[2]
Removing Lhs of wire tmpOE__LedPin_net_0[331] = tmpOE__Step_net_0[1]
Removing Lhs of wire \StepDirCounter:CounterUDB:prevCapture\\D\[341] = zero[2]
Removing Lhs of wire \StepDirCounter:CounterUDB:overflow_reg_i\\D\[342] = \StepDirCounter:CounterUDB:overflow\[88]
Removing Lhs of wire \StepDirCounter:CounterUDB:underflow_reg_i\\D\[343] = \StepDirCounter:CounterUDB:status_1\[75]
Removing Lhs of wire \StepDirCounter:CounterUDB:tc_reg_i\\D\[344] = \StepDirCounter:CounterUDB:reload\[69]
Removing Lhs of wire \StepDirCounter:CounterUDB:prevCompare\\D\[345] = \StepDirCounter:CounterUDB:cmp_out_i\[96]
Removing Lhs of wire \StepDirCounter:CounterUDB:cmp_out_reg_i\\D\[346] = \StepDirCounter:CounterUDB:cmp_out_i\[96]
Removing Lhs of wire \StepDirCounter:CounterUDB:count_stored_i\\D\[347] = Net_666[103]

------------------------------------------------------
Aliased 0 equations, 91 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\StepDirCounter:CounterUDB:capt_either_edge\' (cost = 0):
\StepDirCounter:CounterUDB:capt_either_edge\ <= (\StepDirCounter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\StepDirCounter:CounterUDB:cmp_out_i\' (cost = 5):
\StepDirCounter:CounterUDB:cmp_out_i\ <= ((not \StepDirCounter:CounterUDB:ctrl_cmod_2\ and not \StepDirCounter:CounterUDB:ctrl_cmod_0\ and \StepDirCounter:CounterUDB:cmp_equal\)
	OR (not \StepDirCounter:CounterUDB:cmp_less\ and not \StepDirCounter:CounterUDB:cmp_equal\ and \StepDirCounter:CounterUDB:ctrl_cmod_1\ and \StepDirCounter:CounterUDB:ctrl_cmod_0\)
	OR (not \StepDirCounter:CounterUDB:ctrl_cmod_2\ and not \StepDirCounter:CounterUDB:ctrl_cmod_1\ and \StepDirCounter:CounterUDB:ctrl_cmod_0\ and \StepDirCounter:CounterUDB:cmp_less\)
	OR (not \StepDirCounter:CounterUDB:ctrl_cmod_2\ and not \StepDirCounter:CounterUDB:ctrl_cmod_0\ and \StepDirCounter:CounterUDB:ctrl_cmod_1\ and \StepDirCounter:CounterUDB:cmp_less\)
	OR (not \StepDirCounter:CounterUDB:cmp_less\ and \StepDirCounter:CounterUDB:ctrl_cmod_2\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \StepDirCounter:CounterUDB:hwCapture\ to zero
Removing Lhs of wire \StepDirCounter:CounterUDB:hwCapture\[68] = zero[2]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : D:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj" -dcpsoc3 "Step Dir Servo Controller DC Motor.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.843ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Monday, 15 February 2016 09:31:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\John\OneDrive\Projects\ElectronicsAndRobotics\Cypress\SCB_Bootloader\Step Dir Servo Controller DC Motor.cydsn\Step Dir Servo Controller DC Motor.cyprj -d CY8C4245AXI-483 Step Dir Servo Controller DC Motor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \StepDirCounter:CounterUDB:prevCapture\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_3'. Signal=Net_550_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_522_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Net_522_ff10
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=5, Signal=Net_522_digital
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff2\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_2'. Signal=Net_41_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \StepDirCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \StepDirCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \UART_1:rx(0)\, \UART_1:tx(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Step(0)__PA ,
            fb => Net_669 ,
            pad => Step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir(0)__PA ,
            fb => Net_47 ,
            pad => Dir(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QuadA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QuadA(0)__PA ,
            fb => Net_18 ,
            pad => QuadA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QuadB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => QuadB(0)__PA ,
            fb => Net_17 ,
            pad => QuadB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorA(0)__PA ,
            input => Net_238 ,
            pad => MotorA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorB(0)__PA ,
            input => Net_239 ,
            pad => MotorB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            input => \UART_1:Net_1062\ ,
            pad => \UART_1:tx(0)_PAD\ );

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_654\ ,
            pad => \UART_1:rx(0)_PAD\ );

    Pin : Name = LedPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LedPin(0)__PA ,
            pad => LedPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\StepDirCounter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\StepDirCounter:CounterUDB:status_1\ * 
              !\StepDirCounter:CounterUDB:overflow\
        );
        Output = \StepDirCounter:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\StepDirCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_equal\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + \StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:cmp_equal\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
        );
        Output = \StepDirCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:overflow\ * 
              !\StepDirCounter:CounterUDB:overflow_reg_i\
        );
        Output = \StepDirCounter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:status_1\ * 
              !\StepDirCounter:CounterUDB:underflow_reg_i\
        );
        Output = \StepDirCounter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:control_7\ * 
              !\StepDirCounter:CounterUDB:count_stored_i\ * Net_666
        );
        Output = \StepDirCounter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_239, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_496 * Net_216 * Net_215
        );
        Output = Net_239 (fanout=1)

    MacroCell: Name=Net_238, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_496 * !Net_216 * Net_215
        );
        Output = Net_238 (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:overflow\
        );
        Output = \StepDirCounter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:status_1\
        );
        Output = \StepDirCounter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_equal\
            + \StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:cmp_less\
            + \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:cmp_equal\
        );
        Output = \StepDirCounter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\StepDirCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_666
        );
        Output = \StepDirCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_666, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_666 (fanout=3)

    MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)

    MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669
            + !Net_666 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\StepDirCounter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_522_digital ,
            cs_addr_2 => Net_47 ,
            cs_addr_1 => \StepDirCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \StepDirCounter:CounterUDB:reload\ ,
            chain_out => \StepDirCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \StepDirCounter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\StepDirCounter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_522_digital ,
            cs_addr_2 => Net_47 ,
            cs_addr_1 => \StepDirCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \StepDirCounter:CounterUDB:reload\ ,
            z0_comb => \StepDirCounter:CounterUDB:status_1\ ,
            f0_comb => \StepDirCounter:CounterUDB:overflow\ ,
            ce1_comb => \StepDirCounter:CounterUDB:cmp_equal\ ,
            cl1_comb => \StepDirCounter:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \StepDirCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \StepDirCounter:CounterUDB:status_5\ ,
            chain_in => \StepDirCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \StepDirCounter:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\StepDirCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_522_digital ,
            status_6 => \StepDirCounter:CounterUDB:status_6\ ,
            status_5 => \StepDirCounter:CounterUDB:status_5\ ,
            status_3 => \StepDirCounter:CounterUDB:status_3\ ,
            status_2 => \StepDirCounter:CounterUDB:status_2\ ,
            status_1 => \StepDirCounter:CounterUDB:status_1\ ,
            status_0 => \StepDirCounter:CounterUDB:status_0\ ,
            interrupt => Net_79 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StepDirCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_522_digital ,
            control_7 => \StepDirCounter:CounterUDB:control_7\ ,
            control_6 => \StepDirCounter:CounterUDB:control_6\ ,
            control_5 => \StepDirCounter:CounterUDB:control_5\ ,
            control_4 => \StepDirCounter:CounterUDB:control_4\ ,
            control_3 => \StepDirCounter:CounterUDB:control_3\ ,
            control_2 => \StepDirCounter:CounterUDB:ctrl_cmod_2\ ,
            control_1 => \StepDirCounter:CounterUDB:ctrl_cmod_1\ ,
            control_0 => \StepDirCounter:CounterUDB:ctrl_cmod_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MotorControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MotorControlReg:control_7\ ,
            control_6 => \MotorControlReg:control_6\ ,
            control_5 => \MotorControlReg:control_5\ ,
            control_4 => \MotorControlReg:control_4\ ,
            control_3 => \MotorControlReg:control_3\ ,
            control_2 => \MotorControlReg:control_2\ ,
            control_1 => Net_216 ,
            control_0 => Net_215 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =StepDirCounterWrap
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =QuadCounterWrap
        PORT MAP (
            interrupt => Net_78 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PIDLoopInt
        PORT MAP (
            interrupt => Net_402 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =SerialDataInt
        PORT MAP (
            interrupt => Net_613 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_485 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :    9 :   27 :   36 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   14 :   18 :   32 : 43.75 %
  Unique P-terms              :   23 :   41 :   64 : 35.94 %
  Total P-terms               :   25 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech mapping phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1492230s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0012637 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.83
                   Pterms :            4.17
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 112, final cost is 112 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       6.50 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PulseConvert_1:out_sample\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669
            + !Net_666 * \PulseConvert_1:in_sample\ * 
              !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PulseConvert_1:in_sample\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = \PulseConvert_1:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
datapathcell: Name =\StepDirCounter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_522_digital ,
        cs_addr_2 => Net_47 ,
        cs_addr_1 => \StepDirCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \StepDirCounter:CounterUDB:reload\ ,
        chain_out => \StepDirCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \StepDirCounter:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\StepDirCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_equal\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + \StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
            + \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:cmp_equal\ * 
              !\StepDirCounter:CounterUDB:prevCompare\
        );
        Output = \StepDirCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_239, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_496 * Net_216 * Net_215
        );
        Output = Net_239 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_666, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_669 * !\PulseConvert_1:out_sample\
            + \PulseConvert_1:in_sample\ * !\PulseConvert_1:out_sample\
        );
        Output = Net_666 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StepDirCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_less\
            + !\StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              \StepDirCounter:CounterUDB:cmp_equal\
            + \StepDirCounter:CounterUDB:ctrl_cmod_2\ * 
              !\StepDirCounter:CounterUDB:cmp_less\
            + \StepDirCounter:CounterUDB:ctrl_cmod_1\ * 
              \StepDirCounter:CounterUDB:ctrl_cmod_0\ * 
              !\StepDirCounter:CounterUDB:cmp_less\ * 
              !\StepDirCounter:CounterUDB:cmp_equal\
        );
        Output = \StepDirCounter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\StepDirCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_522_digital ,
        control_7 => \StepDirCounter:CounterUDB:control_7\ ,
        control_6 => \StepDirCounter:CounterUDB:control_6\ ,
        control_5 => \StepDirCounter:CounterUDB:control_5\ ,
        control_4 => \StepDirCounter:CounterUDB:control_4\ ,
        control_3 => \StepDirCounter:CounterUDB:control_3\ ,
        control_2 => \StepDirCounter:CounterUDB:ctrl_cmod_2\ ,
        control_1 => \StepDirCounter:CounterUDB:ctrl_cmod_1\ ,
        control_0 => \StepDirCounter:CounterUDB:ctrl_cmod_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\StepDirCounter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\StepDirCounter:CounterUDB:status_1\ * 
              !\StepDirCounter:CounterUDB:overflow\
        );
        Output = \StepDirCounter:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StepDirCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:overflow\
        );
        Output = \StepDirCounter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StepDirCounter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:overflow\ * 
              !\StepDirCounter:CounterUDB:overflow_reg_i\
        );
        Output = \StepDirCounter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\StepDirCounter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:status_1\
        );
        Output = \StepDirCounter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\StepDirCounter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:status_1\ * 
              !\StepDirCounter:CounterUDB:underflow_reg_i\
        );
        Output = \StepDirCounter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StepDirCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StepDirCounter:CounterUDB:control_7\ * 
              !\StepDirCounter:CounterUDB:count_stored_i\ * Net_666
        );
        Output = \StepDirCounter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StepDirCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_522_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_666
        );
        Output = \StepDirCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_238, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_496 * !Net_216 * Net_215
        );
        Output = Net_238 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\StepDirCounter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_522_digital ,
        cs_addr_2 => Net_47 ,
        cs_addr_1 => \StepDirCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \StepDirCounter:CounterUDB:reload\ ,
        z0_comb => \StepDirCounter:CounterUDB:status_1\ ,
        f0_comb => \StepDirCounter:CounterUDB:overflow\ ,
        ce1_comb => \StepDirCounter:CounterUDB:cmp_equal\ ,
        cl1_comb => \StepDirCounter:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \StepDirCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \StepDirCounter:CounterUDB:status_5\ ,
        chain_in => \StepDirCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \StepDirCounter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\StepDirCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_522_digital ,
        status_6 => \StepDirCounter:CounterUDB:status_6\ ,
        status_5 => \StepDirCounter:CounterUDB:status_5\ ,
        status_3 => \StepDirCounter:CounterUDB:status_3\ ,
        status_2 => \StepDirCounter:CounterUDB:status_2\ ,
        status_1 => \StepDirCounter:CounterUDB:status_1\ ,
        status_0 => \StepDirCounter:CounterUDB:status_0\ ,
        interrupt => Net_79 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MotorControlReg:control_7\ ,
        control_6 => \MotorControlReg:control_6\ ,
        control_5 => \MotorControlReg:control_5\ ,
        control_4 => \MotorControlReg:control_4\ ,
        control_3 => \MotorControlReg:control_3\ ,
        control_2 => \MotorControlReg:control_2\ ,
        control_1 => Net_216 ,
        control_0 => Net_215 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =StepDirCounterWrap
        PORT MAP (
            interrupt => Net_79 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\UART_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_485 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =PIDLoopInt
        PORT MAP (
            interrupt => Net_402 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =SerialDataInt
        PORT MAP (
            interrupt => Net_613 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =QuadCounterWrap
        PORT MAP (
            interrupt => Net_78 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MotorA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorA(0)__PA ,
        input => Net_238 ,
        pad => MotorA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MotorB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorB(0)__PA ,
        input => Net_239 ,
        pad => MotorB(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = QuadB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QuadB(0)__PA ,
        fb => Net_17 ,
        pad => QuadB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = QuadA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => QuadA(0)__PA ,
        fb => Net_18 ,
        pad => QuadA(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = LedPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LedPin(0)__PA ,
        pad => LedPin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = Dir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir(0)__PA ,
        fb => Net_47 ,
        pad => Dir(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Step(0)__PA ,
        fb => Net_669 ,
        pad => Step(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_654\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        input => \UART_1:Net_1062\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_550_ff8 ,
            ff_div_9 => Net_522_ff9 ,
            ff_div_10 => Net_522_ff10 ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_2 => \UART_1:Net_847_ff2\ ,
            ff_div_11 => Net_41_ff11 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff2\ ,
            interrupt => Net_485 ,
            rx => \UART_1:Net_654\ ,
            tx => \UART_1:Net_1062\ ,
            rts => \UART_1:Net_1053\ ,
            mosi_m => \UART_1:Net_1061\ ,
            select_m_3 => \UART_1:ss_3\ ,
            select_m_2 => \UART_1:ss_2\ ,
            select_m_1 => \UART_1:ss_1\ ,
            select_m_0 => \UART_1:ss_0\ ,
            sclk_m => \UART_1:Net_1059\ ,
            miso_s => \UART_1:Net_1055\ ,
            tx_req => Net_488 ,
            rx_req => Net_487 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PIDTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_522_ff9 ,
            capture => zero ,
            count => tmpOE__Step_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_544 ,
            tr_overflow => Net_537 ,
            tr_compare_match => Net_545 ,
            line_out => Net_546 ,
            line_out_compl => Net_547 ,
            interrupt => Net_402 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\SerialDataTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_41_ff11 ,
            capture => zero ,
            count => tmpOE__Step_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_385 ,
            tr_overflow => Net_48 ,
            tr_compare_match => Net_386 ,
            line_out => Net_387 ,
            line_out_compl => Net_388 ,
            interrupt => Net_613 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\MotorPWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_550_ff8 ,
            capture => zero ,
            count => tmpOE__Step_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_172 ,
            tr_overflow => Net_524 ,
            tr_compare_match => Net_173 ,
            line_out => Net_496 ,
            line_out_compl => Net_175 ,
            interrupt => Net_675 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\QuadDec_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_522_ff10 ,
            capture => zero ,
            count => Net_18 ,
            reload => zero ,
            stop => zero ,
            start => Net_17 ,
            tr_underflow => Net_244 ,
            tr_overflow => Net_243 ,
            tr_compare_match => Net_245 ,
            line_out => Net_246 ,
            line_out_compl => Net_247 ,
            interrupt => Net_78 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_522_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      MotorA(0) | In(Net_238)
     |   1 |     * |      NONE |         CMOS_OUT |      MotorB(0) | In(Net_239)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       QuadB(0) | FB(Net_17)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       QuadA(0) | FB(Net_18)
-----+-----+-------+-----------+------------------+----------------+----------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      LedPin(0) | 
-----+-----+-------+-----------+------------------+----------------+----------------------
   2 |   5 |     * |      NONE |     HI_Z_DIGITAL |         Dir(0) | FB(Net_47)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        Step(0) | FB(Net_669)
-----+-----+-------+-----------+------------------+----------------+----------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL | \UART_1:rx(0)\ | FB(\UART_1:Net_654\)
     |   1 |       |      NONE |         CMOS_OUT | \UART_1:tx(0)\ | In(\UART_1:Net_1062\)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.593ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Step Dir Servo Controller DC Motor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.406ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.453ms
API generation phase: Elapsed time ==> 1s.421ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
