/**
 * \addtogroup BSP
 * \{
 * \addtogroup DEVICES
 * \{
 * \addtogroup SPI
 * \{
 */

/**
 ****************************************************************************************
 *
 * @file hw_spi.c
 *
 * @brief Implementation of the SPI Low Level Driver.
 *
 * Copyright (C) 2015-2019 Dialog Semiconductor.
 * This computer program includes Confidential, Proprietary Information
 * of Dialog Semiconductor. All Rights Reserved.
 *
 ****************************************************************************************
 */

#if dg_configUSE_HW_SPI


#include <stdint.h>
#include <hw_spi.h>

#if (dg_configSYSTEMVIEW)
#  include "SEGGER_SYSVIEW_FreeRTOS.h"
#else
#  define SEGGER_SYSTEMVIEW_ISR_ENTER()
#  define SEGGER_SYSTEMVIEW_ISR_EXIT()
#endif

typedef enum {
        HW_SPI_TRANSFER_READ      = 1,
        HW_SPI_TRANSFER_WRITE     = 2,
        HW_SPI_TRANSFER_READWRITE = 3,
} HW_SPI_TRANSFER;

        #define HW_SPI_USE_MASTER_RX_ONLY_FIFO  (0)

typedef struct
{
        SPI_Pad            cs_pad;
        hw_spi_tx_callback rx_cb;
        hw_spi_tx_callback tx_cb;
        void               *cb_data;

        const uint8_t      *tx_buffer;
        uint16_t           tx_len;
        uint16_t           tx_words_rem;

        uint8_t            *rx_buffer;
        uint16_t           rx_len;
        uint16_t           rx_words_rem;

        HW_SPI_TRANSFER    transfer_mode;
#ifdef HW_SPI_DMA_SUPPORT
        uint8_t            use_dma;
        DMA_setup          tx_dma;
        DMA_setup          rx_dma;
#endif
} SPI_Data;

/* Non-cached, non-retained global. */
static volatile uint32_t hw_spi_read_buf_dummy;
static volatile uint32_t hw_spi_transfer_read_dummy;

/* SPI data are not retained. The user must ensure that they are updated after exiting sleep. */
static SPI_Data spi_data[2];
static uint32_t trash_buf;

#define SPI_INT(id)  ((id) == HW_SPI1 ? (SPI_IRQn) : (SPI2_IRQn))
#define SPIIX(id)    ((id) == HW_SPI1 ? 0 : 1)
#define SPIDATA(id)  (&spi_data[SPIIX(id)])

//==================== Configuration functions =================================

void hw_spi_set_cs_pad(HW_SPI_ID id, const SPI_Pad *cs_pad)
{
        SPI_Data *spid = SPIDATA(id);

        spid->cs_pad.port = cs_pad->port;
        spid->cs_pad.pin = cs_pad->pin;
}

void hw_spi_init_clk_reg(HW_SPI_ID id)
{
        ASSERT_WARNING(REG_GETF(CRG_TOP, PMU_CTRL_REG, COM_SLEEP) == 0);
        if (id == HW_SPI1) {
                CRG_COM->RESET_CLK_COM_REG = CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Msk;
                CRG_COM->SET_CLK_COM_REG = CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Msk;
        } else {
                CRG_COM->RESET_CLK_COM_REG = CRG_COM_RESET_CLK_COM_REG_SPI2_CLK_SEL_Msk;
                CRG_COM->SET_CLK_COM_REG = CRG_COM_SET_CLK_COM_REG_SPI2_ENABLE_Msk;
        }
}

void hw_spi_init(HW_SPI_ID id, const spi_config *cfg)
{
        SPI_Data *spid = SPIDATA(id);

        hw_spi_init_clk_reg(id);
        /* Workaround for "Errata issue 275": SPI needs proper reset sequence */
        hw_spi_enable(id, false);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_MINT, false);

        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_WORD, cfg->word_mode);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_SMN, cfg->smn_role);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_POL, cfg->polarity_mode);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_PHA, cfg->phase_mode);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_CLK, cfg->xtal_freq);
        ASSERT_WARNING((cfg->fifo_mode == HW_SPI_FIFO_RX_TX) ||
                       (cfg->fifo_mode == HW_SPI_FIFO_NONE));
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_FIFO_MODE, cfg->fifo_mode);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_DMA_TXREQ_MODE, 0);

        // enable SPI block (if needed)
        hw_spi_enable(id, cfg->disabled ? 0 : 1);

        // set SPI CS pad
        spid->cs_pad.port = cfg->cs_pad.port;
        spid->cs_pad.pin = cfg->cs_pad.pin;
#ifdef HW_SPI_DMA_SUPPORT
        spid->use_dma = cfg->use_dma;
        if (spid->use_dma) {
                if (cfg->fifo_mode == HW_SPI_FIFO_NONE) {
                        hw_spi_set_quick_dma_txreq(id);
                }
                hw_spi_set_dma_channels(id, cfg->rx_dma_channel, HW_DMA_PRIO_2);
        }
#endif
        hw_spi_set_cs_ctrl(id, !cfg->ignore_cs);
}

//=========================== CS handling function =============================

void hw_spi_set_cs_low(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);

        hw_gpio_set_inactive(spid->cs_pad.port, spid->cs_pad.pin);    // pull CS low
}

void hw_spi_set_cs_high(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);

        hw_gpio_set_active(spid->cs_pad.port, spid->cs_pad.pin);    // push CS high
}

bool hw_spi_is_cs_high(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);

        return hw_gpio_get_pin_status(spid->cs_pad.port, spid->cs_pad.pin);
}

//=========================== FIFO control functions ===========================

void hw_spi_set_fifo_mode(HW_SPI_ID id, HW_SPI_FIFO mode)
{
        uint32_t on = hw_spi_is_enabled(id);
        hw_spi_enable(id, 0);                                           // close SPI block
        // set SPI FIFO bit
        HW_SPI_ASSERT(id);
        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_FIFO_MODE, mode);
        if (hw_spi_get_fifo_mode(id) != HW_SPI_FIFO_NONE) {
                HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_DMA_TXREQ_MODE, 0);
        }

        hw_spi_enable(id, on);                                          // open SPI block
}

HW_SPI_FIFO hw_spi_get_fifo_mode(HW_SPI_ID id)
{
        // Get the SPI FIFO mode from the secondary SPI control register
        return HW_SPI_REG_GETF(id, SPI_CTRL_REG, SPI_FIFO_MODE);
}

HW_SPI_FIFO hw_spi_change_fifo_mode(HW_SPI_ID id, HW_SPI_FIFO mode)
{
        HW_SPI_FIFO old_mode = hw_spi_get_fifo_mode(id);

        if (old_mode != mode) {
                if (old_mode != HW_SPI_FIFO_RX_ONLY || !hw_spi_is_slave(id)) {
                        hw_spi_wait_while_busy(id);
                }
                hw_spi_set_fifo_mode(id, mode);
        }

        return old_mode;
}

//=========================== DMA control functions ============================

#ifdef HW_SPI_DMA_SUPPORT

static void hw_spi_rx_dma_callback(void *user_data, dma_size_t len)
{
        SPI_Data *spid = user_data;
        hw_spi_tx_callback cb = spid->rx_cb;

        spid->rx_cb = NULL;
        spid->rx_words_rem = 0;
        spid->tx_words_rem = 0;
        if (cb) {
                cb(spid->cb_data, len * (spid->rx_dma.bus_width == HW_DMA_BW_BYTE ? 1 : spid->rx_dma.bus_width));
        }
}

static void hw_spi_tx_dma_callback(void *user_data, dma_size_t len)
{
        SPI_Data *spid = user_data;
        hw_spi_tx_callback cb = spid->tx_cb;

        spid->tx_cb = NULL;
        spid->tx_words_rem = 0;
        spid->tx_words_rem = 0;
        if (cb) {
                cb(spid->cb_data, len * (spid->tx_dma.bus_width == HW_DMA_BW_BYTE ? 1 : spid->tx_dma.bus_width));
        }
}

void hw_spi_set_dma_channels(HW_SPI_ID id, int8_t channel, HW_DMA_PRIO pri)
{
        SPI_Data *spid = SPIDATA(id);
        uint16_t wordsize = hw_spi_get_memory_word_size(id);

        /* Make sure the channel is valid or -1 (no DMA) */
        ASSERT_ERROR(channel < 0 ||
                channel == HW_DMA_CHANNEL_0 ||
                channel == HW_DMA_CHANNEL_2 ||
                channel == HW_DMA_CHANNEL_4 ||
                channel == HW_DMA_CHANNEL_6);
        if (channel < 0 || (wordsize > 4 || wordsize == 3)) {
                spid->use_dma = 0;
                spid->rx_dma.channel_number = 0;
                spid->tx_dma.channel_number = 0;
        } else {
                spid->use_dma = 1;

                spid->rx_dma.channel_number = channel;
                spid->rx_dma.bus_width = (wordsize == 1 ? HW_DMA_BW_BYTE : (wordsize == 2 ? HW_DMA_BW_HALFWORD : HW_DMA_BW_WORD));
                spid->rx_dma.irq_enable = HW_DMA_IRQ_STATE_ENABLED;
                spid->rx_dma.dma_req_mux = SPIIX(id) == 0 ? HW_DMA_TRIG_SPI_RXTX :
                                                                        HW_DMA_TRIG_SPI2_RXTX;
                spid->rx_dma.irq_nr_of_trans = 0;
                spid->rx_dma.a_inc = HW_DMA_AINC_FALSE;
                spid->rx_dma.b_inc = HW_DMA_BINC_TRUE; // Change during transmission
                spid->rx_dma.circular = HW_DMA_MODE_NORMAL;
                spid->rx_dma.dma_prio = pri;
                spid->rx_dma.dma_idle = HW_DMA_IDLE_INTERRUPTING_MODE; /* Not used by the HW in this case */
                spid->rx_dma.dma_init = HW_DMA_INIT_AX_BX_AY_BY;
                spid->rx_dma.dreq_mode = HW_DMA_DREQ_TRIGGERED;
                spid->rx_dma.burst_mode = HW_DMA_BURST_MODE_DISABLED;

                spid->rx_dma.src_address = (uint32_t)&SBA(id)->SPI_RX_TX_REG;
                spid->rx_dma.dest_address = 0;  // Change during transmission
                spid->rx_dma.length = 0;       // Change during transmission
                spid->rx_dma.callback = hw_spi_rx_dma_callback;
                spid->rx_dma.user_data = spid;

                spid->tx_dma.channel_number = channel + 1;
                spid->tx_dma.bus_width = (wordsize == 1 ? HW_DMA_BW_BYTE : (wordsize == 2 ? HW_DMA_BW_HALFWORD : HW_DMA_BW_WORD));
                spid->tx_dma.irq_enable = HW_DMA_IRQ_STATE_ENABLED;
                spid->tx_dma.dma_req_mux = SPIIX(id) == 0 ? HW_DMA_TRIG_SPI_RXTX :
                                                                        HW_DMA_TRIG_SPI2_RXTX;
                spid->tx_dma.irq_nr_of_trans = 0;
                spid->tx_dma.a_inc = HW_DMA_AINC_TRUE;
                spid->tx_dma.b_inc = HW_DMA_BINC_FALSE;
                spid->tx_dma.circular = HW_DMA_MODE_NORMAL;
                spid->tx_dma.dma_prio = pri;
                spid->tx_dma.dma_idle = HW_DMA_IDLE_INTERRUPTING_MODE; /* Not used by the HW in this case */
                spid->tx_dma.dma_init = HW_DMA_INIT_AX_BX_AY_BY;
                spid->tx_dma.dreq_mode = HW_DMA_DREQ_TRIGGERED;
                spid->tx_dma.burst_mode = HW_DMA_BURST_MODE_DISABLED;
                spid->tx_dma.src_address = 0; // Change during transmission
                spid->tx_dma.dest_address = (uint32_t)&SBA(id)->SPI_RX_TX_REG;
                spid->tx_dma.length = 0;     // Change during transmission
                spid->tx_dma.callback = hw_spi_tx_dma_callback;
                spid->tx_dma.user_data = spid;
        }
}
#endif

//===================== Read/Write functions ===================================

uint16_t hw_spi_writeread(HW_SPI_ID id, uint16_t val)
{
        uint16_t v;
        hw_spi_fifo_write16(id, val);
        while (!hw_spi_get_interrupt_status(id)) {
        }
        v = hw_spi_fifo_read16(id);
        hw_spi_clear_interrupt(id);
        return v;
}

uint32_t hw_spi_writeread32(HW_SPI_ID id, uint32_t val)
{
        uint32_t v;
        hw_spi_fifo_write32(id, val);
        while (!hw_spi_get_interrupt_status(id)) {
        }
        v = hw_spi_fifo_read32(id);
        hw_spi_clear_interrupt(id);
        return v;
}

__STATIC_INLINE void hw_spi_read_word(HW_SPI_ID id, uint8_t *buf, uint32_t wordsize)
{
        switch (wordsize) {
        case 1:
                *buf = hw_spi_fifo_read8(id);
                break;
        case 2:
                *(uint16_t *) buf = hw_spi_fifo_read16(id);
                break;
        case 4:
                *(uint32_t *) buf = hw_spi_fifo_read32(id);
                break;
        }
}

__STATIC_INLINE void discard_rx_fifo_entry(HW_SPI_ID id, uint32_t wordsize)
{
        switch (wordsize) {
        case 1:
                hw_spi_fifo_read8(id);
                break;
        case 2:
                hw_spi_fifo_read16(id);
                break;
        case 4:
                hw_spi_fifo_read32(id);
                break;
        }
}
__STATIC_INLINE void hw_spi_write_word(HW_SPI_ID id, const uint8_t *buf, uint32_t wordsize)
{
        switch (wordsize) {
        case 1:
                hw_spi_fifo_write8(id, *buf);
                break;
        case 2:
                hw_spi_fifo_write16(id, *(uint16_t *) buf);
                break;
        case 4:
                hw_spi_fifo_write32(id, *(uint32_t *) buf);
                break;
        }
}

static uint16_t hw_spi_transfer_write(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);
        uint32_t wordsize = hw_spi_get_memory_word_size(id);
        const uint8_t *txbuf = spid->tx_buffer;
        uint16_t tx_words_rem;

        // Write output FIFO
        tx_words_rem = spid->tx_words_rem;
        while (tx_words_rem) {
                if (hw_spi_is_tx_fifo_full(id)) {
                        hw_spi_clear_interrupt(id);
                        break;
                }

                hw_spi_write_word(id, txbuf, wordsize);
                txbuf += wordsize;
                tx_words_rem--;
        }
        spid->tx_words_rem = tx_words_rem;
        spid->tx_buffer = txbuf;

        return tx_words_rem;
}

/* Non-cached, non-retained global. */
static uint16_t hw_spi_transfer_read(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);
        uint32_t wordsize = hw_spi_get_memory_word_size(id);

        uint16_t rx_words_rem;
        uint16_t tx_words_rem;

        uint8_t *rxbuf = spid->rx_buffer;
        hw_spi_transfer_read_dummy = 0xFFFFFFFF;

        // Read input FIFO
        rx_words_rem = spid->rx_words_rem;
        while (rx_words_rem) {
                if (!hw_spi_get_interrupt_status(id))
                        break;

                hw_spi_read_word(id, rxbuf, wordsize);
                rxbuf += wordsize;
                hw_spi_clear_interrupt(id);
                rx_words_rem--;
        }
        spid->rx_words_rem = rx_words_rem;
        spid->rx_buffer = rxbuf;

        // This is for slave only where clock is provided by master
        // and not writes are needed
        if (hw_spi_get_fifo_mode(id) ==  HW_SPI_FIFO_RX_ONLY) {
                return rx_words_rem;
        }

        // Write output FIFO with 0xFF
        tx_words_rem = spid->tx_words_rem;
        while (tx_words_rem) {
                if (hw_spi_is_tx_fifo_full(id)) {
                        break;
                }

                hw_spi_write_word(id, (uint8_t *) &hw_spi_transfer_read_dummy, wordsize);
                tx_words_rem--;
        }
        spid->tx_words_rem = tx_words_rem;
        return rx_words_rem;
}

static uint16_t hw_spi_transfer(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);
        uint32_t wordsize = hw_spi_get_memory_word_size(id);
        uint8_t *rxbuf = spid->rx_buffer;
        const uint8_t *txbuf = spid->tx_buffer;

        uint16_t rx_words_rem;
        uint16_t tx_words_rem;

        // Read input FIFO
        rx_words_rem = spid->rx_words_rem;
        while (rx_words_rem) {
                if (!hw_spi_get_interrupt_status(id)) {
                        break;
                }
                if (rxbuf != NULL) {
                        hw_spi_read_word(id, rxbuf, wordsize);
                        rxbuf += wordsize;

                }
                else {
                        discard_rx_fifo_entry(id, wordsize);
                }

                hw_spi_clear_interrupt(id);
                rx_words_rem--;
        }

        spid->rx_words_rem = rx_words_rem;
        spid->rx_buffer = rxbuf;
        // This is for slave only where clock is provided by master
        // and no writes are needed
        if (hw_spi_get_fifo_mode(id) == HW_SPI_FIFO_RX_ONLY) {
                return rx_words_rem;
        }

        // Write output FIFO
        tx_words_rem = spid->tx_words_rem;
        while (tx_words_rem) {
                if (hw_spi_is_tx_fifo_full(id))
                        break;

                hw_spi_write_word(id, txbuf, wordsize);
                txbuf += wordsize;
                tx_words_rem--;
        }
        spid->tx_words_rem = tx_words_rem;
        spid->tx_buffer = txbuf;

        return rx_words_rem;
}

void hw_spi_writeread_buf(HW_SPI_ID id, const uint8_t *out_buf, uint8_t *in_buf, uint16_t len,
                                                             hw_spi_tx_callback cb, void *user_data)
{
        SPI_Data *spid = SPIDATA(id);
        uint16_t wordsize = hw_spi_get_memory_word_size(id);
        HW_SPI_FIFO old_mode;

        /* Check alignment */
        ASSERT_WARNING(((uintptr_t) out_buf) % wordsize == 0);
        if (in_buf != NULL) {
                ASSERT_WARNING(((uintptr_t) in_buf) % wordsize == 0);
        }
        ASSERT_WARNING(len % wordsize == 0);

        spid->rx_cb = cb;
        spid->cb_data = user_data;

        spid->tx_buffer = out_buf;
        spid->tx_len = len;
        spid->tx_words_rem = len / wordsize;
        spid->rx_buffer = in_buf;
        spid->rx_len = len;
        spid->rx_words_rem = len / wordsize;
        spid->transfer_mode = HW_SPI_TRANSFER_READWRITE;

        if ((spid->use_dma) && (wordsize == 4)) {
                /* When HW_SPI_WORD_32BIT is used, Tx FIFO does not make DMA requests.
                 * HW_SPI_FIFO_RX_TX & HW_SPI_FIFO_TX_ONLY are not supported.
                 * HW_SPI_FIFO_RX_ONLY can not be used since we also need to send data. */
                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_NONE);
        } else {
                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_RX_TX);
        }

        if (cb == NULL) {
                while (hw_spi_transfer(id));
                hw_spi_change_fifo_mode(id, old_mode);
#ifdef HW_SPI_DMA_SUPPORT
        } else if (spid->use_dma) {

                spid->rx_dma.length = len / wordsize;
                if (in_buf != NULL) {
                        spid->rx_dma.dest_address = (uint32_t)in_buf;
                        spid->rx_dma.b_inc = HW_DMA_BINC_TRUE;
                }
                else {
                        spid->rx_dma.dest_address = (uint32_t)&trash_buf;
                        spid->rx_dma.b_inc = HW_DMA_BINC_FALSE;
                }
                spid->tx_dma.src_address = (uint32_t)out_buf;
                spid->tx_dma.length = len / wordsize;
                spid->tx_dma.dma_init = HW_DMA_INIT_AX_BX_AY_BY;
                spid->tx_dma.a_inc = HW_DMA_AINC_TRUE;
                // DMA requested
                hw_dma_channel_initialization(&spid->rx_dma);
                hw_dma_channel_initialization(&spid->tx_dma);
                GLOBAL_INT_DISABLE();
                hw_dma_channel_enable(spid->rx_dma.channel_number, HW_DMA_STATE_ENABLED);
                hw_dma_channel_enable(spid->tx_dma.channel_number, HW_DMA_STATE_ENABLED);
                GLOBAL_INT_RESTORE();
#endif /* HW_SPI_DMA_SUPPORT */
        } else {
                // Interrupt driven
                NVIC_DisableIRQ(SPI_INT(id));
                // start writing bytes
                hw_spi_transfer(id);
                hw_spi_enable_interrupt(id);
                NVIC_EnableIRQ(SPI_INT(id));
        }
}

void hw_spi_write_buf(HW_SPI_ID id, const uint8_t *out_buf, uint16_t len,
                                                             hw_spi_tx_callback cb, void *user_data)
{
        SPI_Data *spid = SPIDATA(id);
        uint16_t wordsize = hw_spi_get_memory_word_size(id);
        HW_SPI_FIFO old_mode;

        /* Check alignment */
        ASSERT_WARNING(((uintptr_t) out_buf) % wordsize == 0);
        ASSERT_WARNING(len % wordsize == 0);

        spid->tx_cb = cb;
        spid->cb_data = user_data;

        spid->tx_buffer = out_buf;
        spid->tx_len = len;
        spid->tx_words_rem = len / wordsize;
        spid->rx_len = spid->tx_len;
        spid->rx_words_rem = spid->tx_words_rem;

        spid->transfer_mode = HW_SPI_TRANSFER_WRITE;

        if ((spid->use_dma) && (wordsize == 4)) {
                /* When HW_SPI_WORD_32BIT is used, Tx FIFO does not make DMA requests.
                 * HW_SPI_FIFO_RX_TX & HW_SPI_FIFO_TX_ONLY are not supported.
                 * HW_SPI_FIFO_RX_ONLY can not be used since data should be transmitted. */
                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_NONE);
        } else {
                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_TX_ONLY);
        }

        if (cb == NULL) {
                while (hw_spi_transfer_write(id));
                hw_spi_change_fifo_mode(id, old_mode);
#ifdef HW_SPI_DMA_SUPPORT
        } else if (spid->use_dma && wordsize <= 4 && wordsize !=3  && len > 1) {
                spid->tx_dma.src_address = (uint32_t)out_buf;
                spid->tx_dma.length = len / wordsize;
                spid->tx_dma.dma_init = HW_DMA_INIT_AX_BX_AY_BY;
                spid->tx_dma.a_inc = HW_DMA_AINC_TRUE;
                // DMA requested
                hw_dma_channel_initialization(&spid->tx_dma);
                hw_dma_channel_enable(spid->tx_dma.channel_number, HW_DMA_STATE_ENABLED);
#endif
        } else {
                // Interrupt driven
                NVIC_DisableIRQ(SPI_INT(id));
                hw_spi_enable_interrupt(id);
                // Start writing
                hw_spi_transfer_write(id);
                NVIC_EnableIRQ(SPI_INT(id));
        }
}

void hw_spi_read_buf(HW_SPI_ID id, uint8_t *in_buf, uint16_t len,
                                                             hw_spi_tx_callback cb, void *user_data)
{
        hw_spi_read_buf_dummy = 0xFFFFFFFF;
        SPI_Data *spid = SPIDATA(id);
        uint16_t wordsize = hw_spi_get_memory_word_size(id);
        HW_SPI_FIFO old_mode;

        #if (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1)
        bool use_master_rx_only_fifo = false;
        #endif  /* (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1) */

        /* Check alignment */
        ASSERT_WARNING(((uintptr_t) in_buf) % wordsize == 0);
        ASSERT_WARNING(len % wordsize == 0);

        spid->rx_cb = cb;
        spid->cb_data = user_data;

        spid->tx_len = 0;
        spid->tx_words_rem = (len + wordsize - 1) / wordsize;
        spid->rx_buffer = in_buf;
        spid->rx_len = len;
        spid->rx_words_rem = len / wordsize;
        spid->transfer_mode = HW_SPI_TRANSFER_READ;

        /*
         * For read only operations, HW_SPI_FIFO_NONE, HW_SPI_FIFO_RX_ONLY
         * or HW_SPI_FIFO_RX_TX can be used.
         */
        if ((spid->use_dma) && (wordsize == 4)) {
               /*
                * When HW_SPI_WORD_32BIT is selected, Tx FIFO does not make DMA requests.
                * Therefore HW_SPI_FIFO_NONE is used.
                */
               old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_NONE);
        } else {
                if (hw_spi_is_slave(id)) {
                        /*
                        * In slave mode HW_SPI_FIFO_RX_ONLY flow control will
                        * be managed by master.
                        */
                        old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_RX_ONLY);
                } else {
#if (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1)
                        /*
                         * In master mode HW_SPI_FIFO_RX_ONLY mode will cause
                         * SPI transmission immediately. To use it, the SPI block
                         * should be temporary disabled.
                         */
                        if (cb) {
                                hw_spi_enable(id, 0);
                                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_RX_ONLY);
                                use_master_rx_only_fifo = true;
                        } else {
                                old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_RX_TX);
                        }
#else
                        /*
                         * In master mode HW_SPI_FIFO_RX_ONLY mode will cause
                         * SPI transmission immediately, so either
                         * HW_SPI_FIFO_RX_TX or HW_SPI_FIFO_NONE can be used.
                         */
                        old_mode = hw_spi_change_fifo_mode(id, HW_SPI_FIFO_RX_TX);
#endif /* HW_SPI_USE_MASTER_RX_ONLY_FIFO */
                }
        }

        if (cb == NULL) {
                while (hw_spi_transfer_read(id));
                hw_spi_change_fifo_mode(id, old_mode);
#ifdef HW_SPI_DMA_SUPPORT
        } else if (spid->use_dma && wordsize <= 4 && wordsize != 3 && len > 1) {
                spid->rx_dma.dest_address = (uint32_t)in_buf;
                spid->rx_dma.length = len / wordsize;
                spid->rx_dma.b_inc = HW_DMA_BINC_TRUE;
                // DMA requested
                hw_dma_channel_initialization(&spid->rx_dma);
                if (hw_spi_get_fifo_mode(id) == HW_SPI_FIFO_RX_TX) {
                        spid->tx_dma.src_address = (uint32_t) &hw_spi_read_buf_dummy;
                        spid->tx_dma.length = len / wordsize;
                        /*
                         * We don't use HW_DMA_INIT_AX_BX_BY because it will lock the bus until
                         * the DMA transaction is finished, which might cause bus starvation to
                         * other peripherals.
                         */
                        spid->tx_dma.dma_init = HW_DMA_INIT_AX_BX_AY_BY;
                        spid->tx_dma.a_inc = HW_DMA_AINC_FALSE;
                        hw_dma_channel_initialization(&spid->tx_dma);
                        GLOBAL_INT_DISABLE();
                        hw_dma_channel_enable(spid->rx_dma.channel_number, HW_DMA_STATE_ENABLED);
                        hw_dma_channel_enable(spid->tx_dma.channel_number, HW_DMA_STATE_ENABLED);
                        GLOBAL_INT_RESTORE();
                } else {
                        hw_dma_channel_enable(spid->rx_dma.channel_number, HW_DMA_STATE_ENABLED);
                }
        #if (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1)
                if (use_master_rx_only_fifo) {
                        hw_spi_enable(id, 1);
                }
        #endif /* (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1) */
#endif /* HW_SPI_DMA_SUPPORT */
        } else {
                // Interrupt driven
        #if (HW_SPI_USE_MASTER_RX_ONLY_FIFO == 1)
                if (use_master_rx_only_fifo) {
                        NVIC_DisableIRQ(SPI_INT(id));
                        GLOBAL_INT_DISABLE();
                        hw_spi_enable_interrupt(id);
                        NVIC_EnableIRQ(SPI_INT(id));
                        hw_spi_enable(id, 1);
                        GLOBAL_INT_RESTORE();
                } else {
                        NVIC_DisableIRQ(SPI_INT(id));
                        hw_spi_transfer_read(id);
                        hw_spi_enable_interrupt(id);
                        NVIC_EnableIRQ(SPI_INT(id));
                }
        #else
                NVIC_DisableIRQ(SPI_INT(id));
                hw_spi_transfer_read(id);
                hw_spi_enable_interrupt(id);
                NVIC_EnableIRQ(SPI_INT(id));
        #endif /* HW_SPI_USE_MASTER_RX_ONLY_FIFO */

        }


}

void hw_spi_deinit(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);

        GLOBAL_INT_DISABLE();

        HW_SPI_REG_SETF(id, SPI_CTRL_REG, SPI_MINT, false);
        hw_spi_clear_interrupt(id);

        hw_spi_enable(id, 0);

        NVIC_DisableIRQ(SPI_INT(id));
        NVIC_ClearPendingIRQ(SPI_INT(id));


        ASSERT_WARNING(REG_GETF(CRG_TOP, PMU_CTRL_REG, COM_SLEEP) == 0);
        if (id == HW_SPI1) {
                CRG_COM->RESET_CLK_COM_REG = CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Msk;
        } else {
                CRG_COM->RESET_CLK_COM_REG = CRG_COM_RESET_CLK_COM_REG_SPI2_ENABLE_Msk;
        }
        if (spid->use_dma) {
                hw_dma_channel_stop(spid->rx_dma.channel_number);
                hw_dma_channel_stop(spid->tx_dma.channel_number);
        }
        spid->tx_cb = NULL;
        spid->rx_cb = NULL;

        GLOBAL_INT_RESTORE();
}

bool hw_spi_is_occupied(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);

        /* check if the all the data are written to SPI FIFO */
        if ((spid->rx_cb != NULL) || (spid->tx_cb != NULL)) {
                return true;
        }
        return false;
}

//=========================== Interrupt handling ===============================

static void SPI_Interrupt_Handler(HW_SPI_ID id)
{
        SPI_Data *spid = SPIDATA(id);
        uint16_t *words_rem;
        uint16_t *len;
        hw_spi_tx_callback *pcb;

        switch (spid->transfer_mode) {
        case HW_SPI_TRANSFER_READ:
                hw_spi_transfer_read(id);
                words_rem = &spid->rx_words_rem;
                len = &spid->rx_len;
                pcb = &spid->rx_cb;
                break;
        case HW_SPI_TRANSFER_WRITE:
                hw_spi_transfer_write(id);
                words_rem = &spid->tx_words_rem;
                len = &spid->tx_len;
                pcb = &spid->tx_cb;
                break;
        default:
                hw_spi_transfer(id);
                words_rem = &spid->rx_words_rem;
                len = &spid->rx_len;
                pcb = &spid->rx_cb;
                break;
        }
        // Fire callback when done
        if (!(*words_rem)) {
                hw_spi_tx_callback cb = *pcb;
                *pcb = NULL;
                hw_spi_disable_interrupt(id);
                if (cb) {
                        cb(spid->cb_data, *len);
                }
        }
}

/**
 * \brief SPI1 Interrupt Handler
 *
 */
void SPI_Handler(void)
{
        SEGGER_SYSTEMVIEW_ISR_ENTER();

        SPI_Interrupt_Handler(HW_SPI1);

        SEGGER_SYSTEMVIEW_ISR_EXIT();
}

/**
 * \brief SPI2 Interrupt Handler
 *
 */
void SPI2_Handler(void)
{
        SEGGER_SYSTEMVIEW_ISR_ENTER();

        SPI_Interrupt_Handler(HW_SPI2);

        SEGGER_SYSTEMVIEW_ISR_EXIT();
}

#endif /* dg_configUSE_HW_SPI */
/**
 * \}
 * \}
 * \}
 */

