
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003673                       # Number of seconds simulated
sim_ticks                                  3672612408                       # Number of ticks simulated
final_tick                               533243956662                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 366052                       # Simulator instruction rate (inst/s)
host_op_rate                                   463276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 331696                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912252                       # Number of bytes of host memory used
host_seconds                                 11072.22                       # Real time elapsed on the host
sim_insts                                  4053007802                       # Number of instructions simulated
sim_ops                                    5129491566                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       708352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       431104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       378752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       519936                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2059520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       440704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            440704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5534                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3368                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2959                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4062                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16090                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3443                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3443                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1533513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    192874151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1463808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    117383473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1324398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    103128770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1498661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    141571160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               560777934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1533513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1463808                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1324398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1498661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5820380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         119997416                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              119997416                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         119997416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1533513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    192874151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1463808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    117383473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1324398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    103128770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1498661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    141571160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              680775351                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8807225                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086115                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533807                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206771                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1285570                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193936                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300072                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8897                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322274                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16805067                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086115                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494008                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039392                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        807234                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634229                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91493                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8554251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.409430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4958943     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353847      4.14%     62.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334177      3.91%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316648      3.70%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259538      3.03%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188018      2.20%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136566      1.60%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211026      2.47%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795488     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8554251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350407                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.908100                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3477869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774094                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496493                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964465                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10438                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659716                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         410268                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        84578                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288153                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       285957                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19369492                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26860622                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90232922                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90232922                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10065450                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3673                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702181                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23595                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       415026                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14615976                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23177                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17450280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8554251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.708621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840520                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3072895     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711344     20.01%     55.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354168     15.83%     71.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819008      9.57%     81.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835044      9.76%     91.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379036      4.43%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245364      2.87%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67404      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69988      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8554251                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64038     58.40%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21279     19.40%     77.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24343     22.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12015604     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200562      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548338     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849878      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14615976                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.659544                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109660                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007503                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37919039                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23768783                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14244286                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725636                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45465                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666090                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235923                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         322967                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15907                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052953                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        81092                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898452                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017893                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1408                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123249                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238450                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14374897                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469227                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241078                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2304932                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835705                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.632171                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14254840                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14244286                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202469                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24887483                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.617341                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369763                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814677                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205953                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7728675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.583608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.110494                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3138070     40.60%     40.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049645     26.52%     67.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850590     11.01%     78.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430569      5.57%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450714      5.83%     89.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226870      2.94%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154542      2.00%     94.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89199      1.15%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338476      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7728675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338476                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25443911                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36933903                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5632                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 252974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.880722                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.880722                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.135431                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.135431                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64984004                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19488890                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18746214                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8807225                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3245666                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2644486                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215089                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1349159                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1262787                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346746                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9628                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3343158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17735909                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3245666                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1609533                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3715243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1157540                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        550790                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1641040                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8548564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.569944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.368657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4833321     56.54%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257462      3.01%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270386      3.16%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425816      4.98%     67.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202715      2.37%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          287090      3.36%     73.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192498      2.25%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141860      1.66%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1937416     22.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8548564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368523                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3521112                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       504536                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3554340                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30280                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        938295                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550177                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1077                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21187314                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4070                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        938295                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3698754                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         123245                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       151962                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3405238                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20425837                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133497                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28593985                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95241059                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95241059                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17456340                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11137589                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3508                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1791                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607645                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1900662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       982200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10489                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       419943                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19141272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15200739                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26704                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6587062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20358859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8548564                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778163                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2981933     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1823794     21.33%     56.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1249275     14.61%     70.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       815633      9.54%     80.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       729072      8.53%     88.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       417169      4.88%     93.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371078      4.34%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81985      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78625      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8548564                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114517     78.31%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16077     10.99%     89.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15634     10.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12691501     83.49%     83.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202352      1.33%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1717      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1510129      9.93%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795040      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15200739                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.725940                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146228                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009620                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39122971                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25731977                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14770901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15346967                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21919                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       757956                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258773                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        938295                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          79664                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14365                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19144798                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49911                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1900662                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       982200                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1781                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         11862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129325                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250419                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14929962                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1408630                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       270774                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2179218                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2121629                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            770588                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695195                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14781937                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14770901                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9697122                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27576391                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677135                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351646                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10172732                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12525495                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6619289                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3497                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217038                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7610269                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.645868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.169257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2936854     38.59%     38.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2141231     28.14%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       850985     11.18%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       427028      5.61%     83.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396741      5.21%     88.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       182956      2.40%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       197565      2.60%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       101196      1.33%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       375713      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7610269                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10172732                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12525495                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1866123                       # Number of memory references committed
system.switch_cpus1.commit.loads              1142699                       # Number of loads committed
system.switch_cpus1.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1808593                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11283729                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258292                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       375713                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26379171                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39228915                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 258661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10172732                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12525495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10172732                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865768                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865768                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155044                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155044                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67040767                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20485233                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19504592                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3484                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8807225                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3203545                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2607905                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       216698                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1341319                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1251999                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338612                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9644                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3360865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17485859                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3203545                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1590611                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3879091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1113155                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        536161                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1646867                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8670612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4791521     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          402145      4.64%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          400990      4.62%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          500283      5.77%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153165      1.77%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          196191      2.26%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163054      1.88%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          150625      1.74%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1912638     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8670612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363741                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.985399                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3525122                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       507908                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3708850                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34542                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        894183                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       543814                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          304                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20852259                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        894183                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3684679                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          69584                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       254039                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3581727                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       186393                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20136230                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115712                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28266919                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93830394                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93830394                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17586469                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10680431                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1997                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           511645                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1864157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       967355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8886                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       342030                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18931972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3760                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15258695                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31409                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6290382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19008847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          197                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8670612                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906453                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3105757     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1780358     20.53%     56.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1221216     14.08%     70.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       835496      9.64%     80.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       820789      9.47%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       399210      4.60%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375844      4.33%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60389      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71553      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8670612                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96842     76.05%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15483     12.16%     88.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15017     11.79%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12753202     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190907      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1744      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1513031      9.92%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       799811      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15258695                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.732520                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             127342                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008346                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39346751                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25226241                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14834586                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15386037                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19027                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       716274                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238628                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        894183                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          45292                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5548                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18935736                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1864157                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       967355                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1984                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       253708                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14997089                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1411570                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       261604                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2185995                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2142422                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            774425                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.702817                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14852045                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14834586                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9631671                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27181918                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.684366                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354341                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10229673                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12610130                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6325651                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3563                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       218306                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7776429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.621584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.157923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3088552     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2109945     27.13%     66.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       858530     11.04%     77.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466556      6.00%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       411228      5.29%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168763      2.17%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188746      2.43%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       110618      1.42%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       373491      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7776429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10229673                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12610130                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1876610                       # Number of memory references committed
system.switch_cpus2.commit.loads              1147883                       # Number of loads committed
system.switch_cpus2.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1829975                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11351587                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       260621                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       373491                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26338537                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38766580                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 136613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10229673                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12610130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10229673                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860949                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860949                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161509                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161509                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67321452                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20618763                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19259113                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3554                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8807225                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3121457                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541632                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209382                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1292591                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209186                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330515                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9299                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3117497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17240302                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3121457                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539701                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796169                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124502                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        710755                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1526504                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8535640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4739471     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332361      3.89%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270318      3.17%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652716      7.65%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173788      2.04%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236398      2.77%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162810      1.91%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94921      1.11%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1872857     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8535640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354420                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.957518                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3253944                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       696766                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650608                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23422                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        910898                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530937                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20655557                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1641                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        910898                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3492358                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         130595                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       220628                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3430925                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       350231                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19926123                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          395                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140428                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113648                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27861644                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93041855                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93041855                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17122207                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10739437                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4255                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2580                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           979860                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1874086                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972476                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19399                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       327215                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18820264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14941195                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31116                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6462825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19899619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8535640                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.750448                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895098                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3022435     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1817114     21.29%     56.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1178348     13.81%     70.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       877781     10.28%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762003      8.93%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397015      4.65%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339610      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67377      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73957      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8535640                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89034     69.82%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19307     15.14%     84.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19182     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12416952     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208595      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1494163     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819816      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14941195                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696470                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127525                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008535                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38576671                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25287535                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14559111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15068720                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57618                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       739835                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          406                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245216                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        910898                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          78863                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8829                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18824528                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        43516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1874086                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972476                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2562                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246012                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14705533                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399780                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235662                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198968                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2071501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            799188                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.669712                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14569142                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14559111                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9469618                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26907703                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.653087                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351930                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10033829                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12332743                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6491892                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212852                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7624742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.617464                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142256                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2996945     39.31%     39.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2094667     27.47%     66.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846200     11.10%     77.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486323      6.38%     84.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388107      5.09%     89.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162794      2.14%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191332      2.51%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94675      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363699      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7624742                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10033829                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12332743                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861511                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134251                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769079                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11115633                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251457                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363699                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26085509                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38560760                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5044                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 271585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10033829                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12332743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10033829                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.877753                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.877753                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.139272                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.139272                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66166325                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20104611                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19047717                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3400                       # number of misc regfile writes
system.l2.replacements                          16240                       # number of replacements
system.l2.tagsinuse                       2046.321247                       # Cycle average of tags in use
system.l2.total_refs                            16402                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18288                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.896872                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            36.397179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.061148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    641.111391                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.984097                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    372.735916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.229067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    327.538606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.974985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    463.473509                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             95.162925                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             34.023143                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             21.731870                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             38.897410                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017772                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.313043                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.182000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001577                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.159931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.226305                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046466                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.016613                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.010611                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.018993                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999180                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4792                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1140                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1016                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1511                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4372                       # number of Writeback hits
system.l2.Writeback_hits::total                  4372                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1192                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1562                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8649                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4833                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1192                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1058                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1562                       # number of overall hits
system.l2.overall_hits::total                    8649                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5527                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3368                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2959                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4060                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 16081                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5534                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2959                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4062                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16090                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5534                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3368                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2959                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4062                       # number of overall misses
system.l2.overall_misses::total                 16090                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2065429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    277419770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1954410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    157087874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1878450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    135877246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1943873                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    183142540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       761369592                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       345629                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        76935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        422564                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2065429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    277765399                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1954410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    157087874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1878450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    135877246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1943873                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    183219475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        761792156                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2065429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    277765399                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1954410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    157087874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1878450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    135877246                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1943873                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    183219475                       # number of overall miss cycles
system.l2.overall_miss_latency::total       761792156                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10319                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5571                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24544                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4372                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4372                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               195                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10367                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4560                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24739                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10367                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4560                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24739                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.535614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.747116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.744403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.728774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.655191                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.145833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.046154                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.533809                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.738596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.736619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.722262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.650390                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.533809                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.738596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.736619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.722262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.650390                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46941.568182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50193.553465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46533.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46641.292755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49432.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45919.988510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45206.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data        45109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47345.910826                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 49375.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 38467.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 46951.555556                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46941.568182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50192.518793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46533.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46641.292755                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49432.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45919.988510                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45206.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45105.729936                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47345.690242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46941.568182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50192.518793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46533.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46641.292755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49432.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45919.988510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45206.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45105.729936                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47345.690242                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3443                       # number of writebacks
system.l2.writebacks::total                      3443                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2959                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4060                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            16081                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1817619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    245971714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1716807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    137671675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1661519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    118835419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1698106                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    159650849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    669023708                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       306245                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        65048                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       371293                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1817619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    246277959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1716807                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    137671675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1661519                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    118835419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1698106                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    159715897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    669395001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1817619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    246277959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1716807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    137671675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1661519                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    118835419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1698106                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    159715897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    669395001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.535614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.747116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.744403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.728774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.655191                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.145833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.046154                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.533809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.738596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.736619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.722262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650390                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.533809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.738596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.736619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.722262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.650390                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41309.522727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44503.657319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40876.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40876.388064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43724.184211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40160.668807                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39490.837209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39322.869212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41603.364716                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 43749.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41254.777778                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41309.522727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44502.703108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40876.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40876.388064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43724.184211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40160.668807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39490.837209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39319.521664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41603.169733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41309.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44502.703108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40876.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40876.388064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43724.184211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40160.668807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39490.837209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39319.521664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41603.169733                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.175525                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709288.163823                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.531692                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.643833                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064955                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861609                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926563                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634170                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634170                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634170                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634170                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634170                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634170                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931714                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931714                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931714                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931714                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931714                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931714                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634229                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49690.067797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49690.067797                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49690.067797                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49690.067797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49690.067797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49690.067797                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2274795                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2274795                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2274795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2274795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2274795                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2274795                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        50551                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        50551                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        50551                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        50551                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        50551                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        50551                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10367                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174376583                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10623                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16415.003577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.276141                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.723859                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899516                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100484                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131799                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131799                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778483                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778483                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1772                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1910282                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1910282                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1910282                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1910282                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38346                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          162                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38508                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38508                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1612191573                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1612191573                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4512760                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4512760                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1616704333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1616704333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1616704333                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1616704333                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1948790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1948790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1948790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1948790                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032770                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000208                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42043.278908                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42043.278908                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27856.543210                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27856.543210                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41983.596473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41983.596473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41983.596473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41983.596473                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu0.dcache.writebacks::total              894                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28027                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28027                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28141                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28141                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10319                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10319                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10367                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    327996562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    327996562                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       973045                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       973045                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    328969607                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    328969607                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    328969607                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    328969607                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008819                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008819                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005320                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005320                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005320                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005320                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 31785.692606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31785.692606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20271.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20271.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31732.382271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31732.382271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31732.382271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31732.382271                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.499048                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004689552                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1989484.261386                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.499048                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061697                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802082                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1640989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1640989                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1640989                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1640989                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1640989                       # number of overall hits
system.cpu1.icache.overall_hits::total        1640989                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2871742                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2871742                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2871742                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2871742                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2871742                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2871742                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1641040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1641040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1641040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1641040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1641040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1641040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56308.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56308.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56308.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56308.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56308.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56308.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2316568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2316568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2316568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2316568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2316568                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2316568                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53873.674419                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53873.674419                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53873.674419                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53873.674419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53873.674419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53873.674419                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4560                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153831020                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4816                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31941.656977                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.208002                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.791998                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883625                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116375                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1101386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1101386                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719755                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719755                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1742                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1742                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1821141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1821141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1821141                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1821141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12441                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12607                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12607                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12607                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12607                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    645070279                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    645070279                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4501159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4501159                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    649571438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    649571438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    649571438                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    649571438                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1113827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113827                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719921                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719921                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1833748                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1833748                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1833748                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1833748                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.011170                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011170                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006875                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006875                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006875                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006875                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51850.356000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51850.356000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 27115.415663                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 27115.415663                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51524.663917                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51524.663917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51524.663917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51524.663917                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu1.dcache.writebacks::total              949                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7933                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7933                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8047                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8047                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8047                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4508                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4508                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4560                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4560                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4560                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4560                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    176018291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    176018291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       903691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       903691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    176921982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    176921982                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    176921982                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    176921982                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002487                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002487                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39045.761091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39045.761091                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 17378.673077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17378.673077                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38798.680263                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38798.680263                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38798.680263                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38798.680263                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.208527                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007979563                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1988125.370809                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.208527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059629                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809629                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1646815                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1646815                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1646815                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1646815                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1646815                       # number of overall hits
system.cpu2.icache.overall_hits::total        1646815                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2704306                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2704306                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2704306                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2704306                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2704306                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2704306                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1646867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1646867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1646867                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1646867                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1646867                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1646867                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52005.884615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52005.884615                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52005.884615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52005.884615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52005.884615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52005.884615                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2095680                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2095680                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2095680                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2095680                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2095680                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2095680                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53735.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53735.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53735.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53735.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53735.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53735.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4017                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148907317                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4273                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34848.424292                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.006411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.993589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871119                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128881                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1104985                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1104985                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       724894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        724894                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1922                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1777                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1777                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1829879                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1829879                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1829879                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1829879                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9088                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9088                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          158                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9246                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9246                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9246                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9246                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    456328657                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    456328657                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5544565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5544565                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    461873222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    461873222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    461873222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    461873222                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1114073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1114073                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       725052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       725052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1839125                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1839125                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1839125                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1839125                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008157                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008157                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005027                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005027                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005027                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005027                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 50212.220180                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 50212.220180                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 35092.183544                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35092.183544                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49953.841878                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49953.841878                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49953.841878                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49953.841878                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          841                       # number of writebacks
system.cpu2.dcache.writebacks::total              841                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5113                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5113                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5229                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3975                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3975                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4017                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4017                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4017                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    153711074                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    153711074                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1089979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1089979                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    154801053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    154801053                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    154801053                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    154801053                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002184                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002184                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38669.452579                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38669.452579                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25951.880952                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25951.880952                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38536.483196                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38536.483196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38536.483196                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38536.483196                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.656569                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004743113                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939658.519305                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.656569                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063552                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823168                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1526449                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1526449                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1526449                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1526449                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1526449                       # number of overall hits
system.cpu3.icache.overall_hits::total        1526449                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2550433                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2550433                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2550433                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2550433                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2550433                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2550433                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1526504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1526504                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1526504                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1526504                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1526504                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1526504                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46371.509091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46371.509091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46371.509091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46371.509091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46371.509091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46371.509091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2070405                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2070405                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2070405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2070405                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2070405                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2070405                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47054.659091                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47054.659091                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47054.659091                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47054.659091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47054.659091                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47054.659091                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5624                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158201577                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5880                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26905.030102                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.713314                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.286686                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881693                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118307                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061104                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061104                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723230                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723230                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1942                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1942                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1700                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1784334                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1784334                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1784334                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1784334                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15475                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15475                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          453                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15928                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15928                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15928                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15928                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    795499084                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    795499084                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18395511                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18395511                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    813894595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    813894595                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    813894595                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    813894595                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076579                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723683                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1800262                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1800262                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1800262                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1800262                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014374                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014374                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000626                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000626                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008848                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008848                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008848                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008848                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 51405.433538                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 51405.433538                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 40608.192053                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 40608.192053                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51098.354784                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51098.354784                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51098.354784                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51098.354784                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1688                       # number of writebacks
system.cpu3.dcache.writebacks::total             1688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9904                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9904                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          400                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          400                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10304                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10304                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10304                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10304                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5571                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5571                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5624                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5624                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5624                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    208346407                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    208346407                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       974709                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       974709                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    209321116                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    209321116                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    209321116                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    209321116                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003124                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003124                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003124                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003124                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 37398.385748                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37398.385748                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 18390.735849                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18390.735849                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 37219.259602                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37219.259602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 37219.259602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 37219.259602                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
