Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri May 17 01:05:18 2019
| Host         : DESKTOP-N558HV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_CarLight_control_sets_placed.rpt
| Design       : LED_CarLight
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+------------------+------------------+----------------+
|      Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+---------------+------------------+------------------+----------------+
|  aj3/beep_0            |               |                  |                1 |              1 |
|  clk_IBUF_BUFG         |               |                  |                3 |              8 |
|  counter2_reg_n_0      |               |                  |                2 |              8 |
|  clk_IBUF_BUFG         |               | counter2         |                4 |             14 |
|  clk_IBUF_BUFG         |               | cnter            |                4 |             15 |
|  clk_IBUF_BUFG         |               | anti_clk         |                8 |             31 |
|  clk_IBUF_BUFG         |               | counter          |                8 |             31 |
|  anti_clk_reg_n_0_BUFG |               |                  |               12 |             44 |
+------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     2 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


