version,1,0,build configuration,zebu_ifx_mini_rattle_6649a592_20250509
create,System,com.arc.hardware.System.1_0,System,,""
,, -simulator,vcs,"Simulator Name"
,, -sim64,false,"64-bit support"
,, -export_srams_to,archipelago,"Where to put srams"
,, -copy_prefix,,"Copy prefix"
{1
create,ARCRV CCT,cct.RV.1_0,System.ARCRV CCT,parent:System,"This library contains the customer confidence tests.     Tests are aimed primarily at verifying correct connectivity of the specific configuration."
,, -cct_no_hostlink,false,"Use no hostlink library"
create,ARCV_DM,com.arc.hardware.ARC_Soc_Trace.ARCV_DM.1_0,System.ARCV_DM,parent:System,"ARCV Debug Module"
,, -dm_dbg_secure,unlock_only,"Use secure debug unlock"
,, -dm_system_bus_access,false,"System Bus Access"
,, -dm_dbg_apb_async,false,"Asynchronous Debug APB IF"
,, -dm_dbg_apb_freq,100,"Asynchronous Debug APB IF Freq"
,, -dm_abc_ibp_if_srcsync,false,"ABC-IBP IF source synchronous"
create,BusFabric,com.arc.hardware.ARCv2MSS.BusFabric.1_0,System.BusFabric,parent:System,"Bus Fabric component with programmable latency per master"
,, -alb_mss_fab_def_div2ref,1,"Default Clock Division"
,, -alb_mss_fab_lat,0,"Maximum latency"
,, -alb_mss_fab_lat_rd,0,"Maximum Read latency"
,, -alb_mss_fab_lat_wr,0,"Maximum Write latency"
,, -alb_mss_fab_cdc_fifo_en,false,"Enable CDC FIFO"
,, -alb_mss_fab_def_lat,0,"Default latency"
,, -alb_mss_fab_def_lat_rd,0,"Default Read latency"
,, -alb_mss_fab_def_lat_wr,0,"Default Write latency"
,, -alb_mss_fab_def_wr_bw,0,"Default write bandwidth parameter"
,, -alb_mss_fab_def_rd_bw,0,"Default read bandwidth parameter"
,, -alb_mss_ccm_base,262144,"CCM base address [4KB align]"
create,CPUisle,com.arc.hardware.EM.CPU_isle.1_0,System.CPUisle,parent:System,"This component is a container for an ARCv2 processor.  It is required for each distinctly configured processor.  You can build a new core from scratch by first starting with this component."
,, -unique_name,,"unique_name"
,, -arc_num,0,"Processor Number"
,, -instances,1,"Instances"
,, -cpu_floorplan,User,"CPU-Floorplan"
,, -usercpufloorplan_path,,"User Floorplan Path for CPU level"
,, -pin_location_constraints_file,,"Physical pin location constraints file"
{2
create,ARCv5EM,com.arc.hardware.EM.ARCv5EM.1_0,System.CPUisle.ARCv5EM,parent:CPUisle,"The ARCv5EM processor core"
,, -rnmi_vec_ext,true,"Core: RNMI base external"
,, -rnmi_int_vec,0,"Core: RNMI interrupt base address"
,, -mmio_base_ext,true,"Core: MMIO base external"
,, -mmio_base,3584,"Core: MMIO base address"
,, -dmi_burst_option,false,"Internal Memory: High throughput DMI"
,, -mem_bus_option,AHB5,"Protocol: Memory Bus"
,, -mem_bus_num,1,"Protocol: Memory Bus Number"
,, -per0_bus_option,AHB5,"Protocol: Peripheral Bus"
,, -nvm_bus_option,AHB5,"Protocol: NVM Bus"
,, -bus_ecc_parity_option,Odd,"Protocol: Memory bus ECC protection scheme "
,, -rmx_isa_profile,default_profile,"ISA: RMX ISA profile"
,, -rv_zicsr_option,true,"ISA: Zicsr extension"
,, -rv_c_bit_manip_icond_option,true,"ISA: Zce_Zba_Zbb_Zbs_Zicond extensions"
,, -rv_a_option,true,"ISA: A extension"
,, -rv_m_option,true,"ISA: M extension"
,, -rv_zfinx_option,false,"ISA: Zfinx extension"
,, -rv_zdinx_option,false,"ISA: Zdinx extension"
,, -rvv_option,false,"ISA: RVV extension"
,, -rv_udsp_option,false,"ISA: uDSP extension"
,, -rv_s_option,false,"ISA: Support for supervisor mode"
,, -rv_wg_option,true,"ISA: Support for World Guard extension"
,, -wid_mode,Dynamic,"ISA: WID is defined by build option or CSR"
,, -wid_num,32,"ISA: Number of Worlds"
,, -wid_fixed,0,"ISA: WID when wid_mode is static"
,, -mpy_option,10c,"Implementation: Multiplier Option"
,, -ld_st_queue,2,"Implementation: Load-Store Queue entries"
,, -ld_st_unaligned,true,"Implementation: unaligned Load-Store support"
,, -dmp_mem_banks,2,"Implementation: Number of DCCM/D-cache banks"
,, -advanced_fusion,false,"Implementation: Advanced Fusion Support"
,, -secded_option,all_01,"Implementation: SECDED implementation"
,, -sbe_addr_depth,1,"Implementation: Depth of SBE address and syndrome register"
,, -halt_on_reset,true,"Reset: Halt on Reset"
,, -soft_reset_option,true,"Reset: Soft Reset"
,, -reset_pc_ext,true,"Reset: Reset PC defined by external pins"
,, -reset_pc,0,"Reset: PC value after reset"
,, -logic_bist,true,"Enable Logic Bist Support"
,, -power_domains,false,"PDM: Enable Power Domain Management"
,, -pdm_has_fg,false,"PDM: Add PD1 domain finer-grained power control input"
,, -clock_gating,true,"Implementation: Design includes architectural clock gates"
,, -bpu_bc_entries,512,"BPU: number of branch cache entries"
,, -bpu_pt_entries,8192,"BPU: number of prediction table entries"
,, -bpu_rs_entries,4,"BPU: number of return stack entries"
,, -backdoor_ccm,false,"Use backdoor CCM memory"
{3
create,Core Local Interrupt Controller,com.arc.hardware.EM.Core_Local_Interrupt_Controller.1_0,System.CPUisle.ARCv5EM.Core Local Interrupt Controller,parent:ARCv5EM,"This is the Core Local Interrupt Controller and IMSIC"
,, -small_interrupt,false,"non-APLIC interrupt solution"
,, -sfty_irq_dual,0,"Dual-rail interrupt number"
,, -rtia_stsp,true,"ARC-V ISA trap stack pointer extension"
,, -rtia_snvi,true,"ARC-V nested vector interrupts extension"
,, -rtia_smrnmi,true,"ARC-V Resumable Non-Maskable Interrupt"
,, -rtia_hart_major_prio,true,"Major interrupt priority run-time config"
,, -rtia_hart_major_prio_width,6,"Major interrupt priority bits"
,, -rtia_sswi,false,"Supervisor software interrupt"
,, -rtia_delivery,DMSI,"Interrupt delivery mechanism"
,, -rtia_imsic_m_mode_file,true,"Machine mode interrupt"
,, -rtia_imsic_m_file_size,64,"Machine mode interrupt file size"
create,Core Private Peripheral0,com.arc.hardware.EM.Core_Private_Peripheral0.1_0,System.CPUisle.ARCv5EM.Core Private Peripheral0,parent:ARCv5EM,"This component creates a private peripheral interface per core. This offers high system integration and reduces latency."
,, -per0_base,3840,"Peripheral base region"
,, -per0_size,1,"Peripheral aperture size"
create,DCCM,com.arc.hardware.EM.DCCM.1_0,System.CPUisle.ARCv5EM.DCCM,parent:ARCv5EM,"Fast closely-coupled data memory, running at half the speed of core clock"
,, -dccm_size,1048576,"Size (Bytes)"
,, -dccm_base,2048,"DCCM default address region"
,, -dccm_dmi,true,"DCCM has DMI port"
,, -dccm_ecc_option,SECDED_ADDR,"DCCM ECC Option"
,, -dccm_ecc_init,false,"DCCM hardware initialization"
create,Debug Interface,com.arc.hardware.EM.Debug_Interface.1_0,System.CPUisle.ARCv5EM.Debug Interface,parent:ARCv5EM,"This allows debugging the core: reading and writing registers and memory from outside the core"
,, -num_triggers_t6,4,"Number of triggers"
create,Hadrware Performance Monitor,com.arc.hardware.EM.Hardware_Performance_Monitor.1_0,System.CPUisle.ARCv5EM.Hadrware Performance Monitor,parent:ARCv5EM,"Enables hardware performance monitoring by counting selected events on a running core"
,, -hpm_counters,8,"Number of counters"
,, -hpm_overflow_interrupt,true,"Generate interrupt upon overflow"
,, -hpm_counter_width,64,"HPM counter width for all counters"
create,ICCM0,com.arc.hardware.EM.ICCM0.1_0,System.CPUisle.ARCv5EM.ICCM0,parent:ARCv5EM,"Fast closely-coupled instruction memory, running at the core clock."
,, -iccm0_size,524288,"Size (Bytes) of ICCM0"
,, -iccm0_base,0,"Region for ICCM0"
,, -iccm0_dmi,true,"ICCM0 has DMI port"
,, -iccm0_ecc_option,SECDED_ADDR,"ICCM0 ECC option"
,, -iccm0_ecc_init,false,"ICCM hardware initialization"
create,Instruction Cache,com.arc.hardware.EM.Instruction_Cache.1_0,System.CPUisle.ARCv5EM.Instruction Cache,parent:ARCv5EM,"A multi-way instruction cache"
,, -ic_size,16384,"Size (Bytes)"
,, -ic_ways,2,"Ways"
,, -ic_bsize,32,"Line Length (Bytes)"
,, -ic_disable_on_reset,false,"Disable on Reset"
,, -ic_ecc_option,SECDED_ADDR,"Instruction Cache ECC Option"
create,PMA,com.arc.hardware.EM.PMA.1_0,System.CPUisle.ARCv5EM.PMA,parent:ARCv5EM,"This optional unit adds programmable attributes to different memory targets based on regions."
,, -pma_entries,6,"Number of entries"
create,PMP,com.arc.hardware.EM.PMP.1_0,System.CPUisle.ARCv5EM.PMP,parent:ARCv5EM,"This optional unit adds programmable read/write/execute attributes variable-size memory regions."
,, -pmp_entries,16,"Number of entries"
,, -pmp_granularity,32,"PMP region granularity in bytes"
create,Watchdog Timer,com.arc.hardware.EM.Watchdog_Timer.1_0,System.CPUisle.ARCv5EM.Watchdog Timer,parent:ARCv5EM,"One or more special timers with additional safety features."
,, -watchdog_clk,true,"Use separate clock"
,, -watchdog_clk_freq,20,"Frequency of clk2 input "
,, -watchdog_num,1,"Number of timers"
,, -watchdog_size,32,"size"
}3
}2
create,ClkCtrl,com.arc.hardware.ARCv2MSS.ClkCtrl.1_0,System.ClkCtrl,parent:System,"Programmable clock controller"
,, -alb_mss_clkctrl_base_addr,786432,"Base address [4KB]"
,, -alb_mss_clkctrl_bypass_mode,false,"Bypass clock dividers/gaters"
create,DW_DBP,com.arc.hardware.DW_DBP.1_0,System.DW_DBP,parent:System,"DesignWare Debug Port is a collection of components that allow an external debugger debug access to a SoC"
,, -jtag_interface,true,"JTAG_IF"
,, -dbp_jtag_ap,true,"JTAG-AP"
,, -num_apb_ap,1,"Number of APB APs"
,, -dbp_apb_ap_async,false,"Asynchronous APB IF"
,, -num_axi_ap,1,"Number of AXI APs"
,, -num_apb_client0,1,"Number of CLIENTS in APB0"
,, -num_apb_client1,1,"Number of CLIENTS in APB1"
,, -num_apb_client2,1,"Number of CLIENTS in APB2"
,, -num_apb_client3,1,"Number of CLIENTS in APB3"
,, -num_apb_client4,1,"Number of CLIENTS in APB4"
,, -num_apb_client5,1,"Number of CLIENTS in APB5"
,, -num_apb_client6,1,"Number of CLIENTS in APB6"
,, -num_apb_client7,1,"Number of CLIENTS in APB7"
create,DummySLV,com.arc.hardware.ARCv2MSS.DummySLV.1_0,System.DummySLV,parent:System,"A Dummy Slave engine to access the bus"
,, -alb_mss_dummy_slave_num,2,"Number of dummy slaves"
,, -alb_mss_dummy_slave1_base_addr,786438,"Base address of dummy slave 1 [4KB align]"
,, -alb_mss_dummy_slave1_size,4KB,"Size of dummy slave 1"
,, -alb_mss_dummy_slave1_pref,dslv1_,"Prefix of dummy slave 1"
,, -alb_mss_dummy_slave1_prot,APB,"Bus protocol of dummy slave 1"
,, -alb_mss_dummy_slave1_dw,32,"Data width of dummy slave 1"
,, -alb_mss_dummy_slave1_idw,16,"axi id width of dummy slave 1"
,, -alb_mss_dummy_slave2_base_addr,786694,"Base address of dummy slave 2 [4KB align]"
,, -alb_mss_dummy_slave2_size,16MB,"Size of dummy slave 2"
,, -alb_mss_dummy_slave2_pref,dslv2_,"Prefix of dummy slave 2"
,, -alb_mss_dummy_slave2_prot,AXI,"Bus protocol of dummy slave 2"
,, -alb_mss_dummy_slave2_dw,64,"Data width of dummy slave 2"
,, -alb_mss_dummy_slave2_idw,16,"axi id width of dummy slave 2"
,, -alb_mss_dummy_slave3_base_addr,786950,"Base address of dummy slave 3 [4KB align]"
,, -alb_mss_dummy_slave3_size,4KB,"Size of dummy slave 3"
,, -alb_mss_dummy_slave3_pref,dslv3_,"Prefix of dummy slave 3"
,, -alb_mss_dummy_slave3_prot,AHB_Lite,"Bus protocol of dummy slave 3"
,, -alb_mss_dummy_slave3_dw,32,"Data width of dummy slave 3"
,, -alb_mss_dummy_slave3_idw,16,"axi id width of dummy slave 3"
,, -alb_mss_dummy_slave4_base_addr,787206,"Base address of dummy slave 4 [4KB align]"
,, -alb_mss_dummy_slave4_size,4KB,"Size of dummy slave 4"
,, -alb_mss_dummy_slave4_pref,dslv4_,"Prefix of dummy slave 4"
,, -alb_mss_dummy_slave4_prot,BVCI,"Bus protocol of dummy slave 4"
,, -alb_mss_dummy_slave4_dw,32,"Data width of dummy slave 4"
,, -alb_mss_dummy_slave4_idw,16,"axi id width of dummy slave 4"
,, -alb_mss_dummy_slave5_base_addr,787462,"Base address of dummy slave 5 [4KB align]"
,, -alb_mss_dummy_slave5_size,4KB,"Size of dummy slave 5"
,, -alb_mss_dummy_slave5_pref,dslv5_,"Prefix of dummy slave 5"
,, -alb_mss_dummy_slave5_prot,BVCI,"Bus protocol of dummy slave 5"
,, -alb_mss_dummy_slave5_dw,32,"Data width of dummy slave 5"
,, -alb_mss_dummy_slave5_idw,16,"axi id width of dummy slave 5"
create,Implementation,com.arc.hardware.implementation.1_0,System.Implementation,parent:System," This library ensures that the various RTL components are connected properly, especially in a multicore build.  It is a required component in any build. "
,, -clock_speed,20,"Clock Frequency"
,, -ddr2_clk_ratio,3x,"DDR2 Clock Ratio"
,, -clock_skew,0.20000000298023224,"Clock Skew"
,, -hold_margin,0.05000000074505806,"Hold Margin"
,, -floorplan,User,"Floorplan"
,, -jtag_tclk,10,"JTAG Clock Frequency"
,, -execution_trace_level,stats,"Execution Trace Level"
,, -unique_clk,true,"Separate core clk signal in multicore"
,, -generate_ipxact,true,"Enable IPxact generation"
,, -ipxact_include_aux_regs,true,"Include aux reg details in ipxact"
,, -ipxact_relative_path_names,true,"Use relative path names in IPxact"
,, -generate_dita_files,false,"Enable DITA file generation"
,, -optional_encryption,false,"Encrypt generated RTL output"
,, -ignore_encrypt_license,false,"Pretend there is no encrypted license"
,, -ignore_clear_license,false,"Pretend there is no cleartext license"
create,Profiler,com.arc.hardware.ARCv2MSS.Profiler.1_0,System.Profiler,parent:System,"Bus performance monitor and latency controller"
,, -alb_mss_perfctrl_base_addr,786434,"Base address [4KB]"
,, -alb_mss_perfctrl_tie_signal_control,false,"Control tie signal "
,, -alb_mss_perfctrl_signal_monitor_num,1,"Number of monitor to output signal "
create,SRAMCtrl,com.arc.hardware.ARCv2MSS.SRAMCtrl.1_0,System.SRAMCtrl,parent:System,"SRAM component with programmable latency"
,, -alb_mss_mem_region_num,1,"Number of regions"
,, -alb_mss_mem0_base_addr,0,"Base address of memory region 0 [4KB align]"
,, -alb_mss_mem0_size,2GB,"memory size of memory region 0"
,, -alb_mss_mem0_attr,Read-Write,"memory access attribute of memory region 0"
,, -alb_mss_mem0_secure,Non-Secure,"memory secure attribute of memory region 0"
,, -alb_mss_mem0_lat,1024,"Maximum latency of memory region 0"
,, -alb_mss_mem0_def_lat,0,"Default latency of memory region 0"
,, -alb_mss_mem0_lat_rd,0,"Maximum Read latency of memory region 0"
,, -alb_mss_mem0_def_lat_rd,0,"Default Read latency of memory region 0"
,, -alb_mss_mem0_lat_wr,0,"Maximum write latency of memory region 0"
,, -alb_mss_mem0_def_lat_wr,0,"Default write latency of memory region 0"
,, -alb_mss_mem1_base_addr,1048576,"Base address of memory region 1 [4KB align]"
,, -alb_mss_mem1_size,1MB,"memory size of memory region 1"
,, -alb_mss_mem1_attr,Read-Write,"memory access attribute of memory region 1"
,, -alb_mss_mem1_secure,Non-Secure,"memory secure attribute of memory region 1"
,, -alb_mss_mem1_lat,0,"Maximum latency of memory region 1"
,, -alb_mss_mem1_def_lat,0,"Default latency of memory region 1"
,, -alb_mss_mem1_lat_rd,0,"Maximum Read latency of memory region 1"
,, -alb_mss_mem1_def_lat_rd,0,"Default Read latency of memory region 1"
,, -alb_mss_mem1_lat_wr,0,"Maximum write latency of memory region 1"
,, -alb_mss_mem1_def_lat_wr,0,"Default write latency of memory region 1"
,, -alb_mss_mem2_base_addr,1048576,"Base address of memory region 2 [4KB align]"
,, -alb_mss_mem2_size,1MB,"memory size of memory region 2"
,, -alb_mss_mem2_attr,Read-Write,"memory access attribute of memory region 2"
,, -alb_mss_mem2_secure,Non-Secure,"memory secure attribute of memory region 2"
,, -alb_mss_mem2_lat,0,"Maximum latency of memory region 2"
,, -alb_mss_mem2_def_lat,0,"Default latency of memory region 2"
,, -alb_mss_mem2_lat_rd,0,"Maximum Read latency of memory region 2"
,, -alb_mss_mem2_def_lat_rd,0,"Default Read latency of memory region 2"
,, -alb_mss_mem2_lat_wr,0,"Maximum write latency of memory region 2"
,, -alb_mss_mem2_def_lat_wr,0,"Default write latency of memory region 2"
,, -alb_mss_mem3_base_addr,1048576,"Base address of memory region 3 [4KB align]"
,, -alb_mss_mem3_size,1MB,"memory size of memory region 3"
,, -alb_mss_mem3_attr,Read-Write,"memory access attribute of memory region 3"
,, -alb_mss_mem3_secure,Non-Secure,"memory secure attribute of memory region 3"
,, -alb_mss_mem3_lat,0,"Maximum latency of memory region 3"
,, -alb_mss_mem3_def_lat,0,"Default latency of memory region 3"
,, -alb_mss_mem3_lat_rd,0,"Maximum Read latency of memory region 3"
,, -alb_mss_mem3_def_lat_rd,0,"Default Read latency of memory region 3"
,, -alb_mss_mem3_lat_wr,0,"Maximum write latency of memory region 3"
,, -alb_mss_mem3_def_lat_wr,0,"Default write latency of memory region 3"
,, -alb_mss_mem_is_default_slave,true,"Default slave"
,, -alb_mss_mem_default_space,32,"Memory space width"
,, -alb_mss_mem_data_width,128,"Memory data width"
create,Safety Manager,com.arc.hardware.RV.Safety_Manager.1_0,System.Safety Manager,parent:System,"This component adds a Safety Controller, which compares the outputs from the main core and shadow core in the cpu isle, a Safety Controller for the cluster, and a Safety Controller for ARConnect (if present)."
,, -cpu_safety,0,"Safety Configuration: Define CPU ASIL Level and Hybrid mode support"
,, -safety_delay,0,"DCLS: Delay Stages"
,, -hw_error_injection,true,"Diagnosis: Enable error injection"
,, -reg_comparands,false,"DCLS: Register comparands"
create,Tool Configuration,cgen.1_0,System.Tool Configuration,parent:System,"The configurator"
,, -mwdt_version,default,"MWDT Version"
,, -code_base_addr,0xffffffff,"Code Base Addr"
,, -data_base_addr,0xffffffff,"Data Base Addr"
,, -ucdata_base_addr,0xffffffff,"Uncached Data Base Addr"
,, -ucdata_mem_size,0,"Uncached Data Memory Size"
,, -underscores_in_numbers,false,"Underscores in numbers"
,, -lcf_ccm_fill,true,"MetaWare linker command file fills CCM data memory"
,, -rebrand_name,,"Alternate branding of TCF (not used)"
create,ZEBU_AXI_XTOR,com.arc.hardware.ARCv2_ZEBU_RDF.ZEBU_AXI_XTOR.1_0,System.ZEBU_AXI_XTOR,parent:System,"ZeBu axi xtor commponet for zebu"
,, -zebu_has_axi_xtor_gpio,false,"ZEBU AXI XTOR GPIO"
create,ZEBU_BOX,com.arc.hardware.ARCv2_ZEBU_RDF.ZEBU_BOX.1_0,System.ZEBU_BOX,parent:System,"Adds all necessary files to map this system to a ZeBu box"
,, -zebu_version,ZS5,"Zebu Server version"
,, -architecture_file_path,,"Architecture file path"
}1
