---
layout: page
title: Github
permalink: /github/
---

## 1. Verilog Designs and Implementations

### Basic Digital Logic Circuits
- **[Basic Gates: AND, OR, NAND, NOR, XOR, XNOR](https://github.com/Ikarthikmb/VerilogFod/blob/main/gates/basic_gates.v)**  
  - DUT, TB, GTKwave output
- **[1 Bit Inverter](https://github.com/Ikarthikmb/VerilogFod/blob/main/inverter/inverter.v)**  
  - DUT, TB, GTKwave output
- **[Half Adder](https://github.com/Ikarthikmb/VerilogFod/blob/main/half_adder.v)**  
  - DUT, TB
- **[16 Bit Binary Adder Tree](https://github.com/Ikarthikmb/VerilogFod/blob/main/binary_adder_tree.v)**
- **[XOR Logic](https://github.com/Ikarthikmb/VerilogFod/blob/main/functions.v)**
- **[Gray to Binary Converter](https://github.com/Ikarthikmb/rtl_designs) *(In progress)**
- **[Binary to Gray Converter](https://github.com/Ikarthikmb/rtl_designs/blob/main/4_bin2gray/README.md)**

### Advanced Digital Circuits
- **[Line Decoders](https://github.com/Ikarthikmb/VerilogFod/blob/main/line_decoder/1to2_line_decoder.v)**  
  - 1-to-2, 2-to-4 Line Decoders
- **[PWM Generator](https://github.com/Ikarthikmb/rtl_designs/blob/main/5_pwm_generator/README.md)**
- **[8-bit Numerically Controlled Oscillator](https://github.com/Ikarthikmb/rtl_designs/blob/main/6_numerically_controlled_oscillator/README.md)**
- **[Single Port RAM](https://github.com/Ikarthikmb/VerilogFod/blob/main/single_port_ram.v)**

### Flip Flops and Counters
- **[T Flip Flop - DUT, TB](https://github.com/Ikarthikmb/VerilogFod/tree/main/t_flipflop)**
- **[D, T and JK Flip Flops with Synthesis & Testcases](https://github.com/Ikarthikmb/VerilogFod/blob/main/flipflop.md)**
- **[Counters: Synchronous UP Counter, Serial In Serial Out (SISO)](https://github.com/Ikarthikmb/VerilogFod/blob/main/counter.md)**

### Other Circuits
- **[1 In 3 Out Router Implementation Outline](https://github.com/Ikarthikmb/VerilogFod/tree/main/router1x3/notes)**
- **[Design a SISO Without Using Shift Register](https://github.com/Ikarthikmb/VerilogFod/tree/main/siso)**
- **[Example LED Blink](https://github.com/Ikarthikmb/VerilogFod/blob/main/led_blink.v)**
- **[UART Receiver](https://github.com/Ikarthikmb/VerilogFod/blob/main/uart_rx.v)**

---

## 2. System and Processor Designs

### Processor Architectures
- **[Cilantro RISC-V](https://github.com/Ikarthikmb/rtl_designs) *(In progress)***  
  - A simple RISC-V based processor.
- **[MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor) *(In progress)***  
  - MIPS Processor RTL implementation.

### Artificial Neural Network Circuits
- **[16-bit Neuron Unit RTL Module with ReLU Activation Function](https://github.com/Ikarthikmb/rtl_designs/blob/main/9_neuron_unit/README.md)**  
  - A fundamental building block of artificial neural networks.

---

## 3. Encryption and Cryptography

- **[ACORN Encryption/Decryption Cipher RTL Implementation](https://github.com/Ikarthikmb/ACORN128b2025/tree/state_in_top)**  
  - RTL hardware implementation of the ACORN authenticated encryption cipher.

---

## 4. Verilog HDL Learning Resources

- **[Data Types in Verilog HDL](https://github.com/Ikarthikmb/VerilogFod/blob/main/data_types/data_types.v)**
- **[Code Questions on Data Types](https://github.com/Ikarthikmb/VerilogFod/blob/main/assignment2.md)**
- **[Code Questions on Operators](https://github.com/Ikarthikmb/VerilogFod/blob/main/assignment3.md)**
- **[Open Source Tools to Get Started With Verilog Simulation](https://github.com/Ikarthikmb/VerilogFod/blob/main/README.md)**
- **[Icarus Verilog + GTK Wave Guide by Ioannis Konstantadeli](https://github.com/Ikarthikmb/VerilogFod/blob/main/References/Icarus_Verilog_GTKWave_guide.pdf)**

---

## 5. In-Progress or Ongoing Projects

- **[Gray to Binary Converter](https://github.com/Ikarthikmb/rtl_designs)**
- **[Cilantro RISC-V](https://github.com/Ikarthikmb/rtl_designs)**
- **[MIPS Processor](https://github.com/Ikarthikmb/rtl_designs/tree/main/8_mips_processor)**

