# RISC-V Reference SoC Tapeout Program VSD

<ins>**SoC Tapeout Program VSD**</ins>  

This repository contains weekly tasks that track my progress **week by week**.  
This program teaches us how to use **Open-Source Tools** to design a System-on-Chip (SoC) from basic RTL to GDS.

---

## ğŸ“… Weekwise Tasks

| Task | Description | Status |
|------|-------------|---------|
| [**Week 0**](Week0/README.md) | ğŸ› ï¸ [Tools Installation](Week0/README.md) â€” Installed **Yosys**, **Iverilog**, and **gtkWave** | âœ… Done |

---

## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for giving me the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.
