################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: Vsd22113
#     Report Created on: Wed Dec 21 01:05:59 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_initstate01_02.csv
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : clock-reset(SpyGlass_vQ-2020.03)
#     Comment          : CSV File for initialized Sequential Elements
#
################################################################################
##Sheet_Prop:disable_row_filtering
#CrossProbeTag:AC_INITSTATE01_SS_SCH01
#RuleName:Ac_initstate01
ID,Sequentail Element Name,Initial Value,Initialization phase,Clock Name,Reset Name
1,top.IM1.s_slave[1:0],00,After Clock Simulation,top.clk,top.rst
2,top.IM1.reg_ARID[7:0],00000000,After Clock Simulation,top.clk,top.rst
3,top.IM1.reg_AWID[7:0],00000000,After Clock Simulation,top.clk,top.rst
4,top.IM1.reg_ARLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
5,top.IM1.reg_AWLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
6,top.IM1.cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
7,top.IM1.reg_RADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
8,top.IM1.reg_WADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
9,top.ROM_wrapper.slave_status[1:0],00,After Clock Simulation,top.clk,top.rst
10,top.ROM_wrapper.reg_ARID[7:0],00000000,After Clock Simulation,top.clk,top.rst
11,top.ROM_wrapper.reg_AWID[7:0],00000000,After Clock Simulation,top.clk,top.rst
12,top.ROM_wrapper.reg_ARLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
13,top.ROM_wrapper.reg_AWLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
14,top.ROM_wrapper.cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
15,top.ROM_wrapper.reg_RADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
16,top.ROM_wrapper.reg_WADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
17,top.DRAM_wrapper.slave_state[2:0],000,After Clock Simulation,top.clk,top.rst
18,top.DRAM_wrapper.delay_cnt[2:0],000,After Clock Simulation,top.clk,top.rst
19,top.DRAM_wrapper.write,0,After Clock Simulation,top.clk,top.rst
20,top.DRAM_wrapper.reg_ADDR[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
21,top.DRAM_wrapper.reg_ID[3:0],0000,After Clock Simulation,NULL,top.rst
22,top.DRAM_wrapper.reg_ID[5:4],00,After Clock Simulation,top.clk,top.rst
23,top.DRAM_wrapper.reg_ID[7:6],00,After Clock Simulation,NULL,top.rst
24,top.DRAM_wrapper.reg_BURST[0],0,After Clock Simulation,top.clk,top.rst
25,top.DRAM_wrapper.reg_BURST[1],0,After Clock Simulation,NULL,top.rst
26,top.DRAM_wrapper.reg_LEN[1:0],00,After Clock Simulation,top.clk,top.rst
27,top.DRAM_wrapper.reg_LEN[3:2],00,After Clock Simulation,NULL,top.rst
28,top.DRAM_wrapper.reg_SIZE[0],0,After Clock Simulation,NULL,top.rst
29,top.DRAM_wrapper.reg_SIZE[1],0,After Clock Simulation,top.clk,top.rst
30,top.DRAM_wrapper.reg_SIZE[2],0,After Clock Simulation,NULL,top.rst
31,top.DRAM_wrapper.read_cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
32,top.DRAM_wrapper.reg_WDATA[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
33,top.DRAM_wrapper.reg_RDATA[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
34,top.DM1.s_slave[1:0],00,After Clock Simulation,top.clk,top.rst
35,top.DM1.reg_ARID[7:0],00000000,After Clock Simulation,top.clk,top.rst
36,top.DM1.reg_AWID[7:0],00000000,After Clock Simulation,top.clk,top.rst
37,top.DM1.reg_ARLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
38,top.DM1.reg_AWLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
39,top.DM1.cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
40,top.DM1.reg_RADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
41,top.DM1.reg_WADDR[13:0],00000000000000,After Clock Simulation,top.clk,top.rst
42,top.WDT_wrapper.WDT.wdlive,0,After Clock Simulation,top.clk,top.rst
43,top.WDT_wrapper.WDT.wtocnt[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
44,top.WDT_wrapper.WDT.cont[2:0],000,After Clock Simulation,top.clk,top.rst
45,top.WDT_wrapper.s_slave[1:0],00,After Clock Simulation,top.clk,top.rst
46,top.WDT_wrapper.reg_ARID[7:0],00000000,After Clock Simulation,top.clk,top.rst
47,top.WDT_wrapper.reg_AWID[7:0],00000000,After Clock Simulation,top.clk,top.rst
48,top.WDT_wrapper.reg_ARLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
49,top.WDT_wrapper.reg_AWLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
50,top.WDT_wrapper.cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
51,top.WDT_wrapper.reg_ADDR[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
52,top.WDT_wrapper.WDEN,0,After Clock Simulation,top.clk,top.rst
53,top.WDT_wrapper.WDLIVE,0,After Clock Simulation,top.clk,top.rst
54,top.WDT_wrapper.WDOCNT[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
55,top.sensor_wrapper.sensor_ctrl.counter[5:0],000000,After Clock Simulation,top.clk,top.rst
56,top.sensor_wrapper.sensor_ctrl.full,0,After Clock Simulation,top.clk,top.rst
57,top.sensor_wrapper.sensor_ctrl.mem[0:2047],00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
58,top.sensor_wrapper.s_slave[1:0],00,After Clock Simulation,top.clk,top.rst
59,top.sensor_wrapper.reg_ARID[7:0],00000000,After Clock Simulation,top.clk,top.rst
60,top.sensor_wrapper.reg_AWID[7:0],00000000,After Clock Simulation,top.clk,top.rst
61,top.sensor_wrapper.reg_ARLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
62,top.sensor_wrapper.reg_AWLEN[3:0],0000,After Clock Simulation,top.clk,top.rst
63,top.sensor_wrapper.cnt[3:0],0000,After Clock Simulation,top.clk,top.rst
64,top.sensor_wrapper.reg_ADDR[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
65,top.sensor_wrapper.sctrl_en,0,After Clock Simulation,top.clk,top.rst
66,top.sensor_wrapper.sctrl_clear,0,After Clock Simulation,top.clk,top.rst
67,top.AXI.WR.lock_S0,0,After Clock Simulation,top.clk,top.rst
68,top.AXI.WR.lock_S1,0,After Clock Simulation,top.clk,top.rst
69,top.AXI.WR.lock_S2,0,After Clock Simulation,top.clk,top.rst
70,top.AXI.WR.lock_S3,0,After Clock Simulation,top.clk,top.rst
71,top.AXI.WR.lock_S4,0,After Clock Simulation,top.clk,top.rst
72,top.AXI.WR.lock_S5,0,After Clock Simulation,top.clk,top.rst
73,top.AXI.WR.lock_SDEFAULT,0,After Clock Simulation,top.clk,top.rst
74,top.AXI.WD.reg_WVALID_S0,0,After Clock Simulation,top.clk,top.rst
75,top.AXI.WD.reg_WVALID_S1,0,After Clock Simulation,top.clk,top.rst
76,top.AXI.WD.reg_WVALID_S2,0,After Clock Simulation,top.clk,top.rst
77,top.AXI.WD.reg_WVALID_S3,0,After Clock Simulation,top.clk,top.rst
78,top.AXI.WD.reg_WVALID_S4,0,After Clock Simulation,top.clk,top.rst
79,top.AXI.WD.reg_WVALID_S5,0,After Clock Simulation,top.clk,top.rst
80,top.AXI.WD.reg_WVALID_SD,0,After Clock Simulation,top.clk,top.rst
81,top.AXI.DS.s_slave[1:0],00,After Clock Simulation,top.clk,top.rst
82,top.AXI.DS.temp_ARLEN,0,After Clock Simulation,top.clk,top.rst
83,top.AXI.RD.lockS0,0,After Clock Simulation,top.clk,top.rst
84,top.AXI.RD.lockS1,0,After Clock Simulation,top.clk,top.rst
85,top.AXI.RD.lockS2,0,After Clock Simulation,top.clk,top.rst
86,top.AXI.RD.lockS3,0,After Clock Simulation,top.clk,top.rst
87,top.AXI.RD.lockS4,0,After Clock Simulation,top.clk,top.rst
88,top.AXI.RD.lockS5,0,After Clock Simulation,top.clk,top.rst
89,top.AXI.RD.lockSD,0,After Clock Simulation,top.clk,top.rst
90,top.AXI.WA.WArbiter.lockM0,0,After Clock Simulation,top.clk,top.rst
91,top.AXI.WA.WArbiter.lockM1,0,After Clock Simulation,top.clk,top.rst
92,top.AXI.RA.RArbiter.lockM0,0,After Clock Simulation,top.clk,top.rst
93,top.AXI.RA.RArbiter.lockM1,0,After Clock Simulation,top.clk,top.rst
94,top.AXI.RA.\VS0.reg_READY ,0,After Clock Simulation,top.clk,top.rst
95,top.AXI.RA.\VS1.reg_READY ,0,After Clock Simulation,top.clk,top.rst
96,top.AXI.RA.\VS2.reg_READY ,0,After Clock Simulation,top.clk,top.rst
97,top.AXI.RA.\VS3.reg_READY ,0,After Clock Simulation,top.clk,top.rst
98,top.AXI.RA.\VS4.reg_READY ,0,After Clock Simulation,top.clk,top.rst
99,top.AXI.RA.\VS5.reg_READY ,0,After Clock Simulation,top.clk,top.rst
100,top.AXI.RA.\VSD.reg_READY ,0,After Clock Simulation,top.clk,top.rst
101,top.AXI.DS.\SD_RD.S_RID [7:0],00000000,After Clock Simulation,top.clk,top.rst
102,top.AXI.DS.\SD_RD.RLAST ,1,After Clock Simulation,top.clk,top.rst
103,top.AXI.DS.\SD_WR.S_BID [7:0],00000000,After Clock Simulation,top.clk,top.rst
104,top.CPU_wrapper.M0.s_master[2:0],000,After Clock Simulation,top.clk,top.rst
105,top.CPU_wrapper.M0.r,0,After Clock Simulation,top.clk,top.rst
106,top.CPU_wrapper.M0.w,0,After Clock Simulation,top.clk,top.rst
107,top.CPU_wrapper.M0.reg_RDATA[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
108,top.CPU_wrapper.M1.s_master[2:0],000,After Clock Simulation,top.clk,top.rst
109,top.CPU_wrapper.M1.r,0,After Clock Simulation,top.clk,top.rst
110,top.CPU_wrapper.M1.w,0,After Clock Simulation,top.clk,top.rst
111,top.CPU_wrapper.M1.reg_RDATA[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
112,top.CPU_wrapper.L1CD.DA_in[127:0],00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
113,top.CPU_wrapper.L1CD.DA_write[15:0],1111111111111111,After Clock Simulation,top.clk,top.rst
114,top.CPU_wrapper.L1CD.valid[63:0],0000000000000000000000000000000000000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
115,top.CPU_wrapper.L1CD.cache_state[2:0],000,After Clock Simulation,top.clk,top.rst
116,top.CPU_wrapper.L1CD.reg_core_addr[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
117,top.CPU_wrapper.L1CD.reg_core_write,0,After Clock Simulation,top.clk,top.rst
118,top.CPU_wrapper.L1CD.reg_core_in[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
119,top.CPU_wrapper.L1CD.reg_core_type[2:0],000,After Clock Simulation,top.clk,top.rst
120,top.CPU_wrapper.L1CD.cnt[2:0],000,After Clock Simulation,top.clk,top.rst
121,top.CPU_wrapper.L1CD.reg_TA_in[21:0],0000000000000000000000,After Clock Simulation,top.clk,top.rst
122,top.CPU_wrapper.L1CI.valid[63:0],0000000000000000000000000000000000000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
123,top.CPU_wrapper.L1CI.cache_state[1:0],00,After Clock Simulation,top.clk,top.rst
124,top.CPU_wrapper.L1CI.cnt[2:0],000,After Clock Simulation,top.clk,top.rst
125,top.CPU_wrapper.L1CI.cache_hit[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
126,top.CPU_wrapper.L1CI.cache_read[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
127,top.CPU_wrapper.CPU.EXE.Csr.rdcycle[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
128,top.CPU_wrapper.CPU.EXE.Csr.rdcycleh[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
129,top.CPU_wrapper.CPU.EXE.Csr.rdinstret[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
130,top.CPU_wrapper.CPU.EXE.Csr.rdinstreth[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
131,top.CPU_wrapper.CPU.EXE.Csr.mstatus[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
132,top.CPU_wrapper.CPU.EXE.Csr.mie[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
133,top.CPU_wrapper.CPU.EXE.Csr.mepc[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
134,top.CPU_wrapper.CPU.EXE.Csr.mip[6:0],0000000,After Clock Simulation,NULL,NULL
135,top.CPU_wrapper.CPU.EXE.Csr.mip[7],0,After Clock Simulation,top.clk,top.rst
136,top.CPU_wrapper.CPU.EXE.Csr.mip[10:8],000,After Clock Simulation,NULL,NULL
137,top.CPU_wrapper.CPU.EXE.Csr.mip[11],0,After Clock Simulation,top.clk,top.rst
138,top.CPU_wrapper.CPU.EXE.Csr.mip[31:12],00000000000000000000,After Clock Simulation,NULL,NULL
139,top.CPU_wrapper.CPU.ID.RF.Reg[0:1023],0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
140,top.CPU_wrapper.CPU.IF.PC.PC_out[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
141,top.CPU_wrapper.CPU.EXE.Csr.csrstall,0,After Clock Simulation,top.clk,top.rst
142,top.CPU_wrapper.CPU.ID.ID_rs1addr[4:0],00000,After Clock Simulation,top.clk,top.rst
143,top.CPU_wrapper.CPU.ID.ID_rs2addr[4:0],00000,After Clock Simulation,top.clk,top.rst
144,top.CPU_wrapper.CPU.ID.ID_branch[1:0],00,After Clock Simulation,top.clk,top.rst
145,top.CPU_wrapper.CPU.IF.\IFIDo.IF_pcout [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
146,top.CPU_wrapper.CPU.IF.\IFIDo.IF_instrout [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
147,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_pcout [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
148,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rs1data [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
149,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rs2data [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
150,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_imm [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
151,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_csraddr [11:0],000000000000,After Clock Simulation,top.clk,top.rst
152,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_Funct7 [6:0],0000000,After Clock Simulation,top.clk,top.rst
153,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rdaddr [4:0],00000,After Clock Simulation,top.clk,top.rst
154,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_Funct3 [2:0],000,After Clock Simulation,top.clk,top.rst
155,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_ALUOP [2:0],000,After Clock Simulation,top.clk,top.rst
156,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_PCtoRegSrc ,0,After Clock Simulation,top.clk,top.rst
157,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_ALUSrc ,0,After Clock Simulation,top.clk,top.rst
158,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rdsrc ,0,After Clock Simulation,top.clk,top.rst
159,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemRead ,0,After Clock Simulation,top.clk,top.rst
160,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemWrite ,0,After Clock Simulation,top.clk,top.rst
161,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemtoReg ,0,After Clock Simulation,top.clk,top.rst
162,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_RegWrite ,0,After Clock Simulation,top.clk,top.rst
163,top.CPU_wrapper.CPU.ID.\IDEXEo.ID_csrweb ,0,After Clock Simulation,top.clk,top.rst
164,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_ALUout [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
165,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_PCtoReg [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
166,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rs2data [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
167,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rdaddr [4:0],00000,After Clock Simulation,top.clk,top.rst
168,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_Funct3 [2:0],000,After Clock Simulation,top.clk,top.rst
169,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rdsrc ,0,After Clock Simulation,top.clk,top.rst
170,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemRead ,0,After Clock Simulation,top.clk,top.rst
171,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemWrite ,0,After Clock Simulation,top.clk,top.rst
172,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemtoReg ,0,After Clock Simulation,top.clk,top.rst
173,top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_RegWrite ,0,After Clock Simulation,top.clk,top.rst
174,top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_dout [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
175,top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_rddata [31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
176,top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_rdaddr [4:0],00000,After Clock Simulation,top.clk,top.rst
177,top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_MemtoReg ,0,After Clock Simulation,top.clk,top.rst
178,top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_RegWrite ,0,After Clock Simulation,top.clk,top.rst
179,top.CPU_wrapper.lock_DM,0,After Clock Simulation,top.clk,top.rst
180,top.CPU_wrapper.L1CD.core_out[31:0],00000000000000000000000000000000,After Clock Simulation,top.clk,top.rst
