#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:01:47 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Aug 18 21:15:15 2015
# Process ID: 8167
# Log file: ~/parallella/parallella-fpga/7020_hdmi/vivado.log
# Journal file: ~/parallella/parallella-fpga/7020_hdmi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project 7020_hdmi.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {elink2_top_fifo_103x16_write_0 elink2_top_fifo_103x32_write_0 elink2_top_axi_bram_ctrl_2_0 elink2_top_fifo_103x16_rdreq_0 elink2_top_fifo_103x32_rdreq_0 elink2_top_axi_protocol_converter_0_0 elink2_top_axi_protocol_converter_0_1 elink2_top_fifo_103x16_rresp_0 elink2_top_fifo_103x32_rresp_0 elink2_top_axi_protocol_converter_0_2 elink2_top_util_vector_logic_0_0 elink_testbench_fifo_103x32_0_2 elink_testbench_axi_bram_ctrl_0_0 elink_testbench_fifo_103x16_0_1 elink_testbench_fifo_103x32_0_0 elink_testbench_fifo_generator_0_0 elink_testbench_axi_protocol_converter_0_2 elink_testbench_axi_bram_ctrl_2_2 elink_testbench_blk_mem_gen_0_1 elink_testbench_fifo_103x16_0_0 elink_testbench_axi_protocol_converter_0_0 elink_testbench_axi_bram_ctrl_0_1 elink_testbench_fifo_103x32_0_1 elink_testbench_axi_protocol_converter_0_1 elink_testbench_blk_mem_gen_0_0}]
close_project
