// Seed: 3465889386
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri  id_2
);
  logic [1 'b0 : 1] id_4, id_5;
  logic id_6 = id_4;
  assign id_2 = 1;
  assign id_6 = id_4;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    input wor _id_0,
    output supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7
);
  wire [id_0 : 1 'b0] id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
