/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~((celloutsig_0_2z[3] | celloutsig_0_11z[4]) & celloutsig_0_5z);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | celloutsig_1_9z[1]) & (celloutsig_1_2z[2] | celloutsig_1_0z));
  assign celloutsig_1_19z = ~((in_data[142] | celloutsig_1_13z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z | celloutsig_0_8z) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_7z[0]) & (celloutsig_1_8z | celloutsig_1_9z[2]));
  assign celloutsig_0_3z = celloutsig_0_1z[3] | ~(celloutsig_0_2z[3]);
  assign celloutsig_0_6z = celloutsig_0_4z | ~(in_data[0]);
  assign celloutsig_1_6z = celloutsig_1_13z | ~(celloutsig_1_2z[0]);
  assign celloutsig_0_8z = in_data[19] | celloutsig_0_5z;
  assign celloutsig_1_13z = celloutsig_1_2z[3] | in_data[97];
  assign celloutsig_0_0z = in_data[92] ^ in_data[24];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= in_data[95:88];
  assign celloutsig_0_5z = { celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } == { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_12z } >= { celloutsig_0_9z[5:1], celloutsig_0_14z };
  assign celloutsig_1_4z = { celloutsig_1_2z[4:2], 1'h0, celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_13z } > { in_data[169:168], celloutsig_1_2z[4:2], 1'h0, celloutsig_1_2z[0] };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } || celloutsig_0_1z[7:2];
  assign celloutsig_1_8z = in_data[186:181] < { in_data[120:117], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_6z & ~(celloutsig_0_8z);
  assign celloutsig_0_18z = celloutsig_0_7z & ~(celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[176] & ~(in_data[179]);
  assign celloutsig_0_4z = | { celloutsig_0_1z[5:0], celloutsig_0_3z };
  assign celloutsig_0_14z = | { _00_[6:4], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_1z = | in_data[141:138];
  assign celloutsig_0_9z = in_data[95:84] >> { in_data[92:84], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_11z = { in_data[64:59], celloutsig_0_5z } << { celloutsig_0_2z[0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[11:4], celloutsig_0_0z } >>> in_data[68:60];
  assign celloutsig_1_5z = { celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z } >>> { 1'h0, celloutsig_1_2z[0], celloutsig_1_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:3] ~^ celloutsig_0_1z[4:0];
  assign celloutsig_1_9z = in_data[191:188] ~^ { in_data[171:170], celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_19z = { _00_, celloutsig_0_11z } ^ { celloutsig_0_11z[4:1], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z };
  assign { celloutsig_1_2z[0], celloutsig_1_2z[3], celloutsig_1_2z[4], celloutsig_1_2z[2] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_0z, in_data[125], in_data[126], in_data[124] };
  assign { celloutsig_1_7z[4], celloutsig_1_7z[7], celloutsig_1_7z[8], celloutsig_1_7z[6], celloutsig_1_7z[3:0] } = ~ { celloutsig_1_2z[0], celloutsig_1_2z[3], celloutsig_1_2z[4], celloutsig_1_2z[2], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_2z[1] = 1'h0;
  assign celloutsig_1_7z[5] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
