Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 0d9e3740f87e46658c948f3c30f7523e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_aes_top_func_impl xil_defaultlib.tb_aes_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port lopt on this module [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.sim/sim_1/impl/func/xsim/tb_aes_top_func_impl.v:10553]
ERROR: [VRFC 10-2063] Module <UART> not found while processing module instance <u_uart> [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test/aes_test.srcs/sources_1/imports/sources_1/new/uart_wrapper.v:113]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
