{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1493823294548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493823295298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493823295358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493823295358 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1307 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493823295498 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 918 3 0 } } { "" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1308 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1493823295498 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1307 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1493823295498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493823297001 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493823297027 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1493823298425 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493823298425 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 146033 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493823299301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 146035 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493823299301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 146037 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493823299301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 146039 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1493823299301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493823299301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493823299382 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493823319900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 427 " "No exact pin location assignment(s) for 78 pins of 427 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1493823324135 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493823334456 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1493823334456 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1493823334456 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1493823334456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_CCD.sdc " "Synopsys Design Constraints File file not found: 'DE2_CCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1493823334887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493823334888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1493823334895 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1493823336777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1493823336778 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1493823336809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 146023 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 145999 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 145999 9698 10655 0 0 ""}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1307 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1307 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 143086 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 395 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 118008 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 269 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 145790 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 395 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 2643 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "Helper_modules/I2C_Controller.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 70894 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "Helper_modules/I2C_CCD_Config.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 71163 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493823348073 ""}  } { { "Helper_modules/I2C_CCD_Config.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 971 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348073 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|WR_MASK\[0\]~0 " "Destination node Sdram_Control_4Port:u6\|WR_MASK\[0\]~0" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 491 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 71014 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Helper_modules/Reset_Delay.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 71083 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~17 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114154 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~22 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~22" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114159 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[14\]~20 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[14\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114166 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[14\]~21 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[14\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114167 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~22 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~22" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114175 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~23 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[8\]~23" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114176 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[10\]~17 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[10\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114179 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[10\]~20 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[10\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v" 426 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 114184 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493823348074 ""}  } { { "Helper_modules/Reset_Delay.v" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1719 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiply:multiplication_unit\|matmux10:multiply_unit\|state.WAIT  " "Automatically promoted node multiply:multiplication_unit\|matmux10:multiply_unit\|state.WAIT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiply:multiplication_unit\|matmux10:multiply_unit\|enable_clk~0 " "Destination node multiply:multiplication_unit\|matmux10:multiply_unit\|enable_clk~0" {  } { { "Neural_network/test_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 70700 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiply:multiplication_unit\|matmux10:multiply_unit\|state~12 " "Destination node multiply:multiplication_unit\|matmux10:multiply_unit\|state~12" {  } { { "Neural_network/test_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 70895 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiply:multiplication_unit\|matmux10:multiply_unit\|state~15 " "Destination node multiply:multiplication_unit\|matmux10:multiply_unit\|state~15" {  } { { "Neural_network/test_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 70898 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "multiply:multiplication_unit\|matmux10:multiply_unit\|datab\[0\]~0 " "Destination node multiply:multiplication_unit\|matmux10:multiply_unit\|datab\[0\]~0" {  } { { "Neural_network/test_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 75432 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348074 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493823348074 ""}  } { { "Neural_network/test_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 2506 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "train:training_unit\|train_state_machine:train_unit\|state.WAIT  " "Automatically promoted node train:training_unit\|train_state_machine:train_unit\|state.WAIT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1493823348075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "train:training_unit\|train_state_machine:train_unit\|state~20 " "Destination node train:training_unit\|train_state_machine:train_unit\|state~20" {  } { { "Neural_network/train_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/train_functions.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 117231 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "train:training_unit\|train_state_machine:train_unit\|state~30 " "Destination node train:training_unit\|train_state_machine:train_unit\|state~30" {  } { { "Neural_network/train_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/train_functions.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 117862 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1493823348075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1493823348075 ""}  } { { "Neural_network/train_functions.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/train_functions.sv" 120 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 1861 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493823348075 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493823362866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493823363108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493823363119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493823363626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493823364067 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493823364533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493823384049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1493823384529 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493823384529 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "78 unused 3.3V 7 19 52 " "Number of I/O pins in group: 78 (unused VREF, 3.3V VCCIO, 7 input, 19 output, 52 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1493823385356 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1493823385356 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493823385356 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 39 17 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 53 10 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 53 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 65 8 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 65 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 56 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1493823385359 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1493823385359 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493823385359 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_CSn " "Node \"LCD_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D_Cn " "Node \"LCD_D_Cn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D_Cn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_WEn " "Node \"LCD_WEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_WEn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load " "Node \"load\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1493823407511 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1493823407511 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:50 " "Fitter preparation operations ending: elapsed time is 00:01:50" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493823407511 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493823407674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493823424678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:10 " "Fitter placement preparation operations ending: elapsed time is 00:02:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493823554706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493823555820 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493824619438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:17:45 " "Fitter placement operations ending: elapsed time is 00:17:45" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493824619438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493824639089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1493824865923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493824865923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:06 " "Fitter routing operations ending: elapsed time is 00:09:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493825193649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1493825193679 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493825193679 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 219.74 " "Total time spent on timing analysis during the Fitter is 219.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493825197626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493825198448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493825213783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493825213933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493825229164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:57 " "Fitter post-fit operations ending: elapsed time is 00:00:57" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493825254826 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493825279802 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "207 Cyclone IV E " "207 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL R28 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at R28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 177 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 699 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_CLOCK 3.3-V LVTTL C22 " "Pin EXT_CLOCK uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { EXT_CLOCK } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 179 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 701 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 703 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL B23 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at B23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 705 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL A6 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 731 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL D5 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 732 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL J1 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 733 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL B4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 242 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 734 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL M27 " "Pin TDI uses I/O standard 3.3-V LVTTL at M27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 745 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL P25 " "Pin TCK uses I/O standard 3.3-V LVTTL at P25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 746 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL AE23 " "Pin TCS uses I/O standard 3.3-V LVTTL at AE23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 266 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 747 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 750 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 262 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 751 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL AG14 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 284 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 762 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL C2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 764 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 613 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 614 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 615 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 616 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 617 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 618 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 619 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 620 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 767 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 768 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 742 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 255 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 743 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D22 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL U5 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL R27 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at R27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL E27 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at E27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL F24 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL K27 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at K27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL AE12 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at AE12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL A26 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL R7 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL B25 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL M4 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL H23 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL A23 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at A23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL H14 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL E28 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at E28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL D27 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at D27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL M7 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL D24 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL R3 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL B26 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL T26 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at T26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL K26 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at K26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL D15 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL J10 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C21 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL A22 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL L8 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL P27 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at P27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 648 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL AF13 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL A21 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL L7 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL E14 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 652 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL AB14 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL U28 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at U28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[34\] 3.3-V LVTTL T21 " "Pin GPIO_0\[34\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 655 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[35\] 3.3-V LVTTL C23 " "Pin GPIO_0\[35\] uses I/O standard 3.3-V LVTTL at C23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 656 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 672 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 673 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 674 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 675 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 676 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 677 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 495 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 496 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 497 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 498 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 499 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 500 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 501 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 502 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 503 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 504 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 505 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 506 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 507 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 508 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 509 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 510 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 370 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 371 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 258 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL L5 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at L5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL J13 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 343 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL F14 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL G14 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL R2 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL K28 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at K28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 347 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL F26 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at F26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL D19 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL H26 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL R23 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at R23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL D13 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL V24 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at V24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL N25 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at N25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL H25 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at H25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL V28 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at V28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL V23 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at V23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL D2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D1 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 657 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 658 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 659 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 660 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 662 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 663 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 665 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 666 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 667 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 668 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 669 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 670 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 671 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 394 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 395 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 400 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 401 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 404 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 406 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 408 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 410 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 700 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 390 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 393 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 391 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 392 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1493825284665 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493825284665 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "142 " "Following 142 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 742 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 255 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 743 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 622 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 623 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 624 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 625 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 626 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 627 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 628 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 629 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 630 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 631 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 632 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 633 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 634 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 635 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 636 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 637 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 638 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 639 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 640 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 641 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 642 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 643 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 644 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 645 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 646 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 647 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 648 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 649 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 650 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 651 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 652 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 653 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 654 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 655 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 656 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 672 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 673 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 674 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 675 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 676 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 677 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 678 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 679 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 680 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 681 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 682 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 683 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 684 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 685 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 686 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 687 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 688 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 689 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 690 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 691 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 382 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 383 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 384 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 385 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 386 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 387 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 388 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 389 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 545 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 546 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 547 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 548 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 549 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 550 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 551 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 552 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 553 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 555 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 556 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 557 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 558 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 559 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 366 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 367 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 368 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 369 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 370 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 371 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 372 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 374 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 375 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 376 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 377 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 378 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 379 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 380 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 381 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 358 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 359 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 360 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 361 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 362 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 363 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 364 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 365 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 698 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 258 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 697 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 342 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 343 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 344 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 345 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 346 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 347 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 348 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 349 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 350 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 351 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 352 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 353 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 354 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 355 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 356 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 357 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 287 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 696 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 695 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 692 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 657 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 658 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 659 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 660 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 661 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 662 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 663 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 664 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 665 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 666 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 667 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 341 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 668 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 669 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_files/DE2_CCD.sv" "" { Text "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/" { { 0 { 0 ""} 0 670 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1493825284683 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1493825284683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493825293028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2248 " "Peak virtual memory: 2248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493825307437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 10:28:27 2017 " "Processing ended: Wed May 03 10:28:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493825307437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:33:35 " "Elapsed time: 00:33:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493825307437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:33:28 " "Total CPU time (on all processors): 00:33:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493825307437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493825307437 ""}
