Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 5be18c9ff911457eb60c42c3e4013ac1 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/game_control_unit.v" Line 1. Module game_control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/Tetris_Datapath.v" Line 1. Module Datapath_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/merge.v" Line 1. Module merge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/vag_top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/clk_unit.v" Line 1. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/vga.v" Line 1. Module VGA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/game_control_unit.v" Line 1. Module game_control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/Tetris_Datapath.v" Line 1. Module Datapath_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/merge.v" Line 1. Module merge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/vag_top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/clk_unit.v" Line 1. Module clk_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Tetris_Zedboard/Tetris_Zedboard.srcs/sources_1/imports/Tetris_Zedboard/vga.v" Line 1. Module VGA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.game_control_unit
Compiling module xil_defaultlib.Datapath_Unit
Compiling module xil_defaultlib.merge
Compiling module xil_defaultlib.clk_unit
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tetris
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
