

================================================================
== Vitis HLS Report for 'run_inference'
================================================================
* Date:           Sun Mar  3 21:32:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106538|   114732|  0.355 ms|  0.382 ms|  106538|  114732|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |   106537|   114731|   55 ~ 58|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 5 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln17, void %for.inc.i.i, i14 0, void %entry" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.65ns)   --->   "%icmp_ln17 = icmp_eq  i14 %i, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 7 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln17 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i14 %i, i14 8192, i32 0" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 9 'specdataflowpipeline' 'specdataflowpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.76ns)   --->   "%add_ln17 = add i14 %i, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 10 'add' 'add_ln17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.i.i, void %run_inference_for.cond.i.exit" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 11 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:21]   --->   Operation 12 'ret' 'ret_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 13 [2/2] (2.43ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_17_1, i128 %in_buf, i14 %i, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 13 'call' 'call_ln19' <Predicate = (!icmp_ln17)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 14 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_17_1, i128 %in_buf, i14 %i, i15 %out_buf" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19]   --->   Operation 15 'call' 'call_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.cond.i.i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17]   --->   Operation 16 'br' 'br_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) with incoming values : ('add_ln17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) [5]  (0.387 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'phi' operation ('i', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) with incoming values : ('add_ln17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) [5]  (0 ns)
	'add' operation ('add_ln17', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:17) [9]  (0.765 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln19', /home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:19) to 'dataflow_in_loop_VITIS_LOOP_17_1' [13]  (2.43 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
