#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Oct 31 17:10:49 2016
# Process ID: 8124
# Current directory: C:/Workspace/DSD/team_project/HW3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12392 C:\Workspace\DSD\team_project\HW3\project_1\project_1.xpr
# Log file: C:/Workspace/DSD/team_project/HW3/project_1/vivado.log
# Journal file: C:/Workspace/DSD/team_project/HW3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Workspace/DSD/team_project/HW3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 791.168 ; gain = 118.164
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/Top_module.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/Top_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/counter_0to5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/inc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_drive.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/sources/ss_drive.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/top_counter.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/new/top_counter.v:1]
[Mon Oct 31 17:11:15 2016] Launched synth_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Mon Oct 31 17:12:39 2016] Launched impl_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Oct 31 17:14:25 2016] Launched impl_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746003A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292746003A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292746003A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746003A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/Top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292746003A
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v" into library work [C:/Workspace/DSD/team_project/HW3/project_1/project_1.srcs/sources_1/imports/Desktop/CounterTo9.v:1]
[Mon Oct 31 17:18:59 2016] Launched synth_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Mon Oct 31 17:20:02 2016] Launched impl_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Oct 31 17:22:03 2016] Launched impl_1...
Run output will be captured here: C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746003A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292746003A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210292746003A}
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Workspace/DSD/team_project/HW3/project_1/project_1.runs/impl_1/Top_module.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
