#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a43995ae40 .scope module, "cpu" "cpu" 2 12;
 .timescale 0 -3;
v0x55a43998f840_0 .net "add_dir_out", 7 0, L_0x55a4399916c0;  1 drivers
v0x55a43998f970_0 .var "alu_op", 1 0;
v0x55a43998fa30_0 .net "alu_out", 15 0, v0x55a43998b290_0;  1 drivers
v0x55a43998fb50_0 .net "alu_z", 0 0, v0x55a43998b430_0;  1 drivers
v0x55a43998fbf0_0 .var "clk", 0 0;
v0x55a43998fce0_0 .net "ext_out", 15 0, L_0x55a4399914e0;  1 drivers
v0x55a43998fdd0_0 .net "inc_out", 7 0, L_0x55a4399919b0;  1 drivers
v0x55a43998fec0_0 .var "ir_in", 15 0;
v0x55a43998ff80_0 .net "ir_out", 15 0, v0x55a43998c9f0_0;  1 drivers
v0x55a439990020_0 .var "ld_ir", 0 0;
v0x55a4399900c0_0 .var "ld_pc", 0 0;
v0x55a439990190_0 .var "ld_ra", 0 0;
v0x55a439990260_0 .var "ld_rdir", 0 0;
v0x55a439990330_0 .var "ld_regb", 0 0;
v0x55a439990400_0 .var "mux_1_pc", 0 0;
v0x55a4399904d0_0 .var "operar", 0 0;
v0x55a4399905a0_0 .net "out", 7 0, L_0x55a439991bd0;  1 drivers
v0x55a439990640_0 .net "pc_in", 7 0, L_0x55a439991aa0;  1 drivers
v0x55a439990730_0 .net "pc_out", 7 0, v0x55a43998de50_0;  1 drivers
v0x55a439990820_0 .net "ra_out", 15 0, v0x55a43998e490_0;  1 drivers
v0x55a439990910_0 .net "rdir_out", 7 0, v0x55a43998eb30_0;  1 drivers
v0x55a439990a00_0 .var "regb_R", 2 0;
v0x55a439990aa0_0 .var "regb_W", 2 0;
v0x55a439990b40_0 .net "regb_out", 15 0, v0x55a43998f6b0_0;  1 drivers
v0x55a439990c30_0 .var "reset_pc_sel", 0 0;
L_0x55a4399915d0 .part v0x55a43998c9f0_0, 0, 5;
L_0x55a4399917d0 .part v0x55a43998f6b0_0, 0, 8;
L_0x55a4399918c0 .part v0x55a43998c9f0_0, 0, 8;
S_0x55a439960d20 .scope module, "ADD_DIR" "adder" 2 86, 3 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a"
    .port_info 1 /INPUT 8 "in_b"
    .port_info 2 /OUTPUT 8 "out"
P_0x55a439960ef0 .param/l "N" 0 3 3, +C4<00000000000000000000000000001000>;
v0x55a43994fa40_0 .net "in_a", 7 0, L_0x55a4399917d0;  1 drivers
v0x55a43994b580_0 .net "in_b", 7 0, L_0x55a4399918c0;  1 drivers
v0x55a43996ac50_0 .net "out", 7 0, L_0x55a4399916c0;  alias, 1 drivers
L_0x55a4399916c0 .arith/sum 8, L_0x55a4399917d0, L_0x55a4399918c0;
S_0x55a43998aa30 .scope module, "ALU" "alu" 2 70, 4 14 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a"
    .port_info 1 /INPUT 16 "in_b"
    .port_info 2 /INPUT 2 "op"
    .port_info 3 /INPUT 1 "operar"
    .port_info 4 /OUTPUT 16 "out"
    .port_info 5 /OUTPUT 1 "z"
    .port_info 6 /OUTPUT 1 "n"
    .port_info 7 /OUTPUT 1 "v"
P_0x55a43996d3b0 .param/l "N" 0 4 14, +C4<00000000000000000000000000010000>;
P_0x55a43996d3f0 .param/l "N_OP" 0 4 14, +C4<00000000000000000000000000000010>;
v0x55a43998adf0_0 .net "in_a", 15 0, v0x55a43998e490_0;  alias, 1 drivers
v0x55a43998aef0_0 .net "in_b", 15 0, L_0x55a4399914e0;  alias, 1 drivers
v0x55a43998afd0_0 .var "n", 0 0;
v0x55a43998b0a0_0 .net "op", 1 0, v0x55a43998f970_0;  1 drivers
v0x55a43998b180_0 .net "operar", 0 0, v0x55a4399904d0_0;  1 drivers
v0x55a43998b290_0 .var "out", 15 0;
v0x55a43998b370_0 .var "v", 0 0;
v0x55a43998b430_0 .var "z", 0 0;
E_0x55a439950520/0 .event edge, v0x55a43998b180_0, v0x55a43998b0a0_0, v0x55a43998adf0_0, v0x55a43998aef0_0;
E_0x55a439950520/1 .event edge, v0x55a43998b290_0;
E_0x55a439950520 .event/or E_0x55a439950520/0, E_0x55a439950520/1;
S_0x55a43998b640 .scope module, "EXT" "sign_extender" 2 65, 5 10 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in"
    .port_info 1 /OUTPUT 16 "out"
P_0x55a43998b7c0 .param/l "EXT_B" 1 5 19, +C4<000000000000000000000000000001011>;
P_0x55a43998b800 .param/l "WIN" 0 5 12, +C4<00000000000000000000000000000101>;
P_0x55a43998b840 .param/l "WOUT" 0 5 13, +C4<00000000000000000000000000010000>;
v0x55a43998ba10_0 .net *"_s1", 0 0, L_0x55a439991350;  1 drivers
v0x55a43998bb10_0 .net *"_s2", 10 0, L_0x55a4399913f0;  1 drivers
v0x55a43998bbf0_0 .net "in", 4 0, L_0x55a4399915d0;  1 drivers
v0x55a43998bce0_0 .net "out", 15 0, L_0x55a4399914e0;  alias, 1 drivers
L_0x55a439991350 .part L_0x55a4399915d0, 4, 1;
LS_0x55a4399913f0_0_0 .concat [ 1 1 1 1], L_0x55a439991350, L_0x55a439991350, L_0x55a439991350, L_0x55a439991350;
LS_0x55a4399913f0_0_4 .concat [ 1 1 1 1], L_0x55a439991350, L_0x55a439991350, L_0x55a439991350, L_0x55a439991350;
LS_0x55a4399913f0_0_8 .concat [ 1 1 1 0], L_0x55a439991350, L_0x55a439991350, L_0x55a439991350;
L_0x55a4399913f0 .concat [ 4 4 3 0], LS_0x55a4399913f0_0_0, LS_0x55a4399913f0_0_4, LS_0x55a4399913f0_0_8;
L_0x55a4399914e0 .concat [ 5 11 0 0], L_0x55a4399915d0, L_0x55a4399913f0;
S_0x55a43998be10 .scope module, "INC" "adder" 2 99, 3 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a"
    .port_info 1 /INPUT 8 "in_b"
    .port_info 2 /OUTPUT 8 "out"
P_0x55a43998bfe0 .param/l "N" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x7fe155b0f018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55a43998c100_0 .net "in_a", 7 0, L_0x7fe155b0f018;  1 drivers
v0x55a43998c200_0 .net "in_b", 7 0, L_0x55a439991bd0;  alias, 1 drivers
v0x55a43998c2e0_0 .net "out", 7 0, L_0x55a4399919b0;  alias, 1 drivers
L_0x55a4399919b0 .arith/sum 8, L_0x7fe155b0f018, L_0x55a439991bd0;
S_0x55a43998c450 .scope module, "IR" "register" 2 79, 6 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 16 "out"
P_0x55a43998c670 .param/l "N" 0 6 2, +C4<00000000000000000000000000010000>;
v0x55a43998c760_0 .net "clk", 0 0, v0x55a43998fbf0_0;  1 drivers
v0x55a43998c840_0 .net "in", 15 0, v0x55a43998fec0_0;  1 drivers
v0x55a43998c920_0 .net "ld", 0 0, v0x55a439990020_0;  1 drivers
v0x55a43998c9f0_0 .var "out", 15 0;
E_0x55a439950960 .event posedge, v0x55a43998c760_0;
S_0x55a43998cb80 .scope module, "MUX_1" "mux2" 2 119, 7 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a"
    .port_info 1 /INPUT 8 "in_b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "out"
P_0x55a43998cd50 .param/l "N" 0 7 2, +C4<00000000000000000000000000001000>;
v0x55a43998ce20_0 .net "in_a", 7 0, v0x55a43998de50_0;  alias, 1 drivers
v0x55a43998cf20_0 .net "in_b", 7 0, v0x55a43998eb30_0;  alias, 1 drivers
v0x55a43998d000_0 .net "out", 7 0, L_0x55a439991bd0;  alias, 1 drivers
v0x55a43998d100_0 .net "sel", 0 0, v0x55a439990400_0;  1 drivers
L_0x55a439991bd0 .functor MUXZ 8, v0x55a43998de50_0, v0x55a43998eb30_0, v0x55a439990400_0, C4<>;
S_0x55a43998d250 .scope module, "MUX_RESET_PC" "mux2" 2 105, 7 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a"
    .port_info 1 /INPUT 8 "in_b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "out"
P_0x55a43998d420 .param/l "N" 0 7 2, +C4<00000000000000000000000000001000>;
v0x55a43998d4f0_0 .net "in_a", 7 0, L_0x55a4399919b0;  alias, 1 drivers
L_0x7fe155b0f060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a43998d600_0 .net "in_b", 7 0, L_0x7fe155b0f060;  1 drivers
v0x55a43998d6c0_0 .net "out", 7 0, L_0x55a439991aa0;  alias, 1 drivers
v0x55a43998d7b0_0 .net "sel", 0 0, v0x55a439990c30_0;  1 drivers
L_0x55a439991aa0 .functor MUXZ 8, L_0x55a4399919b0, L_0x7fe155b0f060, v0x55a439990c30_0, C4<>;
S_0x55a43998d920 .scope module, "PC" "register" 2 112, 6 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 8 "out"
P_0x55a43998daf0 .param/l "N" 0 6 2, +C4<00000000000000000000000000001000>;
v0x55a43998dbc0_0 .net "clk", 0 0, v0x55a43998fbf0_0;  alias, 1 drivers
v0x55a43998dcb0_0 .net "in", 7 0, L_0x55a439991aa0;  alias, 1 drivers
v0x55a43998dd80_0 .net "ld", 0 0, v0x55a4399900c0_0;  1 drivers
v0x55a43998de50_0 .var "out", 7 0;
S_0x55a43998dfb0 .scope module, "RA" "register" 2 58, 6 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 16 "out"
P_0x55a43998c620 .param/l "N" 0 6 2, +C4<00000000000000000000000000010000>;
v0x55a43998e200_0 .net "clk", 0 0, v0x55a43998fbf0_0;  alias, 1 drivers
v0x55a43998e310_0 .net "in", 15 0, v0x55a43998f6b0_0;  alias, 1 drivers
v0x55a43998e3f0_0 .net "ld", 0 0, v0x55a439990190_0;  1 drivers
v0x55a43998e490_0 .var "out", 15 0;
S_0x55a43998e610 .scope module, "RDIR" "register" 2 92, 6 1 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 8 "out"
P_0x55a43998e7e0 .param/l "N" 0 6 2, +C4<00000000000000000000000000001000>;
v0x55a43998e8b0_0 .net "clk", 0 0, v0x55a43998fbf0_0;  alias, 1 drivers
v0x55a43998e970_0 .net "in", 7 0, L_0x55a4399916c0;  alias, 1 drivers
v0x55a43998ea60_0 .net "ld", 0 0, v0x55a439990260_0;  1 drivers
v0x55a43998eb30_0 .var "out", 7 0;
S_0x55a43998ec90 .scope module, "REGB" "register_bank" 2 49, 8 4 0, S_0x55a43995ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 3 "addr_R"
    .port_info 4 /INPUT 3 "addr_W"
    .port_info 5 /OUTPUT 16 "out"
P_0x55a43998ee60 .param/l "AW" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x55a43998eea0 .param/l "DW" 0 8 5, +C4<00000000000000000000000000010000>;
P_0x55a43998eee0 .param/l "N_REGS" 1 8 14, +C4<00000000000000000000000000001000>;
v0x55a43998f120_0 .net "addr_R", 2 0, v0x55a439990a00_0;  1 drivers
v0x55a43998f220_0 .net "addr_W", 2 0, v0x55a439990aa0_0;  1 drivers
v0x55a43998f300_0 .net "clk", 0 0, v0x55a43998fbf0_0;  alias, 1 drivers
v0x55a43998f3d0 .array "data", 7 0, 15 0;
v0x55a43998f470_0 .var/i "i", 31 0;
v0x55a43998f550_0 .net "in", 15 0, v0x55a43998b290_0;  alias, 1 drivers
v0x55a43998f610_0 .net "ld", 0 0, v0x55a439990330_0;  1 drivers
v0x55a43998f6b0_0 .var "out", 15 0;
S_0x55a43995afc0 .scope module, "mux4" "mux4" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in_a"
    .port_info 1 /INPUT 8 "in_b"
    .port_info 2 /INPUT 8 "in_c"
    .port_info 3 /INPUT 8 "in_d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 8 "out"
P_0x55a43995d010 .param/l "N" 0 9 2, +C4<00000000000000000000000000001000>;
o0x7fe155b58f48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a439990d00_0 .net "in_a", 7 0, o0x7fe155b58f48;  0 drivers
o0x7fe155b58f78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a439990dc0_0 .net "in_b", 7 0, o0x7fe155b58f78;  0 drivers
o0x7fe155b58fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a439990ea0_0 .net "in_c", 7 0, o0x7fe155b58fa8;  0 drivers
o0x7fe155b58fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55a439990f60_0 .net "in_d", 7 0, o0x7fe155b58fd8;  0 drivers
v0x55a439991040_0 .var "out", 7 0;
o0x7fe155b59038 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55a439991170_0 .net "sel", 1 0, o0x7fe155b59038;  0 drivers
E_0x55a43996d0c0/0 .event edge, v0x55a439991170_0, v0x55a439990d00_0, v0x55a439990dc0_0, v0x55a439990ea0_0;
E_0x55a43996d0c0/1 .event edge, v0x55a439990f60_0;
E_0x55a43996d0c0 .event/or E_0x55a43996d0c0/0, E_0x55a43996d0c0/1;
    .scope S_0x55a43998ec90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a43998f470_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55a43998f470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55a43998f470_0;
    %store/vec4a v0x55a43998f3d0, 4, 0;
    %load/vec4 v0x55a43998f470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a43998f470_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55a43998ec90;
T_1 ;
    %wait E_0x55a439950960;
    %load/vec4 v0x55a43998f610_0;
    %load/vec4 v0x55a43998f220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55a43998f550_0;
    %load/vec4 v0x55a43998f220_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a43998f3d0, 0, 4;
T_1.0 ;
    %load/vec4 v0x55a43998f120_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55a43998f3d0, 4;
    %assign/vec4 v0x55a43998f6b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a43998dfb0;
T_2 ;
    %wait E_0x55a439950960;
    %load/vec4 v0x55a43998e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55a43998e310_0;
    %assign/vec4 v0x55a43998e490_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a43998aa30;
T_3 ;
    %wait E_0x55a439950520;
    %load/vec4 v0x55a43998b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55a43998b0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a43998b290_0, 0, 16;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x55a43998adf0_0;
    %load/vec4 v0x55a43998aef0_0;
    %add;
    %store/vec4 v0x55a43998b290_0, 0, 16;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55a43998adf0_0;
    %load/vec4 v0x55a43998aef0_0;
    %sub;
    %store/vec4 v0x55a43998b290_0, 0, 16;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55a43998adf0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x55a43998adf0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 32768, 0, 32;
    %or;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x55a43998adf0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/u 16;
    %store/vec4 v0x55a43998b290_0, 0, 16;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55a43998adf0_0;
    %load/vec4 v0x55a43998aef0_0;
    %and;
    %store/vec4 v0x55a43998b290_0, 0, 16;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a43998aef0_0;
    %store/vec4 v0x55a43998b290_0, 0, 16;
T_3.1 ;
    %load/vec4 v0x55a43998b290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x55a43998b430_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a43998c450;
T_4 ;
    %wait E_0x55a439950960;
    %load/vec4 v0x55a43998c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55a43998c840_0;
    %assign/vec4 v0x55a43998c9f0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a43998e610;
T_5 ;
    %wait E_0x55a439950960;
    %load/vec4 v0x55a43998ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a43998e970_0;
    %assign/vec4 v0x55a43998eb30_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a43998d920;
T_6 ;
    %wait E_0x55a439950960;
    %load/vec4 v0x55a43998dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55a43998dcb0_0;
    %assign/vec4 v0x55a43998de50_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a43995ae40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a43998fbf0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55a43995ae40;
T_8 ;
    %delay 500, 0;
    %load/vec4 v0x55a43998fbf0_0;
    %inv;
    %store/vec4 v0x55a43998fbf0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a43995ae40;
T_9 ;
    %vpi_call 2 130 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a43995ae40 {0 0 0};
    %pushi/vec4 65450, 0, 16;
    %store/vec4 v0x55a43998fec0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a439990020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4399900c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a439990c30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a439990260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990c30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a439990400_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990400_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a439990c30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a439990c30_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 162 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55a43995afc0;
T_10 ;
    %wait E_0x55a43996d0c0;
    %load/vec4 v0x55a439991170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55a439990d00_0;
    %store/vec4 v0x55a439991040_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55a439990dc0_0;
    %store/vec4 v0x55a439991040_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55a439990ea0_0;
    %store/vec4 v0x55a439991040_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55a439990f60_0;
    %store/vec4 v0x55a439991040_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./modules/adder.v";
    "./modules/alu.v";
    "./modules/sign_extender.v";
    "./modules/register.v";
    "./modules/mux2.v";
    "./modules/register_bank.v";
    "./modules/mux4.v";
