# IBM-1620 Logic Reproduction Project
# COPYRIGHT (C) 2024 - Bruce MacKinnon

# NOT COMPLETE
# NOT COMPLETE
# NOT COMPLETE
# NOT COMPLETE
# NOT COMPLETE

# These tags describes the overall page
#
part: 2162346
title: "CLOCK OSC + CONTROL"
num: 01.10.05.1 
pdf: 86

blocks:

  - loc: 1B17
    typ: TAG-
    cir: 02 
    coo: 4B
    inp:
      A: [ "TEST ONE"]
      H: [ 5G.B ]

  - loc: 1B17
    typ: TAG-
    cir: 03 
    coo: 4D
    inp:
      E: [ "TEST ONE"]
      F: [ 5F.P ]

  - note: "Master oscillator (1 MHz)"
    loc: 1A15
    typ: TAF-
    cir: 01
    coo: 4F

  - note: "Flip-flop for creating two phases of master clock"
    loc: 1A16
    typ: TAJ-
    cir: 01
    coo: 5F
    inp:
      R: [ 5F.P ]
      Q: [ 4F.D, 4F.C ]
      C: [ "-S MANUAL RESET" ]

  - note: "Flip-flop for creating two phases of master clock"
    loc: 1A16
    typ: TAJ-
    cir: 02
    coo: 5G
    inp:
      A: [ 5G.B ]
      D: [ 4F.D, 4F.C ]

  - note: "Clock driver."
    warn: "Ignored the G input"
    gate: 01BA
    loc: 1B15
    typ: TFC-
    cir: 01
    coo: 6B
    inp:
      K: [ 4B.PL ]

  - note: "Clock driver."
    warn: "Ignored the H input"
    gate: 01BA
    loc: 1B15
    typ: TFC-
    cir: 04
    coo: 6D
    inp:
      F: [ 4D.C ]

aliases:
  - name: "+S CLOCK DR A"
    inp: [ 6B.LR ]
  - name: "+S CLOCK DR B"
    inp: [ 6D.A ]
