<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jan 14 12:15:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     counter
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets slow_clk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            3110 items scored, 3110 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.204ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_semafor_163__i24  (from clk_c +)
   Destination:    FD1P3IX    CD             count_semafor_163__i24  (to clk_c +)

   Delay:                  10.071ns  (33.9% logic, 66.1% route), 9 logic levels.

 Constraint Details:

     10.071ns data_path count_semafor_163__i24 to count_semafor_163__i24 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 5.204ns

 Path Details: count_semafor_163__i24 to count_semafor_163__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_semafor_163__i24 (from clk_c)
Route         4   e 0.977                                  count_semafor_c_23
LUT4        ---     0.408              B to Z              i11_4_lut
Route         1   e 0.660                                  n30
LUT4        ---     0.408              B to Z              i15_4_lut
Route         1   e 0.660                                  n34
LUT4        ---     0.408              B to Z              i17_4_lut
Route         1   e 0.660                                  n36
LUT4        ---     0.408              B to Z              i18_4_lut
Route         4   e 0.937                                  n33
LUT4        ---     0.408              B to Z              i1634_4_lut
Route         2   e 0.798                                  n2809
LUT4        ---     0.408              A to Z              i1_4_lut_adj_5
Route         1   e 0.020                                  n37
MUXL5       ---     0.193           BLUT to Z              i55
Route         1   e 0.660                                  n35
LUT4        ---     0.408              A to Z              i2_3_lut
Route        24   e 1.283                                  n2479
                  --------
                   10.071  (33.9% logic, 66.1% route), 9 logic levels.


Error:  The following path violates requirements by 5.204ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_semafor_163__i24  (from clk_c +)
   Destination:    FD1P3IX    CD             count_semafor_163__i24  (to clk_c +)

   Delay:                  10.071ns  (33.9% logic, 66.1% route), 9 logic levels.

 Constraint Details:

     10.071ns data_path count_semafor_163__i24 to count_semafor_163__i24 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 5.204ns

 Path Details: count_semafor_163__i24 to count_semafor_163__i24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_semafor_163__i24 (from clk_c)
Route         4   e 0.977                                  count_semafor_c_23
LUT4        ---     0.408              B to Z              i11_4_lut
Route         1   e 0.660                                  n30
LUT4        ---     0.408              B to Z              i15_4_lut
Route         1   e 0.660                                  n34
LUT4        ---     0.408              B to Z              i17_4_lut
Route         1   e 0.660                                  n36
LUT4        ---     0.408              B to Z              i18_4_lut
Route         4   e 0.937                                  n33
LUT4        ---     0.408              B to Z              i1_2_lut_rep_6
Route         2   e 0.798                                  n3009
LUT4        ---     0.408              D to Z              i1741_4_lut_4_lut
Route         1   e 0.020                                  n2954
MUXL5       ---     0.193           ALUT to Z              i55
Route         1   e 0.660                                  n35
LUT4        ---     0.408              A to Z              i2_3_lut
Route        24   e 1.283                                  n2479
                  --------
                   10.071  (33.9% logic, 66.1% route), 9 logic levels.


Error:  The following path violates requirements by 5.204ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count_semafor_163__i24  (from clk_c +)
   Destination:    FD1P3IX    CD             count_semafor_163__i23  (to clk_c +)

   Delay:                  10.071ns  (33.9% logic, 66.1% route), 9 logic levels.

 Constraint Details:

     10.071ns data_path count_semafor_163__i24 to count_semafor_163__i23 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 5.204ns

 Path Details: count_semafor_163__i24 to count_semafor_163__i23

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_semafor_163__i24 (from clk_c)
Route         4   e 0.977                                  count_semafor_c_23
LUT4        ---     0.408              B to Z              i11_4_lut
Route         1   e 0.660                                  n30
LUT4        ---     0.408              B to Z              i15_4_lut
Route         1   e 0.660                                  n34
LUT4        ---     0.408              B to Z              i17_4_lut
Route         1   e 0.660                                  n36
LUT4        ---     0.408              B to Z              i18_4_lut
Route         4   e 0.937                                  n33
LUT4        ---     0.408              B to Z              i1_2_lut_rep_6
Route         2   e 0.798                                  n3009
LUT4        ---     0.408              D to Z              i1741_4_lut_4_lut
Route         1   e 0.020                                  n2954
MUXL5       ---     0.193           ALUT to Z              i55
Route         1   e 0.660                                  n35
LUT4        ---     0.408              A to Z              i2_3_lut
Route        24   e 1.283                                  n2479
                  --------
                   10.071  (33.9% logic, 66.1% route), 9 logic levels.

Warning: 10.204 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets slow_clk]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    10.204 ns|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n2479                                   |      24|    2088|     67.14%
                                        |        |        |
count_31__N_217                         |      37|    1538|     49.45%
                                        |        |        |
n35                                     |       1|    1488|     47.85%
                                        |        |        |
n714                                    |       1|    1138|     36.59%
                                        |        |        |
n33                                     |       4|    1092|     35.11%
                                        |        |        |
n2888                                   |       1|    1088|     34.98%
                                        |        |        |
n2887                                   |       1|     976|     31.38%
                                        |        |        |
n37                                     |       1|     960|     30.87%
                                        |        |        |
n2886                                   |       1|     864|     27.78%
                                        |        |        |
n2885                                   |       1|     752|     24.18%
                                        |        |        |
clk_c_enable_30                         |      26|     650|     20.90%
                                        |        |        |
n2884                                   |       1|     640|     20.58%
                                        |        |        |
n2809                                   |       2|     597|     19.20%
                                        |        |        |
n36                                     |       1|     572|     18.39%
                                        |        |        |
n3009                                   |       2|     549|     17.65%
                                        |        |        |
n2883                                   |       1|     528|     16.98%
                                        |        |        |
n2954                                   |       1|     528|     16.98%
                                        |        |        |
n34                                     |       1|     364|     11.70%
                                        |        |        |
n2945                                   |       1|     360|     11.58%
                                        |        |        |
n2882                                   |       1|     352|     11.32%
                                        |        |        |
n2892                                   |       1|     336|     10.80%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 3110  Score: 7921027

Constraints cover  4857 paths, 191 nets, and 444 connections (87.9% coverage)


Peak memory: 78184448 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
