
---------- Begin Simulation Statistics ----------
final_tick                                 1277150400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154671                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406828                       # Number of bytes of host memory used
host_op_rate                                   274884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.04                       # Real time elapsed on the host
host_tick_rate                               74933446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2636164                       # Number of instructions simulated
sim_ops                                       4685057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001277                       # Number of seconds simulated
sim_ticks                                  1277150400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               539829                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26153                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            570870                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             296629                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          539829                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           243200                       # Number of indirect misses.
system.cpu.branchPred.lookups                  615475                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20446                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13008                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3004488                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2308973                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26250                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     461835                       # Number of branches committed
system.cpu.commit.bw_lim_events                769976                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             743                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          934959                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2636164                       # Number of instructions committed
system.cpu.commit.committedOps                4685057                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2772537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.689809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721623                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1210032     43.64%     43.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       272199      9.82%     53.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       228036      8.22%     61.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       292294     10.54%     72.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       769976     27.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2772537                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     111167                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18326                       # Number of function calls committed.
system.cpu.commit.int_insts                   4598262                       # Number of committed integer instructions.
system.cpu.commit.loads                        621649                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24545      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3667053     78.27%     78.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7563      0.16%     78.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37714      0.80%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4425      0.09%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.13%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           17397      0.37%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           18360      0.39%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          20396      0.44%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.02%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          598283     12.77%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         244180      5.21%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23366      0.50%     99.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13135      0.28%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4685057                       # Class of committed instruction
system.cpu.commit.refs                         878964                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2636164                       # Number of Instructions Simulated
system.cpu.committedOps                       4685057                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.211183                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.211183                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8136                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32407                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47397                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4391                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1036966                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5852672                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   403913                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1467860                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26337                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 92136                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      711176                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2143                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      277860                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      615475                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    343029                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2564590                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4921                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3446871                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           704                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52674                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192765                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             435434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             317075                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.079550                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3027212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.026688                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.920891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1345286     44.44%     44.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115340      3.81%     48.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    74300      2.45%     50.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    97869      3.23%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1394417     46.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3027212                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    184511                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    99349                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    274845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    274845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    274845600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    274845200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    274845200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    274845200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9794400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9793600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       723600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       723600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       723200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       722800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      7029600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      7188800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      7122800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      7158800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    100338000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    100371200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    100339600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    100376800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2101479200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31060                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   495003                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.643447                       # Inst execution rate
system.cpu.iew.exec_refs                       989513                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     277625                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  700005                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                745400                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                931                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               604                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               289628                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5619956                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                711888                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37512                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5247325                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3238                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26337                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15273                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            49030                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123749                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32312                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8862                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7058267                       # num instructions consuming a value
system.cpu.iew.wb_count                       5224066                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576997                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4072598                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.636163                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5231571                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8075012                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4431423                       # number of integer regfile writes
system.cpu.ipc                               0.825639                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.825639                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             31139      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4122682     78.01%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7587      0.14%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41383      0.78%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5979      0.11%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6915      0.13%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21011      0.40%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20101      0.38%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               20976      0.40%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2247      0.04%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               693927     13.13%     94.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              265873      5.03%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29191      0.55%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14575      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5284840                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  127876                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              257140                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       124372                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             167841                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5125825                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13359756                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5099694                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6387098                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5618856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5284840                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1100                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          934888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20007                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1387741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3027212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.745778                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.655043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1217661     40.22%     40.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              244144      8.06%     48.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              387031     12.79%     61.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              446870     14.76%     75.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              731506     24.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3027212                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.655197                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      343146                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13708                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4735                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               745400                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              289628                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2020579                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3192877                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     58                       # Number of system calls
system.cpu.rename.BlockCycles                  848456                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6183233                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47891                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   456551                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4786                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15015406                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5772795                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7645025                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1498593                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75476                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26337                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177567                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1461769                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            219188                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9071574                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19708                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212582                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            935                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7622577                       # The number of ROB reads
system.cpu.rob.rob_writes                    11495667                       # The number of ROB writes
system.cpu.timesIdled                            1627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38550                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              442                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          713                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            713                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              127                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23297                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8241                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12230                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       963584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       963584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  963584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13714                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11496224                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29776776                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17668                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4171                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24137                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                994                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2247                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2247                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17668                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8428                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50035                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58463                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1270272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1455424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10671                       # Total snoops (count)
system.l2bus.snoopTraffic                       86080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30584                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014877                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121063                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30129     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      455      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30584                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20423599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19132609                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3475998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       339435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           339435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       339435                       # number of overall hits
system.cpu.icache.overall_hits::total          339435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3593                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3593                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3593                       # number of overall misses
system.cpu.icache.overall_misses::total          3593                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178517600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178517600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178517600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178517600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       343028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       343028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       343028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       343028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010474                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010474                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010474                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010474                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49684.831617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49684.831617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49684.831617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49684.831617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          187                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          697                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          697                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          697                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2896                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2896                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2896                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2896                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145301600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145301600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145301600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145301600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008442                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008442                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008442                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008442                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50173.204420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50173.204420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50173.204420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50173.204420                       # average overall mshr miss latency
system.cpu.icache.replacements                   2639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       339435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          339435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3593                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3593                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178517600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178517600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       343028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       343028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010474                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49684.831617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49684.831617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          697                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2896                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145301600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145301600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008442                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50173.204420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50173.204420                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.824469                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              270842                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2640                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.591667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.824469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991502                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            688952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           688952                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       883727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           883727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       883727                       # number of overall hits
system.cpu.dcache.overall_hits::total          883727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34663                       # number of overall misses
system.cpu.dcache.overall_misses::total         34663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1685058400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1685058400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1685058400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1685058400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       918390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       918390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       918390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       918390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037743                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48612.595563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48612.595563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48612.595563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48612.595563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.424899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1766                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2829                       # number of writebacks
system.cpu.dcache.writebacks::total              2829                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17020                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    584105200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    584105200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    584105200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251134086                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    835239286                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46269.423321                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46269.423321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46269.423321                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57127.863057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49073.988602                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15995                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       628460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          628460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570479200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570479200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       660841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       660841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48500.021618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48500.021618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472505600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472505600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45538.319198                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45538.319198                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       255267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114579200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114579200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50209.991236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50209.991236                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111599600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111599600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49643.950178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49643.950178                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4396                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4396                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251134086                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251134086                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57127.863057                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57127.863057                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.099571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              661800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15995                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.375430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.709155                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   237.390415                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.231827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961035                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1853799                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1853799                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             917                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4911                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          927                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6755                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            917                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4911                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          927                       # number of overall hits
system.l2cache.overall_hits::total               6755                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1976                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7712                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3469                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13157                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1976                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7712                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3469                       # number of overall misses
system.l2cache.overall_misses::total            13157                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    134091200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    527324000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240911988                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    902327188                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    134091200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    527324000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240911988                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    902327188                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2893                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12623                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4396                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19912                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2893                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12623                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4396                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19912                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.683028                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610948                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.789126                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660757                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.683028                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610948                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.789126                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660757                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67859.919028                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68377.074689                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69447.099452                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68581.529832                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67859.919028                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68377.074689                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69447.099452                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68581.529832                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1976                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7700                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13127                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1976                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7700                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13714                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118283200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    465164800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212338805                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    795786805                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118283200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    465164800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212338805                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36446222                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    832233027                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.683028                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609998                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.785032                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659251                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.683028                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609998                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.785032                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688730                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59859.919028                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60411.012987                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61529.645030                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60622.137960                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59859.919028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60411.012987                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61529.645030                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62088.964225                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60684.922488                       # average overall mshr miss latency
system.l2cache.replacements                      9674                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2829                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2829                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2829                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2829                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36446222                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36446222                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62088.964225                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62088.964225                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          759                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              759                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1488                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    102392400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    102392400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2247                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2247                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.662216                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.662216                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68812.096774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68812.096774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1484                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     90442400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     90442400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660436                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.660436                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60945.013477                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60945.013477                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          917                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4152                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          927                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5996                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1976                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3469                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11669                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    134091200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424931600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240911988                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799934788                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4396                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17665                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.683028                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.599846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.789126                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660572                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67859.919028                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68273.071979                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69447.099452                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68552.128546                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1976                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11643                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118283200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374722400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212338805                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    705344405                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.683028                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599075                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.785032                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659100                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59859.919028                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60283.526384                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61529.645030                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60580.984712                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3770.065686                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26661                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9674                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.755944                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.833170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   388.782639                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2295.694556                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.124472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.630849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.094918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.560472                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225616                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035799                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.920426                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1103                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2699                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269287                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730713                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322074                       # Number of tag accesses
system.l2cache.tags.data_accesses              322074                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1277150400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              877696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1976                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7700                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3451                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13714                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           99020444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          385859019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    172934997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29415486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              687229946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      99020444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          99020444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        67249715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              67249715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        67249715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          99020444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         385859019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    172934997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29415486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             754479660                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2328435600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 387876                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407852                       # Number of bytes of host memory used
host_op_rate                                   622286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.22                       # Real time elapsed on the host
host_tick_rate                               79514726                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5128183                       # Number of instructions simulated
sim_ops                                       8227395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001051                       # Number of seconds simulated
sim_ticks                                  1051285200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               133735                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               631                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            133687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             133083                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              652                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133828                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      65                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7462535                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1312821                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               631                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     131708                       # Number of branches committed
system.cpu.commit.bw_lim_events                264805                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27447                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2492019                       # Number of instructions committed
system.cpu.commit.committedOps                3542338                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2619458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.352317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.156312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       396582     15.14%     15.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1694343     64.68%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2409      0.09%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       261319      9.98%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       264805     10.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2619458                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   3541586                       # Number of committed integer instructions.
system.cpu.commit.loads                        393097                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          592      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2886432     81.48%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          392975     11.09%     92.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         261874      7.39%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3542338                       # Class of committed instruction
system.cpu.commit.refs                         655043                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2492019                       # Number of Instructions Simulated
system.cpu.committedOps                       3542338                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.054652                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.054652                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1434958                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3574948                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   295807                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    213399                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    637                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                681840                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      393383                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      262032                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      133828                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    266659                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2358652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   404                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2526092                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050920                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             267352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             133148                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.961144                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2626641                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.367407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.787918                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1530656     58.27%     58.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   197129      7.50%     65.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67494      2.57%     68.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    65879      2.51%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   765483     29.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2626641                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       800                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      527                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    192672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    192672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    192672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    192672400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    192672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    192672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     65547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     65546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     65546400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     65548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1418405200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  658                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   131819                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.349345                       # Inst execution rate
system.cpu.iew.exec_refs                       655409                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     262032                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8336                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                396571                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               263621                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3569785                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                393377                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               320                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3546366                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    637                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    31                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           130357                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3474                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1676                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            535                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9656418                       # num instructions consuming a value
system.cpu.iew.wb_count                       3546287                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.309070                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2984506                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.349315                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3546324                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8261682                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3151452                       # number of integer regfile writes
system.cpu.ipc                               0.948180                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.948180                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               673      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2890082     81.49%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  61      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   97      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 58      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               393189     11.09%     92.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              261968      7.39%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             236      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3546686                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     718                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1441                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          657                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1532                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3545295                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9718617                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3545630                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3595707                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3569764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3546686                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                45                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       123238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2626641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.350274                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.828682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              364770     13.89%     13.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1212910     46.18%     60.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              815470     31.05%     91.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              231128      8.80%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2363      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2626641                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.349467                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      266659                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            263162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           262092                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               396571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              263621                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  919589                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          2628213                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  398414                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4459650                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 939127                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   490481                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16773953                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3572280                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4498147                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    668269                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    637                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1068485                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    38496                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1494                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8327035                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            355                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1554857                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5924438                       # The number of ROB reads
system.cpu.rob.rob_writes                     7146757                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               33200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72300                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                85                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             67                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.029126                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.168983                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      100     97.09%     97.09% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.91%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                65198                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       266625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           266625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       266625                       # number of overall hits
system.cpu.icache.overall_hits::total          266625                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1478800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1478800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1478800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       266659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       266659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       266659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       266659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43494.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43494.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1304800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1304800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1304800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1304800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43493.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43493.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43493.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43493.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       266625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          266625                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1478800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       266659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       266659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43494.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1304800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1304800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43493.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43493.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4661                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.366667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            533348                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           533348                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       524893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           524893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       524893                       # number of overall hits
system.cpu.dcache.overall_hits::total          524893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           77                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             77                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           77                       # number of overall misses
system.cpu.dcache.overall_misses::total            77                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3364000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3364000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3364000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3364000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       524970                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       524970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       524970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       524970                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000147                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43688.311688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43688.311688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43688.311688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43688.311688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           43                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1365200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1365200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1365200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1392796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40152.941176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40152.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40152.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37643.135135                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       262947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          262947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3364000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       263024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       263024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43688.311688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43688.311688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1365200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1365200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40152.941176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40152.941176                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       261946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         261946                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       261946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       261946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            240.648649                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.998322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   199.001678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805662                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          825                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.194336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1049977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1049977                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  33                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 33                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1168000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1173200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2341200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1168000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1173200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2341200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.470588                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.507463                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.470588                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.507463                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64888.888889                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        73325                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68858.823529                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64888.888889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        73325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68858.823529                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1024000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1045200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2069200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1024000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1045200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2069200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.507463                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.507463                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56888.888889                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        65325                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60858.823529                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56888.888889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        65325                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60858.823529                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1168000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1173200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2341200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.470588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.507463                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64888.888889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        73325                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68858.823529                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1024000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1045200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2069200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.470588                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.507463                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56888.888889                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        65325                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60858.823529                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    100                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.777778                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.000707                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1048.957748                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1917.030165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   957.011380                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          139                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.256093                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468025                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.233645                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1098                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2998                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268066                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1108                       # Number of tag accesses
system.l2cache.tags.data_accesses                1108                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1051285200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1095802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             974046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2069847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1095802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1095802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          243511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                243511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          243511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1095802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            974046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2313359                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2535953200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1547240                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  2533319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.70                       # Real time elapsed on the host
host_tick_rate                               56076688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5725610                       # Number of instructions simulated
sim_ops                                       9374775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000208                       # Number of seconds simulated
sim_ticks                                   207517600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               114911                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2756                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            114256                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              57055                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          114911                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            57856                       # Number of indirect misses.
system.cpu.branchPred.lookups                  132802                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9146                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2479                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    665678                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   386551                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2764                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     122304                       # Number of branches committed
system.cpu.commit.bw_lim_events                187268                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           48132                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               597427                       # Number of instructions committed
system.cpu.commit.committedOps                1147380                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       481625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.382310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.550679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        81111     16.84%     16.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        91589     19.02%     35.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58252     12.09%     47.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63405     13.16%     61.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       187268     38.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       481625                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      40145                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8930                       # Number of function calls committed.
system.cpu.commit.int_insts                   1114401                       # Number of committed integer instructions.
system.cpu.commit.loads                        138681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4432      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           878867     76.60%     76.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6304      0.55%     77.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              241      0.02%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1684      0.15%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.02%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.01%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6351      0.55%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6432      0.56%     78.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14060      1.23%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          133750     11.66%     91.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          88300      7.70%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4931      0.43%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1580      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1147380                       # Class of committed instruction
system.cpu.commit.refs                         228561                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      597427                       # Number of Instructions Simulated
system.cpu.committedOps                       1147380                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.868381                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.868381                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           52                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          157                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          268                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26795                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1215992                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   119755                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    342083                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2786                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4105                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      143696                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       92265                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      132802                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    101369                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        378798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   463                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         637439                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            61                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255982                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             113862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              66201                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.228694                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             495524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.480187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.808370                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   143933     29.05%     29.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    42557      8.59%     37.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14698      2.97%     40.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    20305      4.10%     44.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   274031     55.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               495524                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     67945                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    35727                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     60206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     60206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     60206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     60206800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     60207200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     60207200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1317600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       204000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       204000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       204000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       203600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2589200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2793200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     23663600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     23694800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     23646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     23699200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      470369200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3513                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   124562                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.267563                       # Inst execution rate
system.cpu.iew.exec_refs                       234703                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      92055                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16395                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                145496                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                94033                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1195502                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                142648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5075                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1176398                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     28                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   491                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2786                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   546                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8092                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6817                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4153                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3297                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            216                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1339759                       # num instructions consuming a value
system.cpu.iew.wb_count                       1174547                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619162                       # average fanout of values written-back
system.cpu.iew.wb_producers                    829528                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.263995                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1175282                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1770736                       # number of integer regfile reads
system.cpu.int_regfile_writes                  925870                       # number of integer regfile writes
system.cpu.ipc                               1.151569                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.151569                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5550      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                903102     76.44%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6305      0.53%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.02%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1803      0.15%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.02%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  133      0.01%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6497      0.55%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6515      0.55%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14087      1.19%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.02%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               138700     11.74%     91.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               91140      7.71%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5219      0.44%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1700      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1181470                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41064                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82179                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        40876                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              43075                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1134856                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2777987                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1133671                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1200583                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1195189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1181470                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 313                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           48132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            182                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        59400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        495524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.384284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.434310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               76384     15.41%     15.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70142     14.16%     29.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               87455     17.65%     47.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109754     22.15%     69.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151789     30.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          495524                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.277339                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      101380                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            41                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4949                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1156                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               145496                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               94033                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  488277                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           518794                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   19220                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1321280                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1642                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   122107                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    48                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3089446                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1211168                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1385013                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    343437                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2786                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5593                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    63757                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             69558                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1824197                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6761                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1489869                       # The number of ROB reads
system.cpu.rob.rob_writes                     2404998                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1849                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               45                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              367                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 424                       # Request fanout histogram
system.membus.reqLayer2.occupancy              382433                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             913267                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 860                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           182                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1174                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            861                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1699                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2773                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        32448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    68672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               432                       # Total snoops (count)
system.l2bus.snoopTraffic                        2112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1357                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033898                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.181034                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1311     96.61%     96.61% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      3.39%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1357                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              429600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               871160                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              679599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       207517600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       100681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       100681                       # number of overall hits
system.cpu.icache.overall_hits::total          100681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          688                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            688                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          688                       # number of overall misses
system.cpu.icache.overall_misses::total           688                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26189600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26189600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26189600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26189600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       101369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       101369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       101369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       101369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006787                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006787                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006787                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006787                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38066.279070                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38066.279070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38066.279070                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38066.279070                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          121                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          121                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          121                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20582800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20582800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20582800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20582800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005593                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36301.234568                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36301.234568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36301.234568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36301.234568                       # average overall mshr miss latency
system.cpu.icache.replacements                    566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       100681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          688                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           688                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26189600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26189600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       101369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       101369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38066.279070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38066.279070                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20582800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20582800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005593                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36301.234568                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36301.234568                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              434730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            528.868613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            203304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           203304                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       225092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           225092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       225092                       # number of overall hits
system.cpu.dcache.overall_hits::total          225092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          559                       # number of overall misses
system.cpu.dcache.overall_misses::total           559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21208800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21208800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21208800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21208800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       225651                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       225651                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       225651                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       225651                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002477                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002477                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002477                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002477                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37940.608229                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37940.608229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37940.608229                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37940.608229                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                37                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          149                       # number of writebacks
system.cpu.dcache.writebacks::total               149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          358                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11069200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11069200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11069200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2195960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13265160                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001418                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001587                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34591.250000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34591.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34591.250000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57788.421053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37053.519553                       # average overall mshr miss latency
system.cpu.dcache.replacements                    358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       135066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          135066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19330000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       135561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       135561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39050.505051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39050.505051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9241600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9241600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        36100                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        36100                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        90026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          90026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1878800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1878800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        90090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        90090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000710                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29356.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29356.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1827600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1827600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000710                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28556.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28556.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           38                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2195960                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2195960                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57788.421053                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57788.421053                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              980423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            709.423300                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   845.481789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   178.518211                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.825666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.174334                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          634                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            451660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           451660                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             312                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             182                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 500                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            312                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            182                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                500                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           255                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           138                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               425                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          255                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          138                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              425                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17274400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9116400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2126367                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28517167                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17274400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9116400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2126367                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28517167                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          567                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             925                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          567                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            925                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.449735                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.431250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.842105                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.459459                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.449735                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.431250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.842105                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.459459                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67742.745098                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66060.869565                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66448.968750                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67099.216471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67742.745098                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66060.869565                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66448.968750                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67099.216471                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15242400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8012400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1870367                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25125167                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15242400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8012400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1870367                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25125167                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.449735                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.431250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.842105                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.459459                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.449735                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.431250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.842105                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.459459                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59774.117647                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58060.869565                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58448.968750                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59118.040000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59774.117647                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58060.869565                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58448.968750                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59118.040000                       # average overall mshr miss latency
system.l2cache.replacements                       432                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          149                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          149                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          149                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          149                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           44                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               44                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           20                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1350000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1350000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.312500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.312500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1190000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1190000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.312500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59500                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          138                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          456                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          255                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          405                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17274400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7766400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2126367                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27167167                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          567                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          256                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.449735                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.460938                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.842105                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.470383                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67742.745098                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65816.949153                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66448.968750                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67079.424691                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          255                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          405                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15242400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6822400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1870367                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23935167                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.449735                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.460938                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.842105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.470383                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59774.117647                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57816.949153                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58448.968750                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59099.177778                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13951                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4528                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.081051                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.876814                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1109.648925                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1888.941709                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   924.828271                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.704281                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461167                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225788                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032643                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          982                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          946                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2718                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.239746                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.760254                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15216                       # Number of tag accesses
system.l2cache.tags.data_accesses               15216                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    207517600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              138                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  424                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           78335524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42560245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      9869042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              130764812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      78335524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          78335524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        10177450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10177450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        10177450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          78335524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42560245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      9869042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             140942262                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
