$date
	Sun Oct 23 05:22:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#526616
b11010 !
1"
#526618
b11010 &
b11010 %
1$
#526619
0"
#526622
b1101 &
b1101 %
#526626
b101000 &
b101000 %
#526630
b10100 &
b10100 %
#526634
b1010 &
b1010 %
#526638
b101 &
b101 %
#526642
b10000 &
b10000 %
#526646
b1000 &
b1000 %
#526650
b100 &
b100 %
#526654
b10 &
b10 %
#526658
b1 &
b1 %
1#
#526662
b0 &
0#
b0 %
0$
#1606181
b10100 !
1"
#1606182
b10100 &
b10100 %
1$
#1606183
0"
#1606186
b1010 &
b1010 %
#1606190
b101 &
b101 %
#1606194
b10000 &
b10000 %
#1606198
b1000 &
b1000 %
#1606202
b100 &
b100 %
#1606206
b10 &
b10 %
#1606210
b1 &
b1 %
1#
#1606214
b0 &
0#
b0 %
0$
#2548569
b11 !
1"
#2548570
b11 &
b11 %
1$
#2548571
0"
#2548574
b1010 &
b1010 %
#2548578
b101 &
b101 %
#2548582
b10000 &
b10000 %
#2548586
b1000 &
b1000 %
#2548590
b100 &
b100 %
#2548594
b10 &
b10 %
#2548598
b1 &
1#
b1 %
#2548602
b0 &
b0 %
0#
0$
#4500012
