
---------- Begin Simulation Statistics ----------
final_tick                               100435935000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               25839064                       # Number of bytes of host memory used
host_op_rate                                      535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129410.92                       # Real time elapsed on the host
host_tick_rate                                 390179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67459797                       # Number of instructions simulated
sim_ops                                      69271960                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050493                       # Number of seconds simulated
sim_ticks                                 50493452500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.467682                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  286543                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               356097                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3806                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22958                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            355685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42838                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           49187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6349                       # Number of indirect misses.
system.cpu.branchPred.lookups                  619229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104669                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4601                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3930017                       # Number of instructions committed
system.cpu.committedOps                       4237285                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.734267                       # CPI: cycles per instruction
system.cpu.discardedOps                         60988                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2694863                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            672093                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           304971                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5926202                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.365729                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2923                       # number of quiesce instructions executed
system.cpu.numCycles                         10745714                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2923                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3027424     71.45%     71.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6931      0.16%     71.61% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.61% # Class of committed instruction
system.cpu.op_class_0::MemRead                 734992     17.35%     88.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                467938     11.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4237285                       # Class of committed instruction
system.cpu.quiesceCycles                     70043810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4819512                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1182562                       # Transaction distribution
system.membus.trans_dist::ReadResp            1199047                       # Transaction distribution
system.membus.trans_dist::WriteReq             481176                       # Transaction distribution
system.membus.trans_dist::WriteResp            481176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14586                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1491                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1491                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3273                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        39477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        39477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14096                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        49148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3266438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3266438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3381237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       505984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       599929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    104524740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    104524740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               105970749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1684075                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024831                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1683036     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1039      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1684075                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3904782160                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            62327124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            38374763                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11680375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60759547                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7053901409                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           66814000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1065472                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1065472                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2541943                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2541942                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        49148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       205040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       327920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6619136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6803456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3585                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3585                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7214829                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        65509                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3279800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5245880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    105906176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    108855296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        57292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        57292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    114715497                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        12200038625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          7802207                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          726                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10054791709                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5740662000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3893733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19468663                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2920299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3893733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30176427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3893733                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2920299                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6814032                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3893733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19468663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6814032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6814032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36990459                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        57292                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       204748                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1793                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149249                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2920299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6814032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9734331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2920299                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1134642                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4054942                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2920299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9734331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1134642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13789273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1179591                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1179583                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       453632                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       453632                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3217408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1806                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3266438                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1313720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    102957056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        57356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    104524740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1927520                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1927520    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1927520                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4170225035                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6351508000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99746240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24219760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1910533648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25958217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38937326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1975429191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38937326                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38996739                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77934065                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1949470973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64954956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38937326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2053363255                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27525120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    174784512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     78381056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    158990336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       860160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37287936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2449408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22601728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35043593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2881362093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    545122558                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3461528245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1596430349                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1552301380                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3148731729                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35043593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4477792442                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2097423938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6610259974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       846080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       850752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       846080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       846080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13220                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           73                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13293                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16756232                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92527                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16848759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16756232                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16756232                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16756232                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92527                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16848759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     75431936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        57548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         300224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75792708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       205760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27525120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29238208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1178624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1184277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       430080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1493895392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1139712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5945801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1501040318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4074984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25958217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    545122558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3893733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            579049492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4074984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26017631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2039017950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3893733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1139712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5945801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2080089810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1607413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384524000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2136500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             484160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1184282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1184282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             73943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             73887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             73978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             73959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             73935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             73915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38719754300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5914935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69773163050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32730.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58980.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2327                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1102878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424029                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1184279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1037664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.267964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.800722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.921499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3559      3.15%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3362      2.98%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1681      1.49%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1896      1.68%      9.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2066      1.83%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1368      1.21%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1653      1.46%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2041      1.81%     15.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95311     84.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112937                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     647.504652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1435.449215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1385     75.81%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     75.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.16%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     76.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.22%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          166      9.09%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           21      1.15%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            6      0.33%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.11%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           74      4.05%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           77      4.21%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.27%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.27%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.16%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           66      3.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     250.059113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.440095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.380540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1330     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      2.35%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.77%     75.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.11%     76.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.11%     76.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.22%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.16%     76.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.44%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.38%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.11%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     77.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     77.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     77.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.27%     77.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      0.71%     78.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          388     21.24%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               75711168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   82880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29238912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                75793028                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29238208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1499.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       579.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1501.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    579.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50493547500                       # Total gap between requests
system.mem_ctrls.avgGap                      30767.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     75349312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        57868                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       207808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27523776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59413.643778864200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1492259060.716832399368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1146049.579398437869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5940730.632352778688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4115543.495466070715                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25958217.057944294065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 545095940.904417276382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3893732.558691644110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1178624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       430080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3831580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  69380705165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    202374765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    186251540                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 144233918495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33882517800                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 844610716600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4066734755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63859.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58865.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    223125.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39704.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44862805.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1654419.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1963845.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1323806.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         55727912.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38895502.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2151557606.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       634918405.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     483388245.899896                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     618041321.662323                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     523841100.000021                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4506370095.037519                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         89.246623                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27213089720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2731470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20549204280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5846                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14977453.686281                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    87091953.090375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2923    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56656837875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43779097125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1255847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1255847                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1255847                       # number of overall hits
system.cpu.icache.overall_hits::total         1255847                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13220                       # number of overall misses
system.cpu.icache.overall_misses::total         13220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    574022500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    574022500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    574022500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    574022500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1269067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1269067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1269067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1269067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010417                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010417                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.763994                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.763994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.763994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.763994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    553396250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    553396250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    553396250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    553396250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010417                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010417                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010417                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010417                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.533283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.533283                       # average overall mshr miss latency
system.cpu.icache.replacements                  13037                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1255847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1255847                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    574022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    574022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1269067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1269067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.763994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.763994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    553396250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    553396250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010417                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.533283                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.834738                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5001320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            383.625067                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.834738                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.765302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2551354                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2551354                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1172658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1172658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1172658                       # number of overall hits
system.cpu.dcache.overall_hits::total         1172658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6219                       # number of overall misses
system.cpu.dcache.overall_misses::total          6219                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    456365625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    456365625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    456365625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    456365625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1178877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1178877                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1178877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1178877                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73382.477086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73382.477086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73382.477086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73382.477086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3215                       # number of writebacks
system.cpu.dcache.writebacks::total              3215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4764                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4764                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30515                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30515                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    343124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    343124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    343124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    343124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     64665375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     64665375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004041                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72024.349286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72024.349286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72024.349286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72024.349286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.134032                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.134032                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4764                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       737208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          737208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    259123125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259123125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       740743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       740743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004772                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73302.157001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73302.157001                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2971                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2971                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    237736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237736500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     64665375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     64665375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004421                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72591.297710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72591.297710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.525076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.525076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       435450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         435450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    197242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    197242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       438134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       438134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73488.263785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73488.263785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70777.367361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70777.367361                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.731318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4720272                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4720272                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100435935000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               100437101250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               25839064                       # Number of bytes of host memory used
host_op_rate                                      535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                129411.90                       # Real time elapsed on the host
host_tick_rate                                 390185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67461295                       # Number of instructions simulated
sim_ops                                      69273809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050495                       # Number of seconds simulated
sim_ticks                                 50494618750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.456940                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  286619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               356239                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3806                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22973                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            355725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42838                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           49187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6349                       # Number of indirect misses.
system.cpu.branchPred.lookups                  619465                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  104741                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4601                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3931515                       # Number of instructions committed
system.cpu.committedOps                       4239134                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.733699                       # CPI: cycles per instruction
system.cpu.discardedOps                         61029                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2695794                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            672487                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           305116                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5926316                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.365805                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2923                       # number of quiesce instructions executed
system.cpu.numCycles                         10747580                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2923                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3028493     71.44%     71.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6931      0.16%     71.60% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.60% # Class of committed instruction
system.cpu.op_class_0::MemRead                 735420     17.35%     88.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                468289     11.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4239134                       # Class of committed instruction
system.cpu.quiesceCycles                     70043810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4821264                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         35813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1182669                       # Transaction distribution
system.membus.trans_dist::ReadResp            1199156                       # Transaction distribution
system.membus.trans_dist::WriteReq             481176                       # Transaction distribution
system.membus.trans_dist::WriteResp            481176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3215                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14587                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1491                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1491                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3274                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        39477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        39477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        11882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        49148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3266653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3266653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3381455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       846080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        23764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       506048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        65509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       599993                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    104531652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    104531652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               105977725                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1684183                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000617                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024830                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1683144     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1039      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1684183                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3904892285                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               7.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            62327124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            38374763                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11680375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60765297                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7054497299                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           66814000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1065472                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1065472                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2542159                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2542159                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        49148                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       205040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       327920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6619136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      6803456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4018                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4018                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7215262                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        65509                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3279800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5245880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    105906176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    108855296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        64204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        64204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    114722409                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        12200795625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          7802640                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          726                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.11                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10055439709                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5740879000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3893643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19468213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2920232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3893643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30175730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3893643                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2920232                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6813875                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3893643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19468213                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6813875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6813875                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36989605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        64204                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       211660                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2009                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149465                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2920232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6813875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9734107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2920232                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1271502                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4191734                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2920232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9734107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1271502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13925840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1179698                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1179691                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       453632                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       453632                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3217408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2021                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3266653                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1313720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    102957056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        64268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    104531652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1927627                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1927627    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1927627                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4170332035                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6352048000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99746240                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24219760                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1910489521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25957618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38936426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1975383565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38936426                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38995839                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77932265                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1949425947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64953456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38936426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2053315830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     27525120                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    174784512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     78381056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    158990336                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       860160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37287936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2449408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22601728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35042784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2881295544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    545109968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3461448295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1596393477                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1552265527                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3148659004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35042784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4477689021                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2097375495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6610107300                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       846080                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       850752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       846080                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       846080                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13220                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           73                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13293                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16755845                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92525                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16848370                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16755845                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16755845                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16755845                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92525                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16848370                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     75431936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        64460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         300288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75799684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       205760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1310720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     27525120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29238208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1178624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1184386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        20480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       430080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             456847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1493860888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1276572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5946931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1501143803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4074890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25957618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    545109968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3893643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            579036118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4074890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26017030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2038970856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3893643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1276572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5946931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2080179920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1607413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006384524000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2136690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             484160                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1184390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     456847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1184390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   456847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             73930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             73961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             73943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             73923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             73887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             73978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             73982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             73967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             73947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             73939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            73951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            73944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            73961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            73895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            28556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  38722700460                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5915470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69778917960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32730.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58979.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2327                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1102977                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424029                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1184387                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               456847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1037758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   41202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  69395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7148                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.273835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.811043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.914831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3559      3.15%      3.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3362      2.98%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1681      1.49%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1896      1.68%      9.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2066      1.83%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1368      1.21%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1653      1.46%     13.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2041      1.81%     15.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95318     84.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     647.504652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1435.449215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1385     75.81%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.11%     75.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.16%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     76.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.22%     76.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          166      9.09%     85.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           21      1.15%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.11%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%     86.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            6      0.33%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.11%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           74      4.05%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           77      4.21%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.27%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.27%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.16%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           66      3.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     250.059113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.440095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.380540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1330     72.80%     72.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            43      2.35%     75.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.77%     75.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.11%     76.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.11%     76.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.22%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.16%     76.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      0.44%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.38%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     77.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.11%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     77.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     77.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.05%     77.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.27%     77.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      0.71%     78.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          388     21.24%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1056-1087            1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               75718016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   82880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29238912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                75799940                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29238208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1499.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       579.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1501.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    579.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50494704500                       # Total gap between requests
system.mem_ctrls.avgGap                      30766.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     75349312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        64652                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       300032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       207808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1310720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     27523776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59412.271530419268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1492224594.724759817123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1280374.059661555570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5941860.883938251995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4115448.440731122624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25957617.513450384140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 545083351.084812402725                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3893642.627017557155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1178624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        20480                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       430080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3831580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  69380705165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    208085425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    186295790                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 144233918495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33882517800                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 844610716600                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4066734755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     63859.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58865.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    205212.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39704.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44862805.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1654419.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1963845.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1323806.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         55731860.325000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38897913.599999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2151752212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       634918405.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     483388245.899896                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     618072845.399823                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     523841100.000021                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4506602583.225019                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         89.249165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27213089720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2731470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20550370530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                5846                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14977453.686281                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    87091953.090375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2923    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         4500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2923                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56658004125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  43779097125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1256324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1256324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1256324                       # number of overall hits
system.cpu.icache.overall_hits::total         1256324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13220                       # number of overall misses
system.cpu.icache.overall_misses::total         13220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    574022500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    574022500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    574022500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    574022500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1269544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1269544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1269544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1269544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010413                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010413                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010413                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010413                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43420.763994                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43420.763994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43420.763994                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43420.763994                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    553396250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    553396250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    553396250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    553396250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010413                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010413                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010413                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010413                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.533283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.533283                       # average overall mshr miss latency
system.cpu.icache.replacements                  13037                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1256324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1256324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    574022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    574022500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1269544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1269544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43420.763994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43420.763994                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    553396250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    553396250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010413                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.533283                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.533283                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           391.834811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14069606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1047.469178                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   391.834811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.765302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.765302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2552308                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2552308                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1173451                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1173451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1173451                       # number of overall hits
system.cpu.dcache.overall_hits::total         1173451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6220                       # number of overall misses
system.cpu.dcache.overall_misses::total          6220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    456443750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    456443750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    456443750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    456443750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1179671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1179671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1179671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1179671                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005273                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005273                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005273                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005273                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73383.239550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73383.239550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73383.239550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73383.239550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3215                       # number of writebacks
system.cpu.dcache.writebacks::total              3215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1455                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1455                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1455                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        30515                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        30515                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    343200750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    343200750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    343200750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    343200750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     64665375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     64665375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72025.341028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72025.341028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72025.341028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72025.341028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2119.134032                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2119.134032                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4765                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       737650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          737650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    259201250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259201250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73303.520928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73303.520928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2971                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2971                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    237813250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    237813250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     64665375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     64665375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004420                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72592.567155                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72592.567155                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21765.525076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21765.525076                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       435801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         435801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    197242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    197242500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       438485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       438485                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73488.263785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73488.263785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        27544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        27544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105387500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70777.367361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70777.367361                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1180553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            223.716695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4723449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4723449                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100437101250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
