# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/nur/NEURAghe/neuraghe_1.9/fpga/ips/xilinx_l2_mem_8192x64_dp2/ip/xilinx_l2_mem_8192x64_dp2.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xilinx_l2_mem_8192x64_dp2 || ORIG_REF_NAME==xilinx_l2_mem_8192x64_dp2}]

# IP: /home/nur/NEURAghe/neuraghe_1.9/fpga/ips/xilinx_tcdm_bank_4096x64_asym/ip/xilinx_tcdm_bank_4096x64_asym.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xilinx_tcdm_bank_4096x64_asym || ORIG_REF_NAME==xilinx_tcdm_bank_4096x64_asym}]

# IP: /home/nur/NEURAghe/neuraghe_1.9/fpga/ips/xilinx_tcdm_bank_2048x64/ip/xilinx_tcdm_bank_2048x64.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xilinx_tcdm_bank_2048x64 || ORIG_REF_NAME==xilinx_tcdm_bank_2048x64}]

# IP: /home/nur/NEURAghe/neuraghe_1.9/fpga/ips/xilinx_tcdm_bank_8192x32/ip/xilinx_tcdm_bank_8192x32.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==xilinx_tcdm_bank_8192x32 || ORIG_REF_NAME==xilinx_tcdm_bank_8192x32}]
