// Seed: 142842631
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output reg id_2;
  inout wire id_1;
  struct packed {logic [1 'b0 : (  id_7  )] id_8;} id_9;
  wire id_10;
  always @(1) id_2 <= id_6;
  module_0 modCall_1 (
      id_1,
      id_10,
      id_10,
      id_9
  );
endmodule
