#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 31 20:41:39 2015
# Process ID: 11592
# Log file: /home/yanni/DSPDude/serial_clock_control/serial_clock_control.runs/synth_1/clockmaker.vds
# Journal file: /home/yanni/DSPDude/serial_clock_control/serial_clock_control.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source clockmaker.tcl -notrace
Command: synth_design -top clockmaker -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
ERROR: [Synth 8-3431] Verilog file was generated for simulation and is not permitted as input to synthesis [/home/yanni/DSPDude/serial_clock_control/serial_clock_control.srcs/sources_1/imports/clkgen0/clkgen0_funcsim.v:16]
Failed to read verilog '/home/yanni/DSPDude/serial_clock_control/serial_clock_control.srcs/sources_1/imports/clkgen0/clkgen0_funcsim.v'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 20:41:46 2015...
