Project Information                                d:\5201\pld_aes\aes5201.rpt

MAX+plus II Compiler Report File
Version 9.3 7/23/1999
Compiled: 02/07/2000 11:08:35

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Title: Analog & Digital Audio Generator for PT5201
Company: ProTeleVision Technologies A/S
Designer: Peter Frederiksen
Rev: A
Date: 11:05a  2-07-2000


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

aes5201   EPF6016AQC208-3  28       41       10      410         31 %

User Pins:                 28       41       10 



Project Information                                d:\5201\pld_aes\aes5201.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'AM2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information                                d:\5201\pld_aes\aes5201.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

aes5201@39                        AM2
aes5201@132                       CLK27M
aes5201@128                       CLK6144M
aes5201@28                        CLK56448M
aes5201@14                        FF_M
aes5201@13                        F8_G
aes5201@10                        LOCKED_4046
aes5201@169                       LOCKLED
aes5201@24                        WRL


Project Information                                d:\5201\pld_aes\aes5201.rpt

** FILE HIERARCHY **



|pll:56|
|avsync:89|
|aes:91|
|aes:91|par2ser:shreg|
|analog:92|
|analog:92|par2ser:shreg|
|select:103|
|ioport:104|


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

***** Logic for device 'aes5201' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                          
                       S                       F   F     F                   F F                               F F        
                       E                       L   L     L                   L L                               L L        
                 R R R L                 R R R A R A R R A R R R         R R A A R R R R R R R   R R     R R R A A        
                 E E E _                 E E E _ E _ E E _ E E E         E E _ _ E E E E E E E L E E     E E E _ _        
                 S S S A                 S S S A S A S S A S S S       ^ S S A A S S S S S S S O S S     S S S A A        
                 E E E N         V   D D E E E D E D E E D E E E ^ V   D E E D D E E E E E E E C E E V   E E E D D     D  
                 R R R A         C   A A R R R D R D R R D R R R D C   A R R D D R R R R R R R K R R C   R R R D D D D E  
                 V V V L D A D D C G T T V V V R V R V V R V V V C C G T V V R R V V V V V V V L V V C G V V V R R I I M  
                 E E E O M M M M I N A A E E E 1 E 1 E E 1 E E E L I N A E E 1 1 E E E E E E E E E E I N E E E 1 1 F F O  
                 D D D G 1 1 4 7 O D 1 0 D D D 6 D 5 D D 2 D D D K O D 0 D D 7 0 D D D D D D D D D D O D D D D 4 1 1 0 0  
               ----------------------------------------------------------------------------------------------------------_ 
              / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
             /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
   RESERVED |  1                                                                                                         156 | RESERVED 
   RESERVED |  2                                                                                                         155 | RESERVED 
   RESERVED |  3                                                                                                         154 | RESERVED 
       MCLK |  4                                                                                                         153 | RESERVED 
 VIDEO_LOCK |  5                                                                                                         152 | RESERVED 
       ^nCE |  6                                                                                                         151 | RESERVED 
        GND |  7                                                                                                         150 | ^CONF_DONE 
     VCCINT |  8                                                                                                         149 | VCCIO 
      VCCIO |  9                                                                                                         148 | VCCINT 
LOCKED_4046 | 10                                                                                                         147 | GND 
   RESERVED | 11                                                                                                         146 | RESERVED 
   RESERVED | 12                                                                                                         145 | RESERVED 
       F8_G | 13                                                                                                         144 | RESERVED 
       FF_M | 14                                                                                                         143 | RESERVED 
   RESERVED | 15                                                                                                         142 | RESERVED 
         RD | 16                                                                                                         141 | RESERVED 
  RELAYTYPE | 17                                                                                                         140 | FLA_PGM 
       AM16 | 18                                                                                                         139 | AM14 
      &AM18 | 19                                                                                                         138 | PS1 
       AM17 | 20                                                                                                         137 | POTM_CSCB 
       AM15 | 21                                                                                                         136 | POTM_SDI 
        PS0 | 22                                                                                                         135 | SEL_AES 
        AM0 | 23                                                                                                         134 | POTM_CLK 
        WRL | 24                                                                                                         133 | POTM_CSAU 
        GND | 25                                                                                                         132 | CLK27M 
     VCCINT | 26                                                                                                         131 | VCCIO 
      VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
  CLK56448M | 28                                                                                                         129 | GND 
  FLA_ADDR7 | 29                                                                                                         128 | CLK6144M 
       LRCK | 30                                                                                                         127 | FLA_ADDR5 
  FLA_ADDR6 | 31                                                                                                         126 | WCLK_BNC 
  FLA_ADDR0 | 32                                                                                                         125 | FLA_ADDR3 
  FLA_ADDR1 | 33                                                                                                         124 | FLA_ADDR4 
  FLA_ADDR2 | 34                                                                                                         123 | RESERVED 
  FLA_ADDR9 | 35                                                                                                         122 | RESERVED 
  FLA_ADDR8 | 36                                                                                                         121 | RESERVED 
      DATA2 | 37                                                                                                         120 | RESERVED 
     &DATA3 | 38                                                                                                         119 | SDATA 
        AM2 | 39                                                                                                         118 | FLA_ADDR19 
      DATA4 | 40                                                                                                         117 | FLA_CS2 
      DATA5 | 41                                                                                                         116 | FLA_ADDR13 
      DATA6 | 42                                                                                                         115 | FLA_ADDR18 
        GND | 43                                                                                                         114 | AES_XLR 
     VCCINT | 44                                                                                                         113 | AES_BNC 
      VCCIO | 45                                                                                                         112 | VCCIO 
      ^MSEL | 46                                                                                                         111 | VCCINT 
     &DATA7 | 47                                                                                                         110 | GND 
   RESERVED | 48                                                                                                         109 | RESERVED 
   RESERVED | 49                                                                                                         108 | RESERVED 
   RESERVED | 50                                                                                                         107 | &FLA_CS1 
   RESERVED | 51                                                                                                         106 | FREQ 
   RESERVED | 52                                                                                                         105 | RESERVED 
            |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
             \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
              \----------------------------------------------------------------------------------------------------------- 
                 R R R R D D D D D G V D D R R R R R R R R F R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                 E E E E M M M M M N C M M E E E E E E E E R E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                 S S S S 0 2 3 5 6 D C 8 9 S S S S S S S S E S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                 E E E E             I     E E E E E E E E Q E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                 R R R R             O     R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                 V V V V                   V V V V V V V V E V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                 E E E E                   E E E E E E E E F E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                 D D D D                   D D D D D D D D   D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                          
                                                                                                                          
                                                                                                                          


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    4/22( 18%)      1/4
A2       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      1/4
A3       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      1/4
A4       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      1/4
A5       7/10( 70%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
A6       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
A7       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    8/22( 36%)      1/4
A8       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      1/4
A9      10/10(100%)   3/10( 30%)   0/10(  0%)    1/2    1/2      0/1     0/1      5/22( 22%)    3/22( 13%)      2/4
A10      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A11      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      1/4
A13      6/10( 60%)   3/10( 30%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    3/22( 13%)      0/4
A14      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
A15      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A16      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A17     10/10(100%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      7/22( 31%)    5/22( 22%)      0/4
A20      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A21      8/10( 80%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)    5/22( 22%)      0/4
A22      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B1       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B2       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B3       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
B4       4/10( 40%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
B5       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    2/2      0/1     0/1      6/22( 27%)    2/22(  9%)      2/4
B7       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      5/22( 22%)    1/22(  4%)      1/4
B8       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B9       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    2/22(  9%)      1/4
B10      6/10( 60%)   0/10(  0%)   0/10(  0%)    2/2    1/2      0/1     0/1      3/22( 13%)    2/22(  9%)      2/4
B11      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      1/22(  4%)    1/22(  4%)      1/4
B12      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
B13      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    2/22(  9%)      1/4
B14      4/10( 40%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      0/4
B15      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      1/4
B16      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      3/22( 13%)    3/22( 13%)      1/4
B17      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    1/22(  4%)      1/4
B18     10/10(100%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      8/22( 36%)    9/22( 40%)      0/4
B20     10/10(100%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      9/22( 40%)    8/22( 36%)      0/4
B21      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
B22      9/10( 90%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      9/22( 40%)    7/22( 31%)      0/4
C1       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C2       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
C3       3/10( 30%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
C4       2/10( 20%)   2/10( 20%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C5       2/10( 20%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C6       2/10( 20%)   2/10( 20%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      0/4
C7       5/10( 50%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
C8      10/10(100%)   5/10( 50%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      0/4
C9       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
C10      4/10( 40%)   2/10( 20%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      0/4
C11      1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
C12      9/10( 90%)   7/10( 70%)   0/10(  0%)    0/2    0/2      0/1     0/1      5/22( 22%)    4/22( 18%)      0/4
C13      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C14      9/10( 90%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    5/22( 22%)      0/4
C15      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
C16      9/10( 90%)   4/10( 40%)   0/10(  0%)    1/2    0/2      0/1     0/1      8/22( 36%)    5/22( 22%)      0/4
C18      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C19      4/10( 40%)   3/10( 30%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
C20      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C21      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
C22      1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
D1       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D2      10/10(100%)   2/10( 20%)   0/10(  0%)    1/2    1/2      0/1     0/1      2/22(  9%)    3/22( 13%)      2/4
D3       1/10( 10%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
D4       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      4/22( 18%)    6/22( 27%)      2/4
D6       9/10( 90%)   3/10( 30%)   0/10(  0%)    1/2    1/2      0/1     0/1      7/22( 31%)    9/22( 40%)      2/4
D8       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D9       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D10      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    1/2      0/1     0/1      4/22( 18%)    5/22( 22%)      2/4
D11      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
D13      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
D15      7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
D17     10/10(100%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    6/22( 27%)      1/4
D18      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      1/4
D20      6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
D21      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
D22      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
E1       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      7/22( 31%)    6/22( 27%)      1/4
E4       8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
E5       6/10( 60%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
E6       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
E7       1/10( 10%)   1/10( 10%)   0/10(  0%)    0/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
E8       7/10( 70%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
E9       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
E10      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    0/22(  0%)      0/4
E11      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      9/22( 40%)    3/22( 13%)      1/4
E15      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    5/22( 22%)      1/4
E18      8/10( 80%)   1/10( 10%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    6/22( 27%)      1/4
E20      3/10( 30%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      4/22( 18%)    4/22( 18%)      0/4
E22     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    3/22( 13%)      1/4
F1       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    4/22( 18%)      0/4
F5       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
F7       9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
F11     10/10(100%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    5/22( 22%)      0/4
F14      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    0/22(  0%)      0/4
F16      9/10( 90%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      0/4
F18      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
F21      8/10( 80%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
F22      4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            75/167    ( 44%)
Total logic cells used:                        410/1320   ( 31%)
Average fan-in:                                 3.40/4    ( 85%)
Total fan-in:                                1396/5280    ( 26%)

Total input pins required:                      28
Total output pins required:                     41
Total bidirectional pins required:              10
Total reserved pins required                     0
Total logic cells required:                    410
Total flipflops required:                      168
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                        98/1320   (  7%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      4   1   1   1   7   1   8   1  10   1   8   0   6   1   1   1  10   0   0   1   8   1     72
 B:      1   1   1   4   7   0   4   1   1   6   1   1   1   4   1   4   1  10   0  10   1   9     69
 C:      1   1   3   2   2   2   5  10   1   4   1   9   1   9   1   9   0   1   4   1   1   1     69
 D:      1  10   1   7   0   9   0   1   1   8   1   0   1   0   7   0  10   1   0   6   1   1     66
 E:      9   0   0   8   6   1   1   7   1   1   8   0   0   0   9   0   0   8   0   3   0  10     72
 F:      9   0   0   0   1   0   9   0   0   0  10   0   0   8   0   9   0   4   0   0   8   4     62

Total:  25  13   6  22  23  13  27  20  14  20  29  10   9  22  19  23  21  24   4  21  19  26    410



Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  23      -    C    --      INPUT               0    0    0    2  AM0
 203      -    -    02      INPUT               0    0    0   35  AM1
  39      -    E    --      INPUT               0    0    0    0  AM2
 139      -    C    --      INPUT               0    0    0    2  AM14
  21      -    C    --      INPUT               0    0    0    2  AM15
  18      -    C    --      INPUT               0    0    0    1  AM16
  20      -    C    --      INPUT               0    0    0    1  AM17
  19      -    C    --      INPUT               0    0    0    1  AM18
 132      -    -    --      INPUT  G            0    0    0    0  CLK27M
 128      -    -    --      INPUT  G            0    0    0    2  CLK6144M
  28      -    -    --      INPUT  G            0    0    0    1  CLK56448M
 197      -    -    04      INPUT               0    0    0    2  DATA0
 198      -    -    04      INPUT               0    0    0    2  DATA1
  37      -    E    --      INPUT               0    0    0    2  DATA2
  38      -    E    --      INPUT               0    0    0    2  DATA3
  40      -    E    --      INPUT               0    0    0    2  DATA4
  41      -    E    --      INPUT               0    0    0    2  DATA5
  42      -    E    --      INPUT               0    0    0    2  DATA6
  47      -    E    --      INPUT               0    0    0    2  DATA7
  57      -    -    01      BIDIR               0    1    0    4  DM0
 204      -    -    01      BIDIR               0    1    0    4  DM1
  58      -    -    02      BIDIR               0    1    0    4  DM2
  59      -    -    02      BIDIR               0    1    0    4  DM3
 202      -    -    02      BIDIR               0    1    0    4  DM4
  60      -    -    03      BIDIR               0    1    0    3  DM5
  61      -    -    03      BIDIR               0    1    0    3  DM6
 201      -    -    03      BIDIR               0    1    0    2  DM7
  64      -    -    04      BIDIR               0    1    0    2  DM8
  65      -    -    05      BIDIR               0    1    0    1  DM9
  14      -    B    --      INPUT               0    0    0    3  FF_M
 140      -    C    --      INPUT               0    0    0    1  FLA_PGM
  13      -    B    --      INPUT               0    0    0    1  F8_G
  10      -    B    --      INPUT               0    0    0    2  LOCKED_4046
  22      -    C    --      INPUT               0    0    0    2  PS0
 138      -    C    --      INPUT               0    0    0    2  PS1
  16      -    C    --      INPUT               0    0    0    4  RD
  17      -    C    --      INPUT               0    0    0    1  RELAYTYPE
  24      -    -    --      INPUT  G            0    0    0    0  WRL


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 113      -    E    --     OUTPUT               0    1    0    0  AES_BNC
 114      -    E    --     OUTPUT               0    1    0    0  AES_XLR
 157      -    A    --     OUTPUT               0    0    0    0  DEMO0
 158      -    A    --     OUTPUT               0    0    0    0  DIF0
 159      -    A    --     OUTPUT               0    0    0    0  DIF1
  57      -    -    01        TRI               0    1    0    4  DM0
 204      -    -    01        TRI               0    1    0    4  DM1
  58      -    -    02        TRI               0    1    0    4  DM2
  59      -    -    02        TRI               0    1    0    4  DM3
 202      -    -    02        TRI               0    1    0    4  DM4
  60      -    -    03        TRI               0    1    0    3  DM5
  61      -    -    03        TRI               0    1    0    3  DM6
 201      -    -    03        TRI               0    1    0    2  DM7
  64      -    -    04        TRI               0    1    0    2  DM8
  65      -    -    05        TRI               0    1    0    1  DM9
  32      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR0
  33      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR1
  34      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR2
 125      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR3
 124      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR4
 127      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR5
  31      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR6
  29      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR7
  36      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR8
  35      -    D    --     OUTPUT               0    1    0    0  FLA_ADDR9
 177      -    -    14     OUTPUT           $   0    1    0    0  FLA_ADDR10
 160      -    A    --     OUTPUT           $   0    1    0    0  FLA_ADDR11
 188      -    -    09     OUTPUT           $   0    1    0    0  FLA_ADDR12
 116      -    E    --     OUTPUT               0    1    0    0  FLA_ADDR13
 161      -    -    22     OUTPUT           $   0    1    0    0  FLA_ADDR14
 191      -    -    07     OUTPUT           $   0    1    0    0  FLA_ADDR15
 193      -    -    06     OUTPUT           $   0    1    0    0  FLA_ADDR16
 178      -    -    13     OUTPUT           $   0    1    0    0  FLA_ADDR17
 115      -    E    --     OUTPUT               0    1    0    0  FLA_ADDR18
 118      -    E    --     OUTPUT               0    1    0    0  FLA_ADDR19
 107      -    F    --     OUTPUT               0    1    0    0  FLA_CS1
 117      -    E    --     OUTPUT               0    1    0    0  FLA_CS2
 106      -    F    --     OUTPUT           $   0    1    0    0  FREQ
  74      -    -    10     OUTPUT           $   0    1    0    0  FREQREF
 169      -    -    18     OUTPUT               0    1    0    0  LOCKLED
  30      -    D    --     OUTPUT               0    1    0    0  LRCK
   4      -    B    --     OUTPUT               0    1    0    0  MCLK
 134      -    C    --     OUTPUT               0    1    0    0  POTM_CLK
 133      -    C    --     OUTPUT               0    1    0    0  POTM_CSAU
 137      -    C    --     OUTPUT               0    1    0    0  POTM_CSCB
 136      -    C    --     OUTPUT               0    1    0    0  POTM_SDI
 119      -    E    --     OUTPUT               0    1    0    0  SDATA
 135      -    C    --     OUTPUT               0    1    0    0  SEL_AES
 205      -    A    --     OUTPUT               0    1    0    0  SEL_ANALOG
   5      -    B    --     OUTPUT               0    1    0    0  VIDEO_LOCK
 126      -    D    --     OUTPUT               0    1    0    0  WCLK_BNC


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1    D    02        DFF              0    3    0    5  |aes:91|aes_count0
   -      9    D    02        DFF              0    5    0    4  |aes:91|aes_count1
   -      8    D    02        DFF              0    5    0    6  |aes:91|aes_count2
   -      2    D    02        DFF              0    6    0    5  |aes:91|aes_count3
   -      6    D    02        DFF              0    5    0    4  |aes:91|aes_count4
   -      7    D    04        DFF              0    5    0    6  |aes:91|aes_count5
   -      2    D    04        DFF              0    6    1    5  |aes:91|aes_count6
   -      6    D    04        DFF              0    5    0    4  |aes:91|aes_count7
   -      8    D    10        DFF              0    5    0    6  |aes:91|aes_count8
   -      5    D    10        DFF              0    6    0    5  |aes:91|aes_count9
   -      7    D    10        DFF              0    5    0    4  |aes:91|aes_count10
   -      8    D    06        DFF              0    5    0    5  |aes:91|aes_count11
   -      6    D    06        DFF              0    6    0    4  |aes:91|aes_count12
   -      7    A    09        DFF              0    5    0    8  |aes:91|aes_count13
   -      6    A    09        DFF              0    6    0    7  |aes:91|aes_count14
   -      8    A    09        DFF              0    6    0    5  |aes:91|aes_count15
   -     10    A    09        DFF              0    5    0    5  |aes:91|aes_count16
   -      3    A    09        DFF              0    6    0    4  |aes:91|aes_count17
   -      2    A    09        OR2        !     0    3    0   17  |aes:91|AES_RESET
   -      7    A    21        OR2    s         0    4    0    1  |aes:91|AES_RESET~1
   -      4    A    21        OR2    s         0    4    0    1  |aes:91|AES_RESET~2
   -      6    A    10        OR2              2    1    0   36  |aes:91|clk
   -      8    A    08        DFF              0    3    0    5  |aes:91|gl_count0
   -     10    A    03        DFF              0    5    0    6  |aes:91|gl_count1
   -      3    A    04        DFF              0    5    0    8  |aes:91|gl_count2
   -      9    A    01        DFF              0    5    0    6  |aes:91|gl_count3
   -      5    A    01        DFF              0    5    0    6  |aes:91|gl_count4
   -      9    A    07        DFF              0    5    0    4  |aes:91|gl_count5
   -      8    A    02        DFF              0    5    0    9  |aes:91|gl_count6
   -      8    A    11        DFF              0    5    0    5  |aes:91|gl_count7
   -      5    A    11        DFF              0    5    0    4  |aes:91|gl_count8
   -      6    A    11        DFF              0    5    0    4  |aes:91|gl_count9
   -      6    A    05        OR2        !     0    4    0    9  |aes:91|GL_RESET
   -      4    A    11        OR2    s         0    4    0    1  |aes:91|GL_RESET~1
   -      7    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~2
   -      1    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~3
   -      8    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~4
   -      2    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~5
   -      9    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~6
   -      3    A    05        OR2    s         0    4    0    1  |aes:91|GL_RESET~7
   -     10    D    06        DFF              1    2    0    1  |aes:91|par2ser:shreg|sreg0
   -      9    D    06        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg1
   -      8    E    11        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg2
   -      5    E    11        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg3
   -      7    E    11        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg4
   -      4    E    11        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg5
   -      6    E    11        DFF              1    3    0    1  |aes:91|par2ser:shreg|sreg6
   -      1    E    11        DFF              1    3    0    2  |aes:91|par2ser:shreg|sreg7
   -      3    E    11        OR2    s         0    4    1    0  |aes:91|par2ser:shreg|~76~1
   -      2    E    11        OR2              0    4    1    0  |aes:91|par2ser:shreg|:76
   -      1    A    21       AND2    s   !     0    2    0    2  |aes:91|~167~1
   -      8    A    21        OR2    s         0    4    0    1  |aes:91|~167~2
   -      5    A    21        OR2    s         0    3    0    1  |aes:91|~203~1
   -      5    D    02        OR2        !     0    2    0    4  |aes:91|:249
   -     10    D    02       AND2              0    3    0    1  |aes:91|:257
   -      7    D    02        OR2        !     0    4    0    4  |aes:91|:261
   -      9    D    04       AND2              0    3    0    1  |aes:91|:269
   -      4    D    04        OR2        !     0    4    0    4  |aes:91|:273
   -      4    D    10       AND2              0    3    0    1  |aes:91|:281
   -      6    D    10        OR2        !     0    4    0    3  |aes:91|:285
   -      4    D    06        OR2        !     0    3    0    5  |aes:91|:293
   -      1    A    09       AND2              0    2    0    1  |aes:91|:297
   -      5    A    09       AND2              0    4    0    2  |aes:91|:305
   -      3    D    02       AND2        !     0    3    0    9  |aes:91|:351
   -      3    D    04        OR2    s         0    4    0    2  |aes:91|~370~1
   -      4    D    02        OR2        !     0    4    0    2  |aes:91|:370
   -      9    A    09        OR2    s         0    3    0    1  |aes:91|~430~1
   -     10    D    10       AND2    s         0    4    0    1  |aes:91|~430~2
   -      2    D    06       AND2    s         0    4    0    1  |aes:91|~430~3
   -      3    D    06       AND2              0    4    0   10  |aes:91|:430
   -      2    A    11       AND2    s   !     0    4    0    2  |aes:91|~520~1
   -      5    A    07       AND2    s   !     0    3    0    1  |aes:91|~520~2
   -      8    A    07        OR2    s   !     0    4    0    1  |aes:91|~520~3
   -      4    A    07        OR2    s   !     0    4    0    2  |aes:91|~520~4
   -      4    A    06       AND2              0    2    0    4  |aes:91|:569
   -      3    A    01       AND2              0    2    0    1  |aes:91|:573
   -      2    A    01       AND2              0    3    0    1  |aes:91|:577
   -      6    A    07       AND2              0    4    0    3  |aes:91|:581
   -      3    A    07       AND2              0    2    0    4  |aes:91|:585
   -      7    A    11       AND2              0    2    0    1  |aes:91|:589
   -      1    A    11       AND2              0    3    0    1  |aes:91|:593
   -      3    A    11       AND2              0    4    0    1  |aes:91|:597
   -      7    D    15        DFF              0    2    0    4  |analog:92|an_count0
   -      4    D    15        DFF              0    4    0    3  |analog:92|an_count1
   -      6    D    15        DFF              0    4    0    4  |analog:92|an_count2
   -      2    D    15        DFF              0    5    0    4  |analog:92|an_count3
   -      9    D    13        DFF              0    4    0    6  |analog:92|an_count4
   -      6    D    18        DFF              0    5    1    5  |analog:92|an_count5
   -      7    D    17        DFF              0    5    0    4  |analog:92|an_count6
   -      3    D    17        DFF              0    4    0    4  |analog:92|an_count7
   -     10    D    22        DFF              0    4    0    6  |analog:92|an_count8
   -      6    D    21        DFF              0    5    0    5  |analog:92|an_count9
   -      6    D    20        DFF              0    4    0    4  |analog:92|an_count10
   -      2    D    20        DFF              0    4    0    5  |analog:92|an_count11
   -      7    D    20        DFF              0    5    0    4  |analog:92|an_count12
   -      1    E    22        DFF              0    3    0    6  |analog:92|angl_count0
   -      7    E    22        DFF              0    5    0    6  |analog:92|angl_count1
   -      9    E    22        DFF              0    5    0    5  |analog:92|angl_count2
   -      3    E    22        DFF              0    5    0    4  |analog:92|angl_count3
   -      7    E    18        DFF              0    5    0    4  |analog:92|angl_count4
   -      3    E    18        DFF              0    5    0    4  |analog:92|angl_count5
   -      6    E    18        DFF              0    5    0    4  |analog:92|angl_count6
   -      7    E    15        DFF              0    5    0    6  |analog:92|angl_count7
   -      3    E    15        DFF              0    5    0    5  |analog:92|angl_count8
   -      6    E    15        DFF              0    5    0    4  |analog:92|angl_count9
   -      4    E    15        DFF              0    5    0    3  |analog:92|angl_count10
   -      6    E    22        OR2        !     0    4    0   10  |analog:92|ANGL_RESET
   -      2    E    18        OR2    s         0    3    0    1  |analog:92|ANGL_RESET~1
   -      2    E    15        OR2    s         0    4    0    1  |analog:92|ANGL_RESET~2
   -      2    E    22        OR2    s         0    4    0    1  |analog:92|ANGL_RESET~3
   -      2    E    01        DFF              1    2    0    1  |analog:92|par2ser:shreg|sreg0
   -      1    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg1
   -      3    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg2
   -      9    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg3
   -      8    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg4
   -      7    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg5
   -      6    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg6
   -      5    E    01        DFF              1    3    0    1  |analog:92|par2ser:shreg|sreg7
   -      4    E    01       AND2              0    2    1    0  |analog:92|par2ser:shreg|:76
   -      6    D    03        DFF   +          0    1    0   33  |analog:92|Q1
   -      1    D    20        OR2              0    3    0   12  |analog:92|:115
   -      8    D    15        OR2        !     0    2    0    3  |analog:92|:122
   -      3    D    15        OR2        !     0    3    0    4  |analog:92|:130
   -     10    D    17       AND2              0    2    0    1  |analog:92|:134
   -      9    D    17        OR2        !     0    4    0    2  |analog:92|:142
   -      6    D    17        OR2        !     0    2    0    4  |analog:92|:146
   -      3    D    20       AND2              0    3    0    1  |analog:92|:154
   -      8    D    20        OR2        !     0    4    0    3  |analog:92|:158
   -      1    D    15        OR2              0    3    0    9  |analog:92|:182
   -      1    D    17        OR2    s   !     0    3    0    1  |analog:92|~196~1
   -      5    D    17        OR2    s   !     0    4    0    1  |analog:92|~196~2
   -      8    D    17        OR2    s   !     0    3    0    1  |analog:92|~196~3
   -      2    D    17        OR2              0    4    0   11  |analog:92|:196
   -      5    E    22        OR2    s   !     0    4    0    1  |analog:92|~221~1
   -      5    E    15       AND2    s   !     0    4    0    1  |analog:92|~233~1
   -      4    E    18        OR2              0    4    0    2  |analog:92|:233
   -      4    E    22       AND2              0    2    0    1  |analog:92|:281
   -      8    E    22       AND2              0    3    0    1  |analog:92|:285
   -     10    E    22       AND2              0    4    0    2  |analog:92|:289
   -      1    E    18       AND2              0    2    0    2  |analog:92|:293
   -      8    E    18       AND2              0    2    0    2  |analog:92|:297
   -      9    E    18       AND2              0    2    0    4  |analog:92|:301
   -     10    E    15       AND2              0    2    0    1  |analog:92|:305
   -      9    E    15       AND2              0    3    0    1  |analog:92|:309
   -      8    E    15       AND2              0    4    0    1  |analog:92|:313
   -      6    B    05        DFF   +          0    4    1    2  |avsync:89|audlockff
   -      1    B    18        OR2              0    4    0    2  |avsync:89|CHECK
   -      8    B    10        DFF              1    3    0    4  |avsync:89|m_count0
   -      1    B    10        DFF              1    2    0    4  |avsync:89|m_count1
   -      7    B    10        DFF              1    3    0    3  |avsync:89|m_count2
   -      6    B    17        DFF   +          0    4    0    7  |avsync:89|p_count0
   -      7    B    15        DFF   +          0    4    0    6  |avsync:89|p_count1
   -      6    B    13        DFF   +          0    5    0    5  |avsync:89|p_count2
   -      7    B    11        DFF   +          0    4    0    7  |avsync:89|p_count3
   -      6    B    09        DFF   +          0    5    0    6  |avsync:89|p_count4
   -      2    B    07        DFF   +          0    5    0    5  |avsync:89|p_count5
   -      6    B    16        DFF   +          0    4    0    6  |avsync:89|p_count6
   -      2    B    16        DFF   +          0    5    0    5  |avsync:89|p_count7
   -     10    B    07        DFF   +          0    4    0    7  |avsync:89|p_count8
   -      7    B    07        DFF   +          0    4    0    7  |avsync:89|p_count9
   -      3    B    10        DFF   +          0    4    0    2  |avsync:89|phff
   -      4    B    05        DFF   +          0    4    0    3  |avsync:89|q1ff
   -      9    B    05        DFF   +          0    3    0    2  |avsync:89|q2ff
   -      8    B    05        DFF   +          0    1    0    1  |avsync:89|q3ff
   -      3    B    05        DFF   +          0    2    0    1  |avsync:89|q4ff
   -      2    B    10        DFF   +          1    2    0   10  |avsync:89|resff
   -      2    B    01        OR2        !     0    2    0    7  |avsync:89|:71
   -      4    B    21       AND2              0    3    0    4  |avsync:89|:92
   -      3    B    07       AND2              0    2    0    1  |avsync:89|:96
   -      7    B    16       AND2              0    4    0    3  |avsync:89|:104
   -      3    B    16       AND2              0    3    0    2  |avsync:89|:112
   -      6    B    10       AND2        !     0    3    0    2  |avsync:89|:126
   -      2    B    05        OR2        !     0    4    0   18  |avsync:89|:160
   -      9    B    22        OR2              0    4    0    1  |avsync:89|:174
   -      2    B    12        OR2              0    4    0    4  |avsync:89|:176
   -      2    B    22        OR2              0    4    0    1  |avsync:89|:186
   -      9    B    18       AND2              0    4    0    3  |avsync:89|:188
   -      8    B    18        OR2              0    4    0    1  |avsync:89|:198
   -      8    B    22        OR2    s         0    4    0    1  |avsync:89|~260~1
   -      1    B    22        OR2    s         0    4    0    1  |avsync:89|~260~2
   -      7    B    22        OR2    s         0    4    0    1  |avsync:89|~260~3
   -      6    B    22        OR2    s         0    4    0    1  |avsync:89|~260~4
   -      3    B    22        OR2    s         0    4    0    1  |avsync:89|~260~5
   -      3    B    18        OR2    s         0    4    0    1  |avsync:89|~260~6
   -      7    B    18        OR2    s         0    4    0    1  |avsync:89|~260~7
   -      2    B    18        OR2    s         0    4    0    1  |avsync:89|~260~8
   -      6    B    18        OR2    s         0    4    0    1  |avsync:89|~260~9
   -      1    B    20        OR2              0    4    0    1  |avsync:89|:276
   -      1    B    14        OR2              0    4    0    4  |avsync:89|:278
   -      6    B    20        OR2              0    4    0    1  |avsync:89|:288
   -      7    B    20       AND2              0    4    0    2  |avsync:89|:290
   -      5    B    20        OR2    s         0    4    0    1  |avsync:89|~359~1
   -     10    B    20        OR2    s         0    4    0    1  |avsync:89|~359~2
   -      4    B    20        OR2    s         0    4    0    1  |avsync:89|~359~3
   -      9    B    20        OR2    s         0    4    0    1  |avsync:89|~359~4
   -      3    B    20        OR2    s         0    4    0    1  |avsync:89|~359~5
   -      8    B    20        OR2    s         0    4    0    1  |avsync:89|~359~6
   -      2    B    20        OR2    s         0    4    0    1  |avsync:89|~359~7
   -      5    B    22        OR2    s         0    4    0    1  |avsync:89|~359~8
   -      4    B    22        OR2    s         0    4    0    1  |avsync:89|~359~9
   -      5    B    18        OR2    s         0    4    0    1  |avsync:89|~419~1
   -     10    B    18        OR2    s         0    4    0    1  |avsync:89|~419~2
   -      4    B    18        OR2    s         0    4    0    2  |avsync:89|~419~3
   -      6    B    14        OR2    s         0    4    0    1  |avsync:89|~419~4
   -      3    B    14        OR2    s         0    4    0    1  |avsync:89|~419~5
   -      2    B    14        OR2    s         0    4    0    2  |avsync:89|~419~6
   -      7    C    14        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT0
   -      6    C    18        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT1
   -      8    C    16        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT2
   -      1    C    08        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT3
   -      2    C    19        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT4
   -      7    C    07        DFF   +          1    3    1    2  |ioport:104|AUDIO_CONTROL_PORT5
   -     10    C    08        DFF   +          1    3    0    6  |ioport:104|AUDIO_CONTROL_PORT6
   -      1    C    14        DFF   +          1    3    0    6  |ioport:104|AUDIO_LEVEL_PORT0
   -      6    C    19        DFF   +          1    3    0    6  |ioport:104|AUDIO_LEVEL_PORT1
   -      2    C    16        DFF   +          1    3    0    6  |ioport:104|AUDIO_LEVEL_PORT2
   -      7    C    08        DFF   +          1    3    0    3  |ioport:104|AUDIO_LEVEL_PORT3
   -      1    C    19        DFF   +          1    3    0    3  |ioport:104|AUDIO_LEVEL_PORT4
   -      9    C    21        DFF   +          1    3    0   13  |ioport:104|AUDIO_SELECT_PORT0
   -      7    C    19        DFF   +          1    3    0   12  |ioport:104|AUDIO_SELECT_PORT1
   -      8    C    22        DFF   +          1    3    0   14  |ioport:104|AUDIO_SELECT_PORT2
   -      1    C    01        DFF   +          1    3    0   13  |ioport:104|AUDIO_SELECT_PORT3
   -     10    C    13        DFF   +          1    3    0    3  |ioport:104|AUDIO_SELECT_PORT4
   -      3    C    07        DFF   +          1    3    0    2  |ioport:104|AUDIO_SELECT_PORT5
   -      5    C    08        DFF   +          1    3    0    2  |ioport:104|AUDIO_SELECT_PORT6
   -      2    C    10        DFF   +          1    3    0    2  |ioport:104|AUDIO_SELECT_PORT7
   -      8    B    04        DFF   +          1    3    0    3  |ioport:104|AUDIO_SELECT_PORT8
   -      1    C    03       AND2    s   !     4    0    0    2  |ioport:104|CS_AUDIO_LEVEL~1
   -      6    C    03       AND2    s   !     3    1    0   14  |ioport:104|CS_AUDIO_LEVEL~2
   -      2    C    03       AND2    s   !     3    1    0   21  |ioport:104|CS_AUDIO_SELECT~1
   -      4    C    14        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF0~1~3~2
   -      9    C    14        OR2    s         0    3    0    1  |ioport:104|TIMING_BUF0~1~3~3
   -      5    C    14        OR2              0    3    1    0  |ioport:104|TIMING_BUF0~1~3
   -      1    C    16        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF1~1~3~2
   -      7    C    16        OR2    s         0    3    0    1  |ioport:104|TIMING_BUF1~1~3~3
   -      3    C    16        OR2              0    3    1    0  |ioport:104|TIMING_BUF1~1~3
   -      4    C    16        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF2~1~3~2
   -      9    C    16        OR2    s         0    3    0    1  |ioport:104|TIMING_BUF2~1~3~3
   -      5    C    16        OR2              0    3    1    0  |ioport:104|TIMING_BUF2~1~3
   -      8    C    08        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF3~1~3~2
   -      9    C    08        OR2    s         0    3    0    1  |ioport:104|TIMING_BUF3~1~3~3
   -      4    C    08        OR2              0    3    1    0  |ioport:104|TIMING_BUF3~1~3
   -      2    C    06        OR2              0    4    0    0  |ioport:104|TIMING_BUF4~1~2
   -      3    C    14        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF4~1~3~2
   -      8    C    14        OR2    s         0    3    0    1  |ioport:104|TIMING_BUF4~1~3~3
   -      2    C    14        OR2              0    3    1    0  |ioport:104|TIMING_BUF4~1~3
   -      1    C    07        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF5~1~3~2
   -      2    C    07        OR2              0    3    1    0  |ioport:104|TIMING_BUF5~1~3
   -      2    C    08        OR2    s         0    4    0    1  |ioport:104|TIMING_BUF6~1~3~2
   -      3    C    08        OR2              0    3    1    0  |ioport:104|TIMING_BUF6~1~3
   -      7    C    10        OR2    s         1    3    0    1  |ioport:104|TIMING_BUF7~1~3~2
   -      1    C    10        OR2              0    3    1    0  |ioport:104|TIMING_BUF7~1~3
   -      2    C    09        OR2              0    3    0    0  |ioport:104|TIMING_BUF8~1~2
   -      2    B    04        OR2    s         1    3    0    1  |ioport:104|TIMING_BUF8~1~3~2
   -      3    B    04        OR2              0    3    1    0  |ioport:104|TIMING_BUF8~1~3
   -      1    C    04        OR2              0    2    0    0  |ioport:104|TIMING_BUF9~1~2
   -      2    B    08        OR2              0    4    1    0  |ioport:104|TIMING_BUF9~1~3
   -      6    C    14        DFF   +          1    3    0    8  |ioport:104|TIMING_PORT0
   -      3    C    15        DFF   +          1    3    0   11  |ioport:104|TIMING_PORT1
   -      6    C    16        DFF   +          1    3    0   10  |ioport:104|TIMING_PORT2
   -      7    C    05        DFF   +          1    3    0    8  |ioport:104|TIMING_PORT3
   -      6    C    20        DFF   +          1    3    0    9  |ioport:104|TIMING_PORT4
   -      6    C    07        DFF   +          1    3    0   10  |ioport:104|TIMING_PORT5
   -      6    C    08        DFF   +          1    3    0    8  |ioport:104|TIMING_PORT6
   -      6    C    10        DFF   +          1    3    0    8  |ioport:104|TIMING_PORT7
   -      7    B    03        DFF   +          1    3    0    7  |ioport:104|TIMING_PORT8
   -      6    B    02        DFF   +          1    3    0    5  |ioport:104|TIMING_PORT9
   -      1    C    06       AND2        !     2    1    0   13  |ioport:104|:217
   -     10    C    11       AND2        !     2    1    0   11  |ioport:104|:229
   -      2    C    02       AND2        !     2    1    0    6  |ioport:104|:240
   -      7    C    04       AND2        !     2    1    0   13  |ioport:104|:247
   -      1    B    04      LCELL    s         1    0    1    0  LOCKLED~1
   -      1    C    05      LCELL    s         1    0    1    0  MCLK~1
   -      4    E    08        OR2              0    2    0    1  |pll:56|CLK12KREF
   -      6    E    09        DFF   +          0    1    0    4  |pll:56|count_A0
   -      8    E    05        DFF   +          0    3    0    3  |pll:56|count_A1
   -      1    E    05        DFF   +          0    3    0    4  |pll:56|count_A2
   -      9    E    05        DFF   +          0    4    0    3  |pll:56|count_A3
   -      6    E    06        DFF   +          0    3    0    4  |pll:56|count_A4
   -      7    E    04        DFF   +          0    4    0    3  |pll:56|count_A5
   -      5    E    04        DFF   +          0    3    0    5  |pll:56|count_A6
   -      8    E    04        DFF   +          0    4    0    4  |pll:56|count_A7
   -      1    E    04        DFF   +          0    4    0    3  |pll:56|count_A8
   -      8    E    08        DFF   +          0    3    0    4  |pll:56|count_A9
   -      3    E    08        DFF   +          0    4    0    4  |pll:56|count_A10
   -      7    E    08        DFF   +          0    4    0    3  |pll:56|count_A11
   -      9    F    14        DFF   +          0    1    0    4  |pll:56|count_B0
   -      2    F    14        DFF   +          0    2    0    3  |pll:56|count_B1
   -      7    F    14        DFF   +          0    3    0    2  |pll:56|count_B2
   -      3    F    14        DFF   +          0    2    0    4  |pll:56|count_B3
   -      8    F    14        DFF   +          0    3    0    3  |pll:56|count_B4
   -      4    F    14        DFF   +          0    4    0    2  |pll:56|count_B5
   -      7    F    22        DFF   +          0    2    0    3  |pll:56|count_B6
   -      1    F    22        DFF   +          0    3    0    2  |pll:56|count_B7
   -      8    F    22        DFF   +          0    4    0    2  |pll:56|count_B8
   -      6    F    05        DFF   +          0    2    0    4  |pll:56|count_C0
   -      8    F    07        DFF   +          0    3    0    3  |pll:56|count_C1
   -      4    F    07        DFF   +          0    3    0    4  |pll:56|count_C2
   -      9    F    07        DFF   +          0    4    0    3  |pll:56|count_C3
   -      5    F    07        DFF   +          0    3    0    4  |pll:56|count_C4
   -      6    F    07        DFF   +          0    4    0    3  |pll:56|count_C5
   -      4    F    11        DFF   +          0    3    0    5  |pll:56|count_C6
   -     10    F    11        DFF   +          0    4    0    4  |pll:56|count_C7
   -      9    F    11        DFF   +          0    3    0    3  |pll:56|count_C8
   -      5    F    01        DFF   +          0    3    0    5  |pll:56|count_C9
   -     10    F    01        DFF   +          0    4    0    4  |pll:56|count_C10
   -      8    F    01        DFF   +          0    4    0    3  |pll:56|count_C11
   -      7    F    01        DFF   +          0    3    0    4  |pll:56|count_C12
   -      6    F    01        DFF   +          0    4    0    4  |pll:56|count_C13
   -      5    F    11        DFF   +          0    4    0    3  |pll:56|count_C14
   -      7    F    18        DFF   +          0    1    0    4  |pll:56|count_D0
   -      2    F    18        DFF   +          0    3    0    3  |pll:56|count_D1
   -      6    F    18        DFF   +          0    4    0    2  |pll:56|count_D2
   -     10    F    16        DFF   +          0    3    0    3  |pll:56|count_D3
   -      4    F    16        DFF   +          0    3    0    5  |pll:56|count_D4
   -      9    F    16        DFF   +          0    4    0    4  |pll:56|count_D5
   -      3    F    16        DFF   +          0    3    0    3  |pll:56|count_D6
   -      8    F    21        DFF   +          0    3    0    5  |pll:56|count_D7
   -      5    F    21        DFF   +          0    4    0    4  |pll:56|count_D8
   -      6    F    21        DFF   +          0    4    0    3  |pll:56|count_D9
   -      1    F    21        DFF   +          0    3    0    3  |pll:56|count_D10
   -      2    F    21        DFF   +          0    4    0    3  |pll:56|count_D11
   -      3    E    04        OR2    s         0    3    0    1  |pll:56|~101~1
   -      6    E    08        OR2    s         0    4    0    1  |pll:56|~101~2
   -      2    E    05        OR2    s         0    4    0    1  |pll:56|~101~3
   -      1    E    08        OR2              0    4    0   11  |pll:56|:101
   -      7    E    05       AND2              0    2    0    3  |pll:56|:108
   -      6    E    05       AND2              0    3    0    3  |pll:56|:116
   -      6    E    04       AND2              0    3    0    4  |pll:56|:124
   -      2    E    04       AND2              0    2    0    1  |pll:56|:128
   -      4    E    04       AND2              0    4    0    3  |pll:56|:136
   -      2    E    08       AND2              0    2    0    1  |pll:56|:140
   -      6    F    14       AND2              0    3    0    4  |pll:56|:172
   -      1    F    14       AND2              0    4    0    3  |pll:56|:184
   -      4    F    01        OR2    s         0    4    0    1  |pll:56|~217~1
   -      7    F    11        OR2    s         0    3    0    1  |pll:56|~217~2
   -      3    F    11        OR2    s         0    4    0    1  |pll:56|~217~3
   -      3    F    07        OR2    s         0    4    0    1  |pll:56|~217~4
   -      6    F    11        OR2              0    4    0   15  |pll:56|:217
   -      2    F    07       AND2              0    2    0    3  |pll:56|:224
   -      7    F    07       AND2              0    3    0    3  |pll:56|:232
   -      1    F    07       AND2              0    3    0    4  |pll:56|:240
   -      1    F    11       AND2              0    3    0    1  |pll:56|:248
   -      2    F    11       AND2              0    4    0    4  |pll:56|:252
   -      3    F    01       AND2              0    2    0    1  |pll:56|:256
   -      1    F    01       AND2              0    4    0    3  |pll:56|:264
   -      2    F    01       AND2              0    2    0    1  |pll:56|:268
   -      4    F    21        OR2    s         0    4    0    1  |pll:56|~311~1
   -      8    F    16        OR2    s         0    4    0    1  |pll:56|~311~2
   -      1    F    16        OR2              0    4    0   11  |pll:56|:311
   -      1    F    18        OR2        !     0    3    0    3  |pll:56|:322
   -      7    F    16       AND2              0    2    0    4  |pll:56|:326
   -      6    F    16       AND2              0    3    0    1  |pll:56|:334
   -      2    F    16       AND2              0    4    0    4  |pll:56|:338
   -      3    F    21       AND2              0    2    0    1  |pll:56|:342
   -      7    F    21       AND2              0    4    0    2  |pll:56|:350
   -      6    F    22        OR2              0    3    1    0  |pll:56|:375
   -      8    F    11        OR2              0    4    1    0  |pll:56|:378
   -      2    A    17       AND2    s         0    3    0    1  |select:103|~101~1
   -      1    C    12       AND2        !     0    4    0    2  |select:103|:101
   -      9    C    12       AND2        !     0    4    0    4  |select:103|:196
   -      7    A    13        OR2    s         0    3    0    1  |select:103|~316~1
   -      3    A    16        OR2              0    4    0   12  |select:103|:316
   -      6    A    21        OR2        !     0    2    0    2  |select:103|:368
   -     10    C    12        OR2              0    4    0    5  |select:103|:473
   -      2    C    12       AND2    s         0    3    0    2  |select:103|~536~1
   -      8    C    12        OR2              2    2    1    0  |select:103|:536
   -      5    C    12        OR2              2    2    1    1  |select:103|:543
   -      6    A    13        OR2        !     0    3    0   12  |select:103|:550
   -      3    A    13        OR2              0    4    0    3  |select:103|:560
   -      4    A    13        OR2              0    3    1    0  |select:103|:562
   -      1    A    13       AND2        !     0    3    0    8  |select:103|:613
   -      2    E    07        OR2              0    3    0   12  |select:103|:615
   -      3    C    12       AND2        !     0    4    0    4  |select:103|:736
   -      6    C    12        OR2    s   !     0    4    0    1  |select:103|~795~1
   -      4    C    12        OR2              0    3    0    3  |select:103|:795
   -      3    A    20       AND2    s         0    3    0    2  |select:103|~807~1
   -      7    A    17        OR2    s         0    4    0    1  |select:103|~807~2
   -      8    A    17        OR2    s         0    3    0    1  |select:103|~807~3
   -      5    A    17        OR2    s         0    3    0    1  |select:103|~807~4
   -      2    A    07        OR2              0    4    1    0  |select:103|:807
   -      4    A    17       AND2    s         0    3    0    1  |select:103|~809~1
   -      6    A    17        OR2    s         0    4    0    1  |select:103|~809~2
   -      3    A    17        OR2    s         0    2    0    1  |select:103|~809~3
   -      9    A    17        OR2    s         0    4    0    1  |select:103|~809~4
   -      7    A    07        OR2              0    4    1    0  |select:103|:809
   -      2    E    10        OR2              0    2    1    0  |select:103|:811
   -      6    A    15        OR2              0    4    1    0  |select:103|:814
   -      6    A    22        OR2              0    4    1    0  |select:103|:817
   -      2    A    14        OR2    s         0    4    0    1  |select:103|~820~1
   -      4    A    09        OR2              0    4    1    0  |select:103|:820
   -      6    E    20        OR2    s         0    4    0    1  |select:103|~823~1
   -      1    E    20        OR2              0    4    1    0  |select:103|:823
   -      2    A    13        OR2    s         0    4    0    7  |select:103|~826~1
   -      3    A    21        OR2    s         0    4    0    1  |select:103|~826~2
   -      2    A    21        OR2              0    4    1    0  |select:103|:826
   -      2    D    11        OR2              0    4    1    0  |select:103|:829
   -      4    D    09        OR2              0    4    1    0  |select:103|:832
   -      5    D    04        OR2              0    4    1    0  |select:103|:835
   -      4    D    17        OR2              0    4    1    0  |select:103|:838
   -      1    D    01        OR2              0    4    1    0  |select:103|:841
   -      3    D    10        OR2              0    4    1    0  |select:103|:844
   -      2    D    10        OR2              0    4    1    0  |select:103|:847
   -      6    D    08        OR2              0    4    1    0  |select:103|:850
   -      7    D    06        OR2              0    4    1    0  |select:103|:853
   -      5    D    06        OR2              0    4    1    0  |select:103|:856
   -      2    E    20        OR2              0    3    1    0  |select:103|:858
   -      7    B    05        OR2              0    2    0    2  |select:103|:860
   -     10    A    17       AND2    s         0    3    0    2  |select:103|~862~1
   -      1    A    17        OR2              0    4    0   19  |select:103|:862


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      19/ 96( 19%)    24/ 48( 50%)    13/ 48( 27%)    0/20(  0%)      5/20( 25%)     0/20(  0%)
B:      22/ 96( 22%)    14/ 48( 29%)    13/ 48( 27%)    3/20( 15%)      2/20( 10%)     0/20(  0%)
C:      17/ 96( 17%)    16/ 48( 33%)    12/ 48( 25%)   11/20( 55%)      5/20( 25%)     0/20(  0%)
D:      16/ 96( 16%)    25/ 48( 52%)     5/ 48( 10%)    0/20(  0%)     12/20( 60%)     0/20(  0%)
E:      12/ 96( 12%)    21/ 48( 43%)    17/ 48( 35%)    7/20( 35%)      7/20( 35%)     0/20(  0%)
F:       3/ 96(  3%)    20/ 48( 41%)     7/ 48( 14%)    0/20(  0%)      2/20( 10%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      3/20( 15%)     0/4(  0%)      0/4(  0%)       2/4( 50%)
02:      6/20( 30%)     1/4( 25%)      0/4(  0%)       3/4( 75%)
03:      5/20( 25%)     0/4(  0%)      0/4(  0%)       3/4( 75%)
04:      8/20( 40%)     2/4( 50%)      0/4(  0%)       1/4( 25%)
05:      4/20( 20%)     0/4(  0%)      0/4(  0%)       1/4( 25%)
06:      5/20( 25%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      4/20( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
08:      7/20( 35%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      4/20( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      3/20( 15%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      7/20( 35%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      3/20( 15%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
14:      4/20( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
15:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      5/20( 25%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/20(  5%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      3/20( 15%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      1/20(  5%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      2/20( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      1/20(  5%)     0/4(  0%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       44         CLK27M
LCELL       36         |aes:91|clk
DFF         33         |analog:92|Q1
INPUT       31         WRL
INPUT       13         CLK56448M
INPUT       12         CLK6144M
INPUT        3         FF_M


Device-Specific Information:                       d:\5201\pld_aes\aes5201.rpt
aes5201

** CLEAR SIGNALS **

Type     Fan-out       Name
LCELL       18         |avsync:89|:160
DFF         10         |avsync:89|resff
LCELL        2         |avsync:89|:126
LCELL        2         |select:103|:860
DFF          1         |avsync:89|q3ff


Project Information                                d:\5201\pld_aes\aes5201.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = on
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:02
   Logic Synthesizer                      00:01:23
   Partitioner                            00:00:02
   Fitter                                 00:00:48
   Timing SNF Extractor                   00:00:05
   Assembler                              00:00:03
   --------------------------             --------
   Total Time                             00:02:24


Memory Allocated
-----------------

Peak memory allocated during compilation  = 16,533K
