m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe1
Edebounce
Z0 w1496244248
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2
Z6 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/debounce.vhd
Z7 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/debounce.vhd
l0
L27
VA7i4d8EjezZAng8zdM[g40
!s100 m<OE>F_c>6l9KPb]lH52C0
Z8 OV;C;10.5b;63
32
Z9 !s110 1496244543
!i10b 1
Z10 !s108 1496244543.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/debounce.vhd|
Z12 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/debounce.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Alogic
R1
R2
R3
R4
DEx4 work 8 debounce 0 22 A7i4d8EjezZAng8zdM[g40
l40
L36
V77R]2EfWA0ITc^h_`]4[U1
!s100 ef1L^bSMd?XSWB7:1@PRF3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edt_dlatch
Z15 w1496245299
R3
R4
R5
Z16 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd
Z17 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd
l0
L4
Vf<fS2bFRGIzSh9TIXWLH>3
!s100 o<nP62;BE95CD05BPXXIT2
R8
32
Z18 !s110 1496248682
!i10b 1
Z19 !s108 1496248682.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd|
Z21 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/dt_dlatch.vhd|
!i113 1
R13
R14
Abehaviorallatch
R3
R4
DEx4 work 9 dt_dlatch 0 22 f<fS2bFRGIzSh9TIXWLH>3
l17
L16
VJh9iAS7]>9KO2A1PSG]bm1
!s100 ZZgbAk>cSzlzQn0>JB=K<3
R8
32
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Efourbitlatch
Z22 w1496224978
R3
R4
R5
Z23 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd
Z24 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd
l0
L8
VAQA8]BI`LcGKiX1DSo1B]0
!s100 F3<5W1c0ANa`Mh4NQ;bKz0
R8
32
R18
!i10b 1
R19
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd|
Z26 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/fourBitLatch.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
Z27 DEx4 work 12 fourbitlatch 0 22 AQA8]BI`LcGKiX1DSo1B]0
l23
L15
V8=T?Uz[lRFci1XkZ?DTNZ0
!s100 WPnmGAC9NScNR:a05^H533
R8
32
R18
!i10b 1
R19
R25
R26
!i113 1
R13
R14
Etb_fourbitlatch
Z28 w1496229813
R3
R4
R5
Z29 8C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd
Z30 FC:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd
l0
L4
V7koUCIeB^5>UDACmE8fFG2
!s100 NcIg5zZzJNz3LlTHaei9A1
R8
32
R18
!i10b 1
R19
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd|
Z32 !s107 C:/ENGINEERING/VHDL/Code_MySomerSem2017/Lab3_Aufgabe2/tb_fourBitLatch.vhd|
!i113 1
R13
R14
Atestbench
R27
R3
R4
Z33 DEx4 work 15 tb_fourbitlatch 0 22 7koUCIeB^5>UDACmE8fFG2
l24
L7
Z34 V9<E23YXCdiX=?P93_ce4:0
Z35 !s100 LhA2@AKkTCHj9S<]iVA9T3
R8
32
R18
!i10b 1
R19
R31
R32
!i113 1
R13
R14
