// Seed: 4166318014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 == 1 ? id_2 : 1 * id_2;
  wire id_7;
  wire id_8, id_9, id_10;
  integer id_11 (
      .id_0(id_3),
      .id_1(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output wire id_6,
    output tri1 id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11
  );
  wire id_12;
endmodule
