# S-AES-Design-and-Verification-using-SystemVerilog-and-UVM
Simplified Advanced Encryption Standard (S-AES) Design and Verification Using System Verilog and UVM.
