Analysis & Synthesis report for Projeto2Aritim
Tue Sep 02 18:46:08 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Source assignments for Mem256sword16bits:insi75t|altsyncram:altsyncram_component|altsyncram_1jq3:auto_generated
 13. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:a_delay
 14. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
 15. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
 16. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
 17. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
 18. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
 19. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 20. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 21. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 22. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 23. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 24. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 25. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 26. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 27. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 28. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 29. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 30. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
 31. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
 32. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
 33. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
 34. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
 35. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 36. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 37. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 38. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 39. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 40. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 41. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 42. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 43. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 44. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 45. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 46. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 47. Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 48. Parameter Settings for User Entity Instance: Mem256sword16bits:insi75t|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: counter8biits:inst71|lpm_counter:LPM_COUNTER_component
 50. Parameter Settings for User Entity Instance: SQRT32:inst10|altsqrt:ALTSQRT_component
 51. Parameter Settings for User Entity Instance: Div16:inst9|lpm_divide:LPM_DIVIDE_component
 52. Parameter Settings for User Entity Instance: CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component
 53. Parameter Settings for User Entity Instance: LPM_DFF:inst6
 54. Parameter Settings for User Entity Instance: ADDER2port:inst2|parallel_add:parallel_add_component
 55. Parameter Settings for User Entity Instance: MULT2:inst|lpm_mult:lpm_mult_component
 56. altsyncram Parameter Settings by Entity Instance
 57. lpm_mult Parameter Settings by Entity Instance
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 02 18:46:08 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Projeto2Aritim                              ;
; Top-level Entity Name              ; Projeto2Aritim                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,210                                       ;
;     Total combinational functions  ; 1,210                                       ;
;     Dedicated logic registers      ; 56                                          ;
; Total registers                    ; 56                                          ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Projeto2Aritim     ; Projeto2Aritim     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; MULT2.vhd                        ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd                  ;         ;
; ADDER2port.vhd                   ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd             ;         ;
; Projeto2Aritim.bdf               ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Projeto2Aritim.bdf         ;         ;
; Div16.v                          ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v                    ;         ;
; SQRT32.vhd                       ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd                 ;         ;
; CounterwAclr.vhd                 ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd           ;         ;
; SinMem.mif                       ; yes             ; User Memory Initialization File    ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SinMem.mif                 ;         ;
; Mem256sword16bits.vhd            ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd      ;         ;
; counter8biits.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_1jq3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/altsyncram_1jq3.tdf     ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                         ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;         ;
; db/cntr_44h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_44h.tdf            ;         ;
; altsqrt.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf                        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                        ;         ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;         ;
; db/add_sub_l5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_l5c.tdf         ;         ;
; db/add_sub_k5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_k5c.tdf         ;         ;
; db/add_sub_j5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_j5c.tdf         ;         ;
; db/add_sub_i5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_i5c.tdf         ;         ;
; db/add_sub_h5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_h5c.tdf         ;         ;
; db/add_sub_g5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_g5c.tdf         ;         ;
; db/add_sub_f5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_f5c.tdf         ;         ;
; db/add_sub_e5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_e5c.tdf         ;         ;
; db/add_sub_d5c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_d5c.tdf         ;         ;
; db/add_sub_54c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_54c.tdf         ;         ;
; db/add_sub_44c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_44c.tdf         ;         ;
; db/add_sub_34c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_34c.tdf         ;         ;
; db/add_sub_24c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_24c.tdf         ;         ;
; db/add_sub_14c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_14c.tdf         ;         ;
; db/add_sub_04c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_04c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_u3c.tdf         ;         ;
; dffpipe.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.tdf                        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_k3s.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_0le.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_t3c.tdf         ;         ;
; db/cntr_ljh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_ljh.tdf            ;         ;
; lpm_dff.tdf                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_dff.tdf                        ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf                   ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pcpa_add.inc                       ;         ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                        ;         ;
; db/par_add_1ae.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/par_add_1ae.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; db/mult_eqm.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/mult_eqm.tdf            ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,210       ;
;                                             ;             ;
; Total combinational functions               ; 1210        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 140         ;
;     -- 3 input functions                    ; 933         ;
;     -- <=2 input functions                  ; 137         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 587         ;
;     -- arithmetic mode                      ; 623         ;
;                                             ;             ;
; Total registers                             ; 56          ;
;     -- Dedicated logic registers            ; 56          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
; Total memory bits                           ; 4096        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 72          ;
; Total fan-out                               ; 3928        ;
; Average fan-out                             ; 2.91        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                ; Entity Name         ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Projeto2Aritim                            ; 1210 (0)            ; 56 (0)                    ; 4096        ; 0          ; 2            ; 0       ; 1         ; 34   ; 0            ; 0          ; |Projeto2Aritim                                                                                                                                                    ; Projeto2Aritim      ; work         ;
;    |CounterwAclr:inst66|                   ; 16 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|CounterwAclr:inst66                                                                                                                                ; CounterwAclr        ; work         ;
;       |lpm_counter:LPM_COUNTER_component|  ; 16 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component                                                                                              ; lpm_counter         ; work         ;
;          |cntr_ljh:auto_generated|         ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component|cntr_ljh:auto_generated                                                                      ; cntr_ljh            ; work         ;
;    |Div16:inst9|                           ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9                                                                                                                                        ; Div16               ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|    ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component                                                                                                        ; lpm_divide          ; work         ;
;          |lpm_divide_k3s:auto_generated|   ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated                                                                          ; lpm_divide_k3s      ; work         ;
;             |sign_div_unsign_bnh:divider|  ; 838 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider                                              ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_0le:divider|     ; 838 (406)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider                        ; alt_u_div_0le       ; work         ;
;                   |add_sub_04c:add_sub_3|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_04c:add_sub_3  ; add_sub_04c         ; work         ;
;                   |add_sub_14c:add_sub_4|  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_14c:add_sub_4  ; add_sub_14c         ; work         ;
;                   |add_sub_24c:add_sub_5|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_24c:add_sub_5  ; add_sub_24c         ; work         ;
;                   |add_sub_34c:add_sub_6|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_34c:add_sub_6  ; add_sub_34c         ; work         ;
;                   |add_sub_44c:add_sub_7|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_44c:add_sub_7  ; add_sub_44c         ; work         ;
;                   |add_sub_54c:add_sub_8|  ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_54c:add_sub_8  ; add_sub_54c         ; work         ;
;                   |add_sub_d5c:add_sub_9|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_d5c:add_sub_9  ; add_sub_d5c         ; work         ;
;                   |add_sub_e5c:add_sub_10| ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_e5c:add_sub_10 ; add_sub_e5c         ; work         ;
;                   |add_sub_f5c:add_sub_11| ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_f5c:add_sub_11 ; add_sub_f5c         ; work         ;
;                   |add_sub_g5c:add_sub_12| ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_g5c:add_sub_12 ; add_sub_g5c         ; work         ;
;                   |add_sub_h5c:add_sub_13| ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_h5c:add_sub_13 ; add_sub_h5c         ; work         ;
;                   |add_sub_i5c:add_sub_14| ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_i5c:add_sub_14 ; add_sub_i5c         ; work         ;
;                   |add_sub_j5c:add_sub_15| ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_j5c:add_sub_15 ; add_sub_j5c         ; work         ;
;                   |add_sub_k5c:add_sub_16| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_16 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_17| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_17 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_18| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_18 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_19| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_19 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_20| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_20 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_21| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_21 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_22| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_22 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_23| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_23 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_24| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_24 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_25| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_25 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_26| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_26 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_27| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_27 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_28| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_28 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_29| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_29 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_30| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_30 ; add_sub_k5c         ; work         ;
;                   |add_sub_k5c:add_sub_31| ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_k5c:add_sub_31 ; add_sub_k5c         ; work         ;
;                   |add_sub_u3c:add_sub_1|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_u3c:add_sub_1  ; add_sub_u3c         ; work         ;
;    |MULT2:inst|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |Projeto2Aritim|MULT2:inst                                                                                                                                         ; MULT2               ; work         ;
;       |lpm_mult:lpm_mult_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |Projeto2Aritim|MULT2:inst|lpm_mult:lpm_mult_component                                                                                                             ; lpm_mult            ; work         ;
;          |mult_eqm:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |Projeto2Aritim|MULT2:inst|lpm_mult:lpm_mult_component|mult_eqm:auto_generated                                                                                     ; mult_eqm            ; work         ;
;    |Mem256sword16bits:insi75t|             ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Mem256sword16bits:insi75t                                                                                                                          ; Mem256sword16bits   ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Mem256sword16bits:insi75t|altsyncram:altsyncram_component                                                                                          ; altsyncram          ; work         ;
;          |altsyncram_1jq3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|Mem256sword16bits:insi75t|altsyncram:altsyncram_component|altsyncram_1jq3:auto_generated                                                           ; altsyncram_1jq3     ; work         ;
;    |SQRT32:inst10|                         ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10                                                                                                                                      ; SQRT32              ; work         ;
;       |altsqrt:ALTSQRT_component|          ; 316 (134)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component                                                                                                            ; altsqrt             ; work         ;
;          |lpm_add_sub:subtractors[0]|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_u3c:auto_generated|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_u3c:auto_generated                                                      ; add_sub_u3c         ; work         ;
;          |lpm_add_sub:subtractors[10]|     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_g5c:auto_generated|   ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_g5c:auto_generated                                                     ; add_sub_g5c         ; work         ;
;          |lpm_add_sub:subtractors[11]|     ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_h5c:auto_generated|   ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_h5c:auto_generated                                                     ; add_sub_h5c         ; work         ;
;          |lpm_add_sub:subtractors[12]|     ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_i5c:auto_generated|   ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_i5c:auto_generated                                                     ; add_sub_i5c         ; work         ;
;          |lpm_add_sub:subtractors[13]|     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_j5c:auto_generated|   ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_j5c:auto_generated                                                     ; add_sub_j5c         ; work         ;
;          |lpm_add_sub:subtractors[14]|     ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_k5c:auto_generated|   ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_k5c:auto_generated                                                     ; add_sub_k5c         ; work         ;
;          |lpm_add_sub:subtractors[15]|     ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]                                                                                ; lpm_add_sub         ; work         ;
;             |add_sub_l5c:auto_generated|   ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_l5c:auto_generated                                                     ; add_sub_l5c         ; work         ;
;          |lpm_add_sub:subtractors[1]|      ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_04c:auto_generated|   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_04c:auto_generated                                                      ; add_sub_04c         ; work         ;
;          |lpm_add_sub:subtractors[2]|      ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_14c:auto_generated|   ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_14c:auto_generated                                                      ; add_sub_14c         ; work         ;
;          |lpm_add_sub:subtractors[3]|      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_24c:auto_generated|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_24c:auto_generated                                                      ; add_sub_24c         ; work         ;
;          |lpm_add_sub:subtractors[4]|      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_34c:auto_generated|   ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_34c:auto_generated                                                      ; add_sub_34c         ; work         ;
;          |lpm_add_sub:subtractors[5]|      ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_44c:auto_generated|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_44c:auto_generated                                                      ; add_sub_44c         ; work         ;
;          |lpm_add_sub:subtractors[6]|      ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_54c:auto_generated|   ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_54c:auto_generated                                                      ; add_sub_54c         ; work         ;
;          |lpm_add_sub:subtractors[7]|      ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_d5c:auto_generated|   ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_d5c:auto_generated                                                      ; add_sub_d5c         ; work         ;
;          |lpm_add_sub:subtractors[8]|      ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_e5c:auto_generated|   ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_e5c:auto_generated                                                      ; add_sub_e5c         ; work         ;
;          |lpm_add_sub:subtractors[9]|      ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                 ; lpm_add_sub         ; work         ;
;             |add_sub_f5c:auto_generated|   ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_f5c:auto_generated                                                      ; add_sub_f5c         ; work         ;
;    |counter8biits:inst71|                  ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|counter8biits:inst71                                                                                                                               ; counter8biits       ; work         ;
;       |lpm_counter:LPM_COUNTER_component|  ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|counter8biits:inst71|lpm_counter:LPM_COUNTER_component                                                                                             ; lpm_counter         ; work         ;
;          |cntr_44h:auto_generated|         ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|counter8biits:inst71|lpm_counter:LPM_COUNTER_component|cntr_44h:auto_generated                                                                     ; cntr_44h            ; work         ;
;    |lpm_dff:inst6|                         ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Projeto2Aritim|lpm_dff:inst6                                                                                                                                      ; lpm_dff             ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Mem256sword16bits:insi75t|altsyncram:altsyncram_component|altsyncram_1jq3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; SinMem.mif ;
+-----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|Mem256sword16bits:insi75t ; Mem256sword16bits.vhd ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|MULT2:inst                ; MULT2.vhd             ;
; Altera ; PARALLEL_ADD ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|ADDER2port:inst2          ; ADDER2port.vhd        ;
; Altera ; LPM_DIVIDE   ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|Div16:inst9               ; Div16.v               ;
; Altera ; ALTSQRT      ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|SQRT32:inst10             ; SQRT32.vhd            ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|CounterwAclr:inst66       ; CounterwAclr.vhd      ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |Projeto2Aritim|counter8biits:inst71      ; counter8biits.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 56    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Mem256sword16bits:insi75t|altsyncram:altsyncram_component|altsyncram_1jq3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-------------------------------+
; Assignment                      ; Value ; From ; To                            ;
+---------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                             ;
+---------------------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+---------------------------------+
; Assignment                      ; Value ; From ; To                              ;
+---------------------------------+-------+------+---------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                               ;
+---------------------------------+-------+------+---------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-----------------------------------+
; Assignment                      ; Value ; From ; To                                ;
+---------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                 ;
+---------------------------------+-------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem256sword16bits:insi75t|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; SinMem.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_1jq3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter8biits:inst71|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+--------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                         ;
+------------------------+-------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                               ;
; LPM_WIDTH              ; 8           ; Signed Integer                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                      ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                      ;
; CBXI_PARAMETER         ; cntr_44h    ; Untyped                                                      ;
+------------------------+-------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SQRT32:inst10|altsqrt:ALTSQRT_component ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                              ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                              ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                              ;
; PIPELINE       ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Div16:inst9|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                 ;
; LPM_WIDTHD             ; 16             ; Signed Integer                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_k3s ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 16          ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_ljh    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_DFF:inst6 ;
+------------------------+--------+--------------------------+
; Parameter Name         ; Value  ; Type                     ;
+------------------------+--------+--------------------------+
; LPM_WIDTH              ; 32     ; Untyped                  ;
; LPM_AVALUE             ; 0      ; Untyped                  ;
; LPM_SVALUE             ; 0      ; Untyped                  ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                  ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE           ;
+------------------------+--------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADDER2port:inst2|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; width                  ; 32          ; Signed Integer                                             ;
; size                   ; 2           ; Signed Integer                                             ;
; WIDTHR                 ; 32          ; Signed Integer                                             ;
; SHIFT                  ; 0           ; Signed Integer                                             ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                    ;
; PIPELINE               ; 0           ; Signed Integer                                             ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                    ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CBXI_PARAMETER         ; par_add_1ae ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MULT2:inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 16       ; Signed Integer          ;
; LPM_WIDTHB                                     ; 16       ; Signed Integer          ;
; LPM_WIDTHP                                     ; 32       ; Signed Integer          ;
; LPM_WIDTHR                                     ; 0        ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_eqm ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; Mem256sword16bits:insi75t|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 16                                                        ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 0                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 1                                      ;
; Entity Instance                       ; MULT2:inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 16                                     ;
;     -- LPM_WIDTHB                     ; 16                                     ;
;     -- LPM_WIDTHP                     ; 32                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 56                          ;
;     CLR               ; 48                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 1226                        ;
;     arith             ; 623                         ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 543                         ;
;     normal            ; 603                         ;
;         0 data inputs ; 45                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 390                         ;
;         4 data inputs ; 140                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 107.20                      ;
; Average LUT depth     ; 87.49                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 02 18:45:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2Aritim -c Projeto2Aritim
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12090): Entity "MULT2" obtained from "MULT2.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mult2.vhd
    Info (12022): Found design unit 1: mult2-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 52
    Info (12023): Found entity 1: MULT2 File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd Line: 82
    Info (12023): Found entity 1: ADDER File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file adder2port.vhd
    Info (12022): Found design unit 1: adder2port-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd Line: 52
    Info (12023): Found entity 1: ADDER2port File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file projeto2aritim.bdf
    Info (12023): Found entity 1: Projeto2Aritim
Info (12021): Found 2 design units, including 1 entities, in source file counter16.vhd
    Info (12022): Found design unit 1: counter16-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd Line: 51
    Info (12023): Found entity 1: Counter16 File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Counter16.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file div16.v
    Info (12023): Found entity 1: Div16 File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file sqrt32.vhd
    Info (12022): Found design unit 1: sqrt32-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd Line: 52
    Info (12023): Found entity 1: SQRT32 File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file counterwaclr.vhd
    Info (12022): Found design unit 1: counterwaclr-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd Line: 52
    Info (12023): Found entity 1: CounterwAclr File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file mem256sword16bits.vhd
    Info (12022): Found design unit 1: mem256sword16bits-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd Line: 52
    Info (12023): Found entity 1: Mem256sword16bits File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file counter8biits.vhd
    Info (12022): Found design unit 1: counter8biits-SYN File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd Line: 51
    Info (12023): Found entity 1: counter8biits File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd Line: 42
Info (12127): Elaborating entity "Projeto2Aritim" for the top level hierarchy
Info (12128): Elaborating entity "Mem256sword16bits" for hierarchy "Mem256sword16bits:insi75t"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mem256sword16bits:insi75t|altsyncram:altsyncram_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "Mem256sword16bits:insi75t|altsyncram:altsyncram_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd Line: 59
Info (12133): Instantiated megafunction "Mem256sword16bits:insi75t|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Mem256sword16bits.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "SinMem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jq3.tdf
    Info (12023): Found entity 1: altsyncram_1jq3 File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/altsyncram_1jq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1jq3" for hierarchy "Mem256sword16bits:insi75t|altsyncram:altsyncram_component|altsyncram_1jq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "counter8biits" for hierarchy "counter8biits:inst71"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter8biits:inst71|lpm_counter:LPM_COUNTER_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd Line: 73
Info (12130): Elaborated megafunction instantiation "counter8biits:inst71|lpm_counter:LPM_COUNTER_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd Line: 73
Info (12133): Instantiated megafunction "counter8biits:inst71|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/counter8biits.vhd Line: 73
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_44h.tdf
    Info (12023): Found entity 1: cntr_44h File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_44h.tdf Line: 25
Info (12128): Elaborating entity "cntr_44h" for hierarchy "counter8biits:inst71|lpm_counter:LPM_COUNTER_component|cntr_44h:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "SQRT32" for hierarchy "SQRT32:inst10"
Info (12128): Elaborating entity "altsqrt" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd Line: 78
Info (12133): Instantiated megafunction "SQRT32:inst10|altsqrt:ALTSQRT_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/SQRT32.vhd Line: 78
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "lpm_type" = "ALTSQRT"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf
    Info (12023): Found entity 1: add_sub_l5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_l5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_l5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_l5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf
    Info (12023): Found entity 1: add_sub_k5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_k5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_k5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_k5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf
    Info (12023): Found entity 1: add_sub_j5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_j5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_j5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_j5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf
    Info (12023): Found entity 1: add_sub_i5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_i5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_i5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf
    Info (12023): Found entity 1: add_sub_h5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_h5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_h5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_h5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf
    Info (12023): Found entity 1: add_sub_g5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_g5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_g5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_g5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf
    Info (12023): Found entity 1: add_sub_f5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_f5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_f5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_f5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf
    Info (12023): Found entity 1: add_sub_e5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_e5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_e5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_e5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf
    Info (12023): Found entity 1: add_sub_d5c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_d5c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_d5c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_d5c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf
    Info (12023): Found entity 1: add_sub_54c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_54c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_54c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_54c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf
    Info (12023): Found entity 1: add_sub_44c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_44c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_44c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_44c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf
    Info (12023): Found entity 1: add_sub_34c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_34c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_34c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf
    Info (12023): Found entity 1: add_sub_24c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_24c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_24c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_24c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf
    Info (12023): Found entity 1: add_sub_14c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_14c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_14c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_14c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf
    Info (12023): Found entity 1: add_sub_04c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_04c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_04c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_04c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_u3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_u3c:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:a_delay" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 99
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 107
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "dffpipe" for hierarchy "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12131): Elaborated megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "SQRT32:inst10|altsqrt:ALTSQRT_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsqrt.tdf Line: 113
Info (12128): Elaborating entity "Div16" for hierarchy "Div16:inst9"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "Div16:inst9|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v Line: 62
Info (12130): Elaborated megafunction instantiation "Div16:inst9|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v Line: 62
Info (12133): Instantiated megafunction "Div16:inst9|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/Div16.v Line: 62
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "16"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k3s.tdf
    Info (12023): Found entity 1: lpm_divide_k3s File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_k3s" for hierarchy "Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_bnh" for hierarchy "Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/lpm_divide_k3s.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf
    Info (12023): Found entity 1: alt_u_div_0le File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf Line: 54
Info (12128): Elaborating entity "alt_u_div_0le" for hierarchy "Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/sign_div_unsign_bnh.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/add_sub_t3c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "Div16:inst9|lpm_divide:LPM_DIVIDE_component|lpm_divide_k3s:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_0le:divider|add_sub_t3c:add_sub_0" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/alt_u_div_0le.tdf Line: 62
Info (12128): Elaborating entity "CounterwAclr" for hierarchy "CounterwAclr:inst66"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd Line: 75
Info (12133): Instantiated megafunction "CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/CounterwAclr.vhd Line: 75
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ljh.tdf
    Info (12023): Found entity 1: cntr_ljh File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/cntr_ljh.tdf Line: 25
Info (12128): Elaborating entity "cntr_ljh" for hierarchy "CounterwAclr:inst66|lpm_counter:LPM_COUNTER_component|cntr_ljh:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "LPM_DFF" for hierarchy "LPM_DFF:inst6"
Info (12130): Elaborated megafunction instantiation "LPM_DFF:inst6"
Info (12133): Instantiated megafunction "LPM_DFF:inst6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "ADDER2port" for hierarchy "ADDER2port:inst2"
Info (12128): Elaborating entity "parallel_add" for hierarchy "ADDER2port:inst2|parallel_add:parallel_add_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd Line: 130
Info (12130): Elaborated megafunction instantiation "ADDER2port:inst2|parallel_add:parallel_add_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd Line: 130
Info (12133): Instantiated megafunction "ADDER2port:inst2|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/ADDER2port.vhd Line: 130
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "widthr" = "32"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_1ae.tdf
    Info (12023): Found entity 1: par_add_1ae File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/par_add_1ae.tdf Line: 24
Info (12128): Elaborating entity "par_add_1ae" for hierarchy "ADDER2port:inst2|parallel_add:parallel_add_component|par_add_1ae:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 147
Info (12128): Elaborating entity "MULT2" for hierarchy "MULT2:inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "MULT2:inst|lpm_mult:lpm_mult_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "MULT2:inst|lpm_mult:lpm_mult_component" File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 77
Info (12133): Instantiated megafunction "MULT2:inst|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/MULT2.vhd Line: 77
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eqm.tdf
    Info (12023): Found entity 1: mult_eqm File: C:/Users/Robson Junior/Documents/LogicaReconfiguravel/Projeto2/db/mult_eqm.tdf Line: 28
Info (12128): Elaborating entity "mult_eqm" for hierarchy "MULT2:inst|lpm_mult:lpm_mult_component|mult_eqm:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (13014): Ignored 112 buffer(s)
    Info (13016): Ignored 16 CARRY_SUM buffer(s)
    Info (13019): Ignored 96 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1210 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Tue Sep 02 18:46:08 2025
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34


