
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.0s

#FAULT COVERAGE RESULTS :
#number of test vectors = 139
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

T'11111000010011111111100001111111111111111111111111 0'
T'11111100000011111111100001111111111111111111111110 0'
T'11111000011111111001111111011101000010110110011100 1'
T'11110000001001101010110001111111111111110101101001 0'
T'11010000100100001001100101110100001010111111101110 1'
T'11111111111111111111111111111111111111111111111111 0'
T'11111001001001101110100001010010011011111110001000 1'
T'01111000000011100111010000010101110000000011001111 1'
T'11110011101010111110000101110101111110111101111001 1'
T'11111000001110000000010001000000011001100000001000 1'
T'11011100000011110101111111111001100011000000101110 1'
T'11010000010011000101110001110110101101111100000000 1'
T'00001000000000001001001111101000010000000000111101 1'
T'01010000000001110000010100110000101010001101101111 1'
T'11011000000010100011110001101011110100000011001101 1'
T'11011101000010001010001011100010111100000101101000 1'
T'11110010000000101011000000010011100000010100010110 0'
T'11110000101100010001110101101111110110010010110110 1'
T'11110110010100111110000001110111111111001100000110 1'
T'11110110110100100110110101111111011111111011111100 1'
T'11011111001111001101101011001111001011100001101101 1'
T'11110110101010110000000111001001010011011001001010 1'
T'11110100000011000110001000001110000000101010000001 1'
T'11111011111111111111100111111111111111111111111111 1'
T'11100110001000010011010111111111100100011001001001 1'
T'11110100100000101110101011110000110010110100011101 1'
T'11101100000010010100000001001010001101111100001111 1'
T'11111111111110110100110001010010000101111001001000 1'
T'11110111000001110110100001111000111000000001011100 1'
T'11010000101011000111100001011110000110001110011011 1'
T'11011000000011111111100001111111111111111111111111 1'
T'11111111101111100101000001001010101100111000111101 1'
T'11111010111010010110100001100100010110110000111101 1'
T'11100010011000011010111010101111111111101011000010 1'
T'11001011110000100000100100011111111101110110111100 1'
T'11110000010000110011001010101111111101010100101110 0'
T'10111000000010100100010111011000110010011100000001 1'
T'11111101111101001000010011100011100100110111101000 1'
T'10111000000011110110110001010101011001011111011110 1'
T'11111010010111111011010001111101011101110000101101 1'
T'11111101111101100110010001000111110100100111101001 1'
T'00011111110111001000010011011111011100111000111000 0'
T'11110111001101001010110011011111111100110000000000 1'
T'11100000010110100100110101001110111110100000110101 1'
T'11000010010111100000000110101101111110110110101010 1'
T'11110001110101001010010011101111111101010001111001 1'
T'11101100101110011100000000001111111110001010110010 0'
T'11110000111000011101100001111011111100001110110100 1'
T'01111000000011111111100001111111111011111111111110 1'
T'11000110101101000000101001111110010011000101111100 1'
T'11010000100100110101001010010110110110000001101111 1'
T'11011011111110100101000101010010011000010111001000 1'
T'11111111111101111111111111111111111111111111111110 1'
T'11110101011110100101000001010011111111001101001100 1'
T'11010111011111010001011001000011001111010000000110 1'
T'11110100011110001001011100010100001010010010010001 1'
T'11110101110111110101100001001100011100100101011101 1'
T'11101110111110101010110010001111111101100101010100 1'
T'11110111111011000000000001000111000100100011101111 1'
T'10111111111111111011100110100101100100001010100010 1'
T'11100101111111000000111010001111111110110111110000 1'
T'11111111000010101100100001110001111101100100011000 1'
T'11101000100011111101010001100000001101100111011010 1'
T'11110010110110111011000001001111101100001010000110 1'
T'11110100110111001111000001111011101010110011101010 1'
T'11011101011101111010000000010001100010110000100110 1'
T'10111000000010000111100001101000010000110101110010 0'
T'00111000000010000000010000000000010000000000000001 1'
T'01101110111110111101101010010111001001010010101011 1'
T'11001000000011001001100000111001101001011001000101 0'
T'01110000000010110011100001101100111111101001111110 0'
T'01111100000001100101100000111010100001011000010000 1'
T'11110100101011011000110111100101011100010110001111 1'
T'11111000000010010011010110111010100110101011001001 0'
T'11110100110001100100100000100011111011011011110100 1'
T'10111000000010111011010101011111111101111000001001 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 76
#total number of gate faults (uncollapsed) = 7910
#total number of detected faults = 1840
#total gate fault coverage = 23.26%
#number of equivalent gate faults (collapsed) = 7866
#number of equivalent detected faults = 1812
#equivalent gate fault coverage = 23.04%

#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 73.1s 73.1s
