0.6
2019.1
May 24 2019
14:51:52
/home/it/Downloads/Assignment3-Counter/Assignment3-Counter.srcs/sources_1/new/Counter.sv,1732185176,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/new/D Flip_Flop.sv,,Counter,,,,,,,,
/home/it/Downloads/Assignment3-Instruction_Memory/Assignment3-Instruction_Memory.srcs/sources_1/new/Data_Memory.sv,1732370862,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/new/Dlatch.sv,,Data_Memory,,,,,,,,
/home/it/Downloads/Assignment3-Instruction_Memory/Assignment3-Instruction_Memory.srcs/sources_1/new/Instruction_Memory.sv,1732370860,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/new/clock_divider.sv,,Instruction_Memory,,,,,,,,
/home/it/Downloads/Assignment3-Register/Assignment3-Register.srcs/sources_1/imports/new/n_bit_register.sv,1732375378,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg.sv,,n_bit_register,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/project/ALU/ALU.srcs/sources_1/new/ALU.sv,1732189627,systemVerilog,,/home/it/Downloads/Assignment3-Counter/Assignment3-Counter.srcs/sources_1/new/Counter.sv,,ALU,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/project/ALU/ALU.srcs/sources_1/new/fulladder.sv,1732189254,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/project/ALU/ALU.srcs/sources_1/new/halfadder.sv,,fulladder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/project/ALU/ALU.srcs/sources_1/new/halfadder.sv,1732188989,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/project/decoder/decoder.srcs/sources_1/new/instructions_decoder.sv,,halfadder,,,,,,,,
/home/it/chip_design/commoncore/digitaldesign/project/decoder/decoder.srcs/sources_1/new/instructions_decoder.sv,1732367163,systemVerilog,,/home/it/Downloads/Assignment3-Register/Assignment3-Register.srcs/sources_1/imports/new/n_bit_register.sv,,instructions_decoder,,,,,,,,
/home/it/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/new/D Flip_Flop.sv,1732375341,systemVerilog,,/home/it/Downloads/Assignment3-Instruction_Memory/Assignment3-Instruction_Memory.srcs/sources_1/new/Data_Memory.sv,,DFlip_Flop,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/new/Dlatch.sv,1731929228,systemVerilog,,/home/it/Downloads/Assignment3-Instruction_Memory/Assignment3-Instruction_Memory.srcs/sources_1/new/Instruction_Memory.sv,,Dlatch,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/src/counter_n_bit.sv,1731075515,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/src/decoder.sv,,counter_n_bit,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/src/decoder.sv,1731076163,systemVerilog,,/home/it/chip_design/commoncore/digitaldesign/project/ALU/ALU.srcs/sources_1/new/fulladder.sv,,decoder,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg.sv,1732082389,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg_controller.sv,,sev_seg_top,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg_controller.sv,1731499824,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg_decoder.sv,,sev_seg_controller,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg_decoder.sv,1731507504,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv,,seven_seg_decoder,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv,1732376292,systemVerilog,,,,K2_Microprosser,,,,,,,,
/home/it/project_1/project_1.srcs/sources_1/new/clock_divider.sv,1732370868,systemVerilog,,/home/it/project_1/project_1.srcs/sources_1/imports/src/counter_n_bit.sv,,clock_divider,,,,,,,,
