LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY HAD_DECODER_PARALLEL IS
	PORT( m: IN STD_LOGIC_VECTOR(3 downto 0);
			code: OUT STD_LOGIC_VECTOR(7 downto 0));
END HAD_DECODER_PARALLEL;

ARCHITECTURE logic OF HAD_DECODER_PARALLEL IS
BEGIN
	code(0) <= m(3);
	code(1) <= m(0) XOR m(3);
	code(2) <= m(1) XOR m(3);
	code(3) <= m(0) XOR m(1) XOR m(3);
	code(4) <= m(2) XOR m(3);
	code(5) <= m(0) XOR m(2) XOR m(3);
	code(6) <= m(1) XOR m(2) XOR m(3);
	code(7) <= m(0) XOR m(1) XOR m(2) XOR m(3);
END logic;