<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>
time_elapsed: 0.004s
ram usage: 9696 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):20-173,
                        lifetime: Static,
                        name: d_ff(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):27-31,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):34-35,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):32-34,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):34-35,
                                    name: d(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):37-40,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):35-37,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):37-40,
                                    name: clk(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):42-43,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):40-42,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):42-43,
                                    name: q(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):45-50,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):43-45,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):45-50,
                                    name: q_bar(11),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):53-66,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):53-59,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):59-60,
                                            name: d(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):59-60,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):62-65,
                                            name: clk(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):62-65,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):67-83,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):67-74,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):74-75,
                                            name: q(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):74-75,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):77-82,
                                            name: q_bar(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):77-82,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):84-96,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):84-89,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):89-90,
                                            name: d(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):89-90,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):92-95,
                                            name: clk(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):92-95,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):97-110,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):97-100,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):101-102,
                                            name: q(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):101-102,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):104-109,
                                            name: q_bar(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):104-109,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):116-173,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):123-173,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):123-138,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):126-137,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):134-137,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):134-137,
                                                                        name: clk(7),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):139-173,
                                                label: None,
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):147-154,
                                                            label: None,
                                                            data: NonblockingAssignStmt {
                                                                lhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):147-148,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):147-148,
                                                                            name: q(9),
                                                                        },
                                                                    ),
                                                                },
                                                                rhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):152-153,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):152-153,
                                                                            name: d(5),
                                                                        },
                                                                    ),
                                                                },
                                                                delay: None,
                                                                event: None,
                                                            },
                                                        },
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):157-169,
                                                            label: None,
                                                            data: NonblockingAssignStmt {
                                                                lhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):157-162,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):157-162,
                                                                            name: q_bar(11),
                                                                        },
                                                                    ),
                                                                },
                                                                rhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):166-168,
                                                                    data: UnaryExpr {
                                                                        op: LogicNot,
                                                                        expr: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):167-168,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_d_ff.v</a>&#34;):167-168,
                                                                                    name: d(5),
                                                                                },
                                                                            ),
                                                                        },
                                                                        postfix: false,
                                                                    },
                                                                },
                                                                delay: None,
                                                                event: None,
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>