Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:59:31 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.777        0.000                      0                37970        0.039        0.000                      0                37970        4.020        0.000                       0                 21818  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.777        0.000                      0                37970        0.039        0.000                      0                37970        4.020        0.000                       0                 21818  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.580ns (6.326%)  route 8.588ns (93.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y48         FDRE                                         r  bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/empty_36_reg_2713_0_reg[24]/Q
                         net (fo=21, routed)          8.588    10.017    bd_0_i/hls_inst/inst/empty_36_reg_2713_0[24]
    SLICE_X89Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.141 r  bd_0_i/hls_inst/inst/tmp_222_reg_2728[312]_i_1/O
                         net (fo=1, routed)           0.000    10.141    bd_0_i/hls_inst/inst/tmp_217_fu_1191_p2[312]
    SLICE_X89Y60         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X89Y60         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X89Y60         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/tmp_222_reg_2728_reg[312]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.773ns (8.776%)  route 8.035ns (91.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.543     9.781    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y118        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 0.773ns (8.776%)  route 8.035ns (91.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.543     9.781    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y118        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y118        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[8]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 0.773ns (8.780%)  route 8.031ns (91.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.539     9.777    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X103Y108       FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y108       FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X103Y108       FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[16]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[10]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[26]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[4]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.802ns  (logic 0.773ns (8.782%)  route 8.029ns (91.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.538     9.775    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y115        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y115        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[5]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 0.773ns (8.785%)  route 8.026ns (91.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.534     9.772    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X97Y113        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y113        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X97Y113        FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259_reg[21]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 0.773ns (8.785%)  route 8.026ns (91.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y29         FDRE                                         r  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg_reg[0]__0/Q
                         net (fo=2, routed)           0.492     1.943    bd_0_i/hls_inst/inst/exitcond_flatten1_reg_2733_pp2_iter4_reg
    SLICE_X31Y29         LUT1 (Prop_lut1_I0_O)        0.295     2.238 r  bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1/O
                         net (fo=672, routed)         7.534     9.772    bd_0_i/hls_inst/inst/tmp_15_21_reg_3259[31]_i_1_n_3
    SLICE_X99Y95         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y95         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X99Y95         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/tmp_15_17_reg_3249_reg[16]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  0.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_pp2_iter42_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X88Y111        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_reg[0]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/tmp_15_22_reg_3789[0]
    SLICE_X86Y111        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_pp2_iter42_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y111        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_pp2_iter42_reg_reg[0]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X86Y111        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_22_reg_3789_pp2_iter42_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X84Y91         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[9]/Q
                         net (fo=1, routed)           0.104     0.655    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234[9]
    SLICE_X82Y91         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y91         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[9]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X82Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[9]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_pp2_iter37_reg_reg[25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X95Y101        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_reg[25]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/tmp_15_19_reg_3254[25]
    SLICE_X94Y100        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_pp2_iter37_reg_reg[25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X94Y100        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_pp2_iter37_reg_reg[25]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X94Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_19_reg_3254_pp2_iter37_reg_reg[25]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_pp2_iter25_reg_reg[24]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y30         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_reg[24]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/tmp_15_4_reg_3214[24]
    SLICE_X16Y30         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_pp2_iter25_reg_reg[24]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y30         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_pp2_iter25_reg_reg[24]_srl20/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X16Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_4_reg_3214_pp2_iter25_reg_reg[24]_srl20
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y89         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[29]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234[29]
    SLICE_X66Y90         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y90         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[29]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X66Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[29]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[3]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234[3]
    SLICE_X82Y89         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y89         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[3]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X82Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[3]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X83Y88         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_reg[24]/Q
                         net (fo=1, routed)           0.113     0.664    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234[24]
    SLICE_X82Y87         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y87         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[24]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X82Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_11_reg_3234_pp2_iter37_reg_reg[24]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_pp2_iter20_reg_reg[15]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y15         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_reg[15]/Q
                         net (fo=1, routed)           0.113     0.664    bd_0_i/hls_inst/inst/tmp_15_3_reg_3739[15]
    SLICE_X12Y14         SRL16E                                       r  bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_pp2_iter20_reg_reg[15]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y14         SRL16E                                       r  bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_pp2_iter20_reg_reg[15]_srl10/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X12Y14         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_3_reg_3739_pp2_iter20_reg_reg[15]_srl10
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_pp2_iter42_reg_reg[15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X99Y102        FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y102        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_reg[15]/Q
                         net (fo=1, routed)           0.117     0.668    bd_0_i/hls_inst/inst/tmp_15_20_reg_3784[15]
    SLICE_X96Y102        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_pp2_iter42_reg_reg[15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X96Y102        SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_pp2_iter42_reg_reg[15]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X96Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/tmp_15_20_reg_3784_pp2_iter42_reg_reg[15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_pp2_iter37_reg_reg[22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X91Y57         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_reg[22]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/tmp_15_29_reg_3279[22]
    SLICE_X90Y57         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_pp2_iter37_reg_reg[22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=21944, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X90Y57         SRLC32E                                      r  bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_pp2_iter37_reg_reg[22]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X90Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/tmp_15_29_reg_3279_pp2_iter37_reg_reg[22]_srl32
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y12  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y18  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y8   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y10  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y8   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y5   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y2   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/genblk1[1].ram_reg_17/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y52  bd_0_i/hls_inst/inst/ap_enable_reg_pp2_iter101_reg_srl32___ap_enable_reg_pp2_iter101_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y51  bd_0_i/hls_inst/inst/ap_enable_reg_pp2_iter133_reg_srl32___ap_enable_reg_pp2_iter133_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y51  bd_0_i/hls_inst/inst/ap_enable_reg_pp2_iter165_reg_srl32___ap_enable_reg_pp2_iter165_reg_r/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y51  bd_0_i/hls_inst/inst/ap_enable_reg_pp2_iter197_reg_srl32___ap_enable_reg_pp2_iter197_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y47  bd_0_i/hls_inst/inst/a_load_2_mid2_reg_2759_pp2_iter3_reg_reg[5]_srl2/CLK



