SAI_XCLRFR_MASK,VAR_0
SAI_XCR2_MUTECNT_MASK,VAR_1
SAI_XIMR_AFSDETIE,VAR_2
SAI_XIMR_LFSDETIE,VAR_3
SAI_XIMR_MASK,VAR_4
SAI_XIMR_MUTEDETIE,VAR_5
SAI_XIMR_OVRUDRIE,VAR_6
SAI_XIMR_WCKCFGIE,VAR_7
SNDRV_PCM_FMTBIT_S32_LE,VAR_8
SNDRV_PCM_HW_PARAM_CHANNELS,VAR_9
SNDRV_PCM_HW_PARAM_FORMAT,VAR_10
STM_SAI_CLRFR_REGX,VAR_11
STM_SAI_CR2_REGX,VAR_12
STM_SAI_IMR_REGX,VAR_13
STM_SAI_IS_CAPTURE,FUNC_0
STM_SAI_PROTOCOL_IS_SPDIF,FUNC_1
clk_prepare_enable,FUNC_2
dev_err,FUNC_3
regmap_read,FUNC_4
regmap_update_bits,FUNC_5
regmap_write_bits,FUNC_6
snd_pcm_hw_constraint_mask64,FUNC_7
snd_pcm_hw_constraint_single,FUNC_8
snd_soc_dai_get_drvdata,FUNC_9
spin_lock_irqsave,FUNC_10
spin_unlock_irqrestore,FUNC_11
stm32_sai_startup,FUNC_12
substream,VAR_14
cpu_dai,VAR_15
sai,VAR_16
imr,VAR_17
cr2,VAR_18
ret,VAR_19
flags,VAR_20
