Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar  1 15:19:14 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file parin_serout_timing_summary_routed.rpt -pb parin_serout_timing_summary_routed.pb -rpx parin_serout_timing_summary_routed.rpx -warn_on_violation
| Design       : parin_serout
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.391        0.000                      0                    7        0.219        0.000                      0                    7        9.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            18.391        0.000                      0                    7        0.219        0.000                      0                    7        9.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.802ns (47.408%)  route 0.890ns (52.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.478     5.919 r  shift_reg[6]/Q
                         net (fo=1, routed)           0.890     6.809    shift[6]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.324     7.133 r  shift[7]_i_2/O
                         net (fo=1, routed)           0.000     7.133    p_1_in[7]
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.118    25.524    shift_reg[7]
  -------------------------------------------------------------------
                         required time                         25.524    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 18.391    

Slack (MET) :             18.465ns  (required time - arrival time)
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.668ns (41.306%)  route 0.949ns (58.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  shift_reg[5]/Q
                         net (fo=1, routed)           0.949     6.909    shift[5]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.150     7.059 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     7.059    p_1_in[6]
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.118    25.524    shift_reg[6]
  -------------------------------------------------------------------
                         required time                         25.524    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                 18.465    

Slack (MET) :             18.577ns  (required time - arrival time)
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.774ns (52.787%)  route 0.692ns (47.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.478     5.919 r  shift_reg[4]/Q
                         net (fo=1, routed)           0.692     6.612    shift[4]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.296     6.908 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     6.908    p_1_in[5]
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.079    25.485    shift_reg[5]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 18.577    

Slack (MET) :             18.757ns  (required time - arrival time)
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.671ns (50.599%)  route 0.655ns (49.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  shift_reg[3]/Q
                         net (fo=1, routed)           0.655     6.614    shift[3]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.153     6.767 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     6.767    p_1_in[4]
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.118    25.524    shift_reg[4]
  -------------------------------------------------------------------
                         required time                         25.524    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                 18.757    

Slack (MET) :             18.760ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.670ns (50.639%)  route 0.653ns (49.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  shift_reg[1]/Q
                         net (fo=1, routed)           0.653     6.612    shift[1]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.764 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     6.764    p_1_in[2]
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.118    25.524    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         25.524    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 18.760    

Slack (MET) :             18.885ns  (required time - arrival time)
  Source:                 shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.642ns (55.292%)  route 0.519ns (44.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.518     5.959 r  shift_reg[0]/Q
                         net (fo=1, routed)           0.519     6.478    shift[0]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.124     6.602 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     6.602    p_1_in[1]
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.081    25.487    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         25.487    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 18.885    

Slack (MET) :             18.979ns  (required time - arrival time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.779ns (73.162%)  route 0.286ns (26.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 25.130 - 20.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.478     5.919 r  shift_reg[2]/Q
                         net (fo=1, routed)           0.286     6.205    shift[2]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.301     6.506 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     6.506    p_1_in[3]
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504    25.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C
                         clock pessimism              0.312    25.441    
                         clock uncertainty           -0.035    25.406    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)        0.079    25.485    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                 18.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  shift_reg[2]/Q
                         net (fo=1, routed)           0.093     1.876    shift[2]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.099     1.975 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.975    p_1_in[3]
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.121     1.757    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  shift_reg[0]/Q
                         net (fo=1, routed)           0.163     1.963    shift[0]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.008 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    p_1_in[1]
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.121     1.757    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  shift_reg[1]/Q
                         net (fo=1, routed)           0.221     2.021    shift[1]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.044     2.065 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.065    p_1_in[2]
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131     1.767    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  shift_reg[3]/Q
                         net (fo=1, routed)           0.221     2.021    shift[3]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.045     2.066 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     2.066    p_1_in[4]
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131     1.767    shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.246ns (55.498%)  route 0.197ns (44.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  shift_reg[4]/Q
                         net (fo=1, routed)           0.197     1.981    shift[4]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.098     2.079 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     2.079    p_1_in[5]
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.121     1.757    shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.208ns (40.296%)  route 0.308ns (59.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  shift_reg[5]/Q
                         net (fo=1, routed)           0.308     2.108    shift[5]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.044     2.152 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     2.152    p_1_in[6]
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131     1.767    shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.247ns (44.209%)  route 0.312ns (55.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  shift_reg[6]/Q
                         net (fo=1, routed)           0.312     2.095    shift[6]
    SLICE_X64Y90         LUT3 (Prop_lut3_I0_O)        0.099     2.194 r  shift[7]_i_2/O
                         net (fo=1, routed)           0.000     2.194    p_1_in[7]
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C
                         clock pessimism             -0.524     1.636    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131     1.767    shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y90    shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y90    shift_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 4.165ns (71.286%)  route 1.678ns (28.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.622     5.441    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.478     5.919 r  shift_reg[7]/Q
                         net (fo=1, routed)           1.678     7.597    Q_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.687    11.284 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    11.284    Q
    L2                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.418ns (81.229%)  route 0.328ns (18.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.590     1.636    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.784 r  shift_reg[7]/Q
                         net (fo=1, routed)           0.328     2.111    Q_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.381 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000     3.381    Q
    L2                                                                r  Q (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.589ns (25.198%)  route 4.717ns (74.802%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           4.717     6.182    d_IBUF[3]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.306 r  shift[3]_i_1/O
                         net (fo=1, routed)           0.000     6.306    p_1_in[3]
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 sh_ldn
                            (input port)
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.210ns  (logic 1.614ns (25.991%)  route 4.596ns (74.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sh_ldn (IN)
                         net (fo=0)                   0.000     0.000    sh_ldn
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sh_ldn_IBUF_inst/O
                         net (fo=8, routed)           4.596     6.053    sh_ldn_IBUF
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.157     6.210 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     6.210    p_1_in[6]
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C

Slack:                    inf
  Source:                 sh_ldn
                            (input port)
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.177ns  (logic 1.581ns (25.596%)  route 4.596ns (74.404%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sh_ldn (IN)
                         net (fo=0)                   0.000     0.000    sh_ldn
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sh_ldn_IBUF_inst/O
                         net (fo=8, routed)           4.596     6.053    sh_ldn_IBUF
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.177 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     6.177    p_1_in[5]
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C

Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.572ns (25.702%)  route 4.545ns (74.298%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           4.545     5.993    d_IBUF[1]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.124     6.117 r  shift[1]_i_1/O
                         net (fo=1, routed)           0.000     6.117    p_1_in[1]
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C

Slack:                    inf
  Source:                 sh_ldn
                            (input port)
  Destination:            shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.017ns  (logic 1.610ns (26.756%)  route 4.407ns (73.244%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sh_ldn (IN)
                         net (fo=0)                   0.000     0.000    sh_ldn
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sh_ldn_IBUF_inst/O
                         net (fo=8, routed)           4.407     5.864    sh_ldn_IBUF
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.153     6.017 r  shift[4]_i_1/O
                         net (fo=1, routed)           0.000     6.017    p_1_in[4]
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.622ns (27.131%)  route 4.356ns (72.869%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           4.356     5.826    d_IBUF[2]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.152     5.978 r  shift[2]_i_1/O
                         net (fo=1, routed)           0.000     5.978    p_1_in[2]
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 sh_ldn
                            (input port)
  Destination:            shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.605ns (27.373%)  route 4.258ns (72.627%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sh_ldn (IN)
                         net (fo=0)                   0.000     0.000    sh_ldn
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sh_ldn_IBUF_inst/O
                         net (fo=8, routed)           4.258     5.715    sh_ldn_IBUF
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.148     5.863 r  shift[7]_i_2/O
                         net (fo=1, routed)           0.000     5.863    p_1_in[7]
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C

Slack:                    inf
  Source:                 sh_ldn
                            (input port)
  Destination:            shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.581ns (27.075%)  route 4.258ns (72.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  sh_ldn (IN)
                         net (fo=0)                   0.000     0.000    sh_ldn
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sh_ldn_IBUF_inst/O
                         net (fo=8, routed)           4.258     5.715    sh_ldn_IBUF
    SLICE_X64Y90         LUT3 (Prop_lut3_I1_O)        0.124     5.839 r  shift[0]_i_1/O
                         net (fo=1, routed)           0.000     5.839    p_1_in[0]
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.412ns  (logic 1.572ns (46.091%)  route 1.839ns (53.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.666    resetn_IBUF
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.790 r  shift[7]_i_1/O
                         net (fo=8, routed)           0.622     3.412    p_0_in
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.412ns  (logic 1.572ns (46.091%)  route 1.839ns (53.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.666    resetn_IBUF
    SLICE_X64Y88         LUT1 (Prop_lut1_I0_O)        0.124     2.790 r  shift[7]_i_1/O
                         net (fo=8, routed)           0.622     3.412    p_0_in
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.504     5.130    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[1]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[4]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C

Slack:                    inf
  Source:                 clken
                            (input port)
  Destination:            shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.224ns (34.608%)  route 0.423ns (65.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  clken (IN)
                         net (fo=0)                   0.000     0.000    clken
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  clken_IBUF_inst/O
                         net (fo=8, routed)           0.423     0.646    clken_IBUF
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[7]/C

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.263ns (39.110%)  route 0.410ns (60.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  d_IBUF[5]_inst/O
                         net (fo=1, routed)           0.410     0.628    d_IBUF[5]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.673 r  shift[5]_i_1/O
                         net (fo=1, routed)           0.000     0.673    p_1_in[5]
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[5]/C

Slack:                    inf
  Source:                 d[6]
                            (input port)
  Destination:            shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.268ns (39.672%)  route 0.408ns (60.328%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  d[6] (IN)
                         net (fo=0)                   0.000     0.000    d[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  d_IBUF[6]_inst/O
                         net (fo=1, routed)           0.408     0.628    d_IBUF[6]
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.048     0.676 r  shift[6]_i_1/O
                         net (fo=1, routed)           0.000     0.676    p_1_in[6]
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.860     2.160    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  shift_reg[6]/C





