<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Kactus210:43:05 17.06.2014-->
<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
	<spirit:vendor>ARM</spirit:vendor>
	<spirit:library>ip</spirit:library>
	<spirit:name>processing_system7_0</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>M_AXI_GP0</spirit:name>
			<spirit:displayName>M_AXI_GP0</spirit:displayName>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axilite" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axilite.absDef" spirit:version="1.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>M_AXI_GP1</spirit:name>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axilite" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axilite.absDef" spirit:version="1.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>S_AXI_HP0</spirit:name>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>S_AXI_HP1</spirit:name>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>S_AXI_HP2</spirit:name>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>S_AXI_HP3</spirit:name>
			<spirit:busType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="ARM" spirit:library="bus" spirit:name="axi4.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>rtl</spirit:name>
				<spirit:envIdentifier>::</spirit:envIdentifier>
			</spirit:view>
			<spirit:view>
				<spirit:name>structural</spirit:name>
				<spirit:envIdentifier></spirit:envIdentifier>
				<spirit:hierarchyRef spirit:vendor="ARM" spirit:library="ip" spirit:name="processing_system7.designcfg" spirit:version="1.0"/>
			</spirit:view>
		</spirit:views>
<spirit:ports>
	<spirit:port>
		<spirit:name>MIO</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>53</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>PS_SRSTB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>PS_CLK</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>PS_PORB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_Clk</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_Clk_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_CKE</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_CS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_RAS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_CAS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_WEB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>out</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_BankAddr</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>2</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_Addr</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>14</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_ODT</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_DRSTB</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_DQ</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>31</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_DM</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_DQS</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_DQS_n</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:vector>
				<spirit:left>3</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_VRN</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>DDR_VRP</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>inout</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>FCLK_CLK0</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>FCLK_CLK1</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>FCLK_CLK2</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>FCLK_RESET0_N</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>FCLK_RESET1_N</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>M_AXI_GP0_ACLK</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>S_AXI_HP0_ACLK</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>S_AXI_HP2_ACLK</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
	<spirit:port>
		<spirit:name>IRQ_F2P</spirit:name>
		<spirit:wire spirit:allLogicalDirectionsAllowed="false">
			<spirit:direction>in</spirit:direction>
			<spirit:vector>
				<spirit:left>15</spirit:left>
				<spirit:right>0</spirit:right>
			</spirit:vector>
			<spirit:wireTypeDefs>
				<spirit:wireTypeDef>
				<spirit:typeName spirit:constrained="false">std_logic_vector</spirit:typeName>
				<spirit:typeDefinition>IEEE.std_logic_1164.all</spirit:typeDefinition>
				<spirit:viewNameRef>flat</spirit:viewNameRef>
				<spirit:viewNameRef>hierarchical</spirit:viewNameRef>
			</spirit:wireTypeDef>
		</spirit:wireTypeDefs>
	</spirit:wire>
	<spirit:vendorExtensions/>
	</spirit:port>
</spirit:ports>


	</spirit:model>
<spirit:parameters>
	<spirit:parameter>
		<spirit:name>INSTANCE</spirit:name>
		<spirit:value>processing_system7_0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>HW_VER</spirit:name>
		<spirit:value>3.00.a</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_DDR_RAM_HIGHADDR</spirit:name>
		<spirit:value>0x1FFFFFFF</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_CAN0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_CAN1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_ENET0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_ENET1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_I2C0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_I2C1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_PJTAG</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_SDIO0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_SDIO1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_SPI0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_SPI1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_SRAM_INT</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_TRACE</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_TTC0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_TTC1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_UART0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_UART1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_MODEM_UART0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_MODEM_UART1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_USB0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_USB1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_EMIO_WDT</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_QSPI</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_SMC</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_CAN0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_CAN1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_ENET0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_ENET1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_I2C0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_I2C1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_PJTAG</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_SDIO0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_SDIO1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_SPI0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_SPI1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_TRACE</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_TTC0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_TTC1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_UART0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_UART1</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_MODEM_UART0</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_MODEM_UART1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_USB0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_USB1</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_WDT</spirit:name>
		<spirit:value>0</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_DDR</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_FCLK_CLK0_FREQ</spirit:name>
		<spirit:value>100000000</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_FCLK_CLK1_FREQ</spirit:name>
		<spirit:value>200000000</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_FCLK_CLK2_FREQ</spirit:name>
		<spirit:value>200000000</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_FCLK_CLK3_FREQ</spirit:name>
		<spirit:value>76923080</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_USE_M_AXI_GP0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_USE_S_AXI_HP0</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_USE_S_AXI_HP2</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_INTERCONNECT_S_AXI_HP0_MASTERS</spirit:name>
		<spirit:value>axi_vdma_0.M_AXI_MM2S</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_INTERCONNECT_S_AXI_HP2_MASTERS</spirit:name>
		<spirit:value>axi_dma_i2s.M_AXI_MM2S  axi_dma_i2s.M_AXI_SG  axi_dma_i2s.M_AXI_S2MM</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EN_GPIO</spirit:name>
		<spirit:value>1</spirit:value>
	</spirit:parameter>
	<spirit:parameter>
		<spirit:name>C_EMIO_GPIO_WIDTH</spirit:name>
		<spirit:value>64</spirit:value>
	</spirit:parameter>
</spirit:parameters>


	<spirit:vendorExtensions>
		<kactus2:extensions>
			<kactus2:kts_attributes>
				<kactus2:kts_productHier>SoC</kactus2:kts_productHier>
				<kactus2:kts_implementation>HW</kactus2:kts_implementation>
				<kactus2:kts_firmness>Template</kactus2:kts_firmness>
			</kactus2:kts_attributes>
		</kactus2:extensions>
	</spirit:vendorExtensions>
</spirit:component>
