/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire [14:0] _05_;
  reg [6:0] _06_;
  wire [6:0] _07_;
  wire [13:0] _08_;
  wire [4:0] _09_;
  wire [4:0] _10_;
  wire [18:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~((_00_ | _00_) & celloutsig_0_2z);
  assign celloutsig_0_34z = ~((in_data[68] | _01_) & (celloutsig_0_24z[2] | _02_));
  assign celloutsig_1_7z = ~((in_data[188] | celloutsig_1_6z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[1] | celloutsig_0_1z[1]) & (celloutsig_0_1z[3] | in_data[22]));
  assign celloutsig_0_13z = in_data[62] | celloutsig_0_0z;
  assign celloutsig_0_22z = _03_ | celloutsig_0_4z;
  assign celloutsig_1_19z = { _04_[14:2], celloutsig_1_12z, celloutsig_1_2z } + { _05_[14:13], celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_1_4z[4:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  reg [6:0] _20_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _20_ <= 7'h00;
    else _20_ <= { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z };
  assign { _07_[6:2], _05_[14:13] } = _20_;
  reg [13:0] _21_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 14'h0000;
    else _21_ <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, _06_, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _08_[13], _04_[14:2] } = _21_;
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _22_ <= 5'h00;
    else _22_ <= celloutsig_0_5z[6:2];
  assign { _09_[4:3], _03_, _09_[1], _02_ } = _22_;
  reg [4:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _23_ <= 5'h00;
    else _23_ <= { _09_[4:3], _03_, _09_[1], _02_ };
  assign { _10_[4:1], _00_ } = _23_;
  reg [18:0] _24_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _24_ <= 19'h00000;
    else _24_ <= { in_data[89:87], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, _10_[4:1], _00_, celloutsig_0_15z };
  assign { _11_[18:2], _01_, _11_[0] } = _24_;
  assign celloutsig_0_3z = in_data[60:53] / { 1'h1, in_data[34:29], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[49:35] === in_data[89:75];
  assign celloutsig_1_2z = { in_data[126:121], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } === in_data[140:127];
  assign celloutsig_1_3z = { in_data[173], celloutsig_1_1z, celloutsig_1_0z } === in_data[170:168];
  assign celloutsig_1_12z = { in_data[108:97], _06_, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, _07_[6:2], _05_[14:13], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z } === { in_data[135:121], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, _07_[6:2], _05_[14:13], celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_35z = ! { _09_[3], _03_, _09_[1], _02_ };
  assign celloutsig_1_10z = { _06_[6:3], celloutsig_1_0z } < celloutsig_1_4z[5:1];
  assign celloutsig_1_6z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_4z = in_data[108:103] % { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] % { 1'h1, in_data[18:17] };
  assign celloutsig_0_1z = { in_data[2:0], celloutsig_0_0z } % { 1'h1, in_data[48], celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_18z = - celloutsig_1_4z[5:1];
  assign celloutsig_1_0z = in_data[114:112] !== in_data[148:146];
  assign celloutsig_0_4z = { in_data[5:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } !== { celloutsig_0_1z[2:0], celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[131];
  assign celloutsig_1_9z = _06_[0] & celloutsig_1_6z;
  assign celloutsig_1_13z = celloutsig_1_2z & celloutsig_1_6z;
  assign celloutsig_1_8z = | { _06_, in_data[120] };
  assign celloutsig_0_15z = | { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z[5:0], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_3z[7:6], celloutsig_0_0z, celloutsig_0_1z } ^ in_data[68:62];
  assign celloutsig_0_24z = { _10_[2:1], _00_, celloutsig_0_22z } ^ in_data[90:87];
  assign _04_[1:0] = { celloutsig_1_12z, celloutsig_1_2z };
  assign _05_[12:0] = { celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z };
  assign _07_[1:0] = _05_[14:13];
  assign _08_[12:0] = _04_[14:2];
  assign { _09_[2], _09_[0] } = { _03_, _02_ };
  assign _10_[0] = _00_;
  assign _11_[1] = _01_;
  assign { out_data[132:128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
