# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Work\intelFPGA\Quartus_projects\QMTECH_Project01_Test_Led\Project01_Test_Led.csv
# Generated on: Sat Jan 11 00:27:42 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Live I/O Check Error,Differential Pair,Strict Preservation
clk,Input,PIN_T2,2,B2_N0,3.0-V LVTTL,,,,,,
led,Output,PIN_E3,1,B1_N0,3.0-V LVTTL,,,,,,
rst_n,Input,PIN_J4,1,B1_N1,3.0-V LVTTL,,,,,,
