{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:05:39 2013 " "Info: Processing started: Sun Dec 01 17:05:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Dlec -c Dlec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Dlec -c Dlec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2~5 " "Warning: Node \"inst2~5\" is a latch" {  } { { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Ck " "Info: Assuming node \"Ck\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 128 0 168 144 "Ck" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2~5 D Ck 6.723 ns register " "Info: tsu for register \"inst2~5\" (data pin = \"D\", clock pin = \"Ck\") is 6.723 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.857 ns + Longest pin register " "Info: + Longest pin to register delay is 7.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns D 1 PIN PIN_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 0 168 72 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.472 ns) + CELL(0.521 ns) 7.857 ns inst2~5 2 REG LCCOMB_X4_Y1_N2 2 " "Info: 2: + IC(6.472 ns) + CELL(0.521 ns) = 7.857 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { D inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 17.63 % ) " "Info: Total cell delay = 1.385 ns ( 17.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.472 ns ( 82.37 % ) " "Info: Total interconnect delay = 6.472 ns ( 82.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { D inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { D {} D~combout {} inst2~5 {} } { 0.000ns 0.000ns 6.472ns } { 0.000ns 0.864ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.041 ns + " "Info: + Micro setup delay of destination is 1.041 ns" {  } { { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.175 ns - Shortest register " "Info: - Shortest clock path from clock \"Ck\" to destination register is 2.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Ck 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 128 0 168 144 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.178 ns) 2.175 ns inst2~5 2 REG LCCOMB_X4_Y1_N2 2 " "Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.051 ns ( 48.32 % ) " "Info: Total cell delay = 1.051 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 51.68 % ) " "Info: Total interconnect delay = 1.124 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { D inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { D {} D~combout {} inst2~5 {} } { 0.000ns 0.000ns 6.472ns } { 0.000ns 0.864ns 0.521ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Ck notQ inst2~5 6.781 ns register " "Info: tco from clock \"Ck\" to destination pin \"notQ\" through register \"inst2~5\" is 6.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.175 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to source register is 2.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Ck 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 128 0 168 144 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.178 ns) 2.175 ns inst2~5 2 REG LCCOMB_X4_Y1_N2 2 " "Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.051 ns ( 48.32 % ) " "Info: Total cell delay = 1.051 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 51.68 % ) " "Info: Total interconnect delay = 1.124 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.606 ns + Longest register pin " "Info: + Longest register to pin delay is 4.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2~5 1 REG LCCOMB_X4_Y1_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 0.827 ns inst3 2 COMB LCCOMB_X4_Y1_N0 1 " "Info: 2: + IC(0.306 ns) + CELL(0.521 ns) = 0.827 ns; Loc. = LCCOMB_X4_Y1_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { inst2~5 inst3 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 168 448 512 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(2.995 ns) 4.606 ns notQ 3 PIN PIN_V4 0 " "Info: 3: + IC(0.784 ns) + CELL(2.995 ns) = 4.606 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'notQ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { inst3 notQ } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 184 608 784 200 "notQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.516 ns ( 76.34 % ) " "Info: Total cell delay = 3.516 ns ( 76.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 23.66 % ) " "Info: Total interconnect delay = 1.090 ns ( 23.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { inst2~5 inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { inst2~5 {} inst3 {} notQ {} } { 0.000ns 0.306ns 0.784ns } { 0.000ns 0.521ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.606 ns" { inst2~5 inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.606 ns" { inst2~5 {} inst3 {} notQ {} } { 0.000ns 0.306ns 0.784ns } { 0.000ns 0.521ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D notQ 11.290 ns Longest " "Info: Longest tpd from source pin \"D\" to destination pin \"notQ\" is 11.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns D 1 PIN PIN_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 0 168 72 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.469 ns) + CELL(0.178 ns) 7.511 ns inst3 2 COMB LCCOMB_X4_Y1_N0 1 " "Info: 2: + IC(6.469 ns) + CELL(0.178 ns) = 7.511 ns; Loc. = LCCOMB_X4_Y1_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.647 ns" { D inst3 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 168 448 512 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(2.995 ns) 11.290 ns notQ 3 PIN PIN_V4 0 " "Info: 3: + IC(0.784 ns) + CELL(2.995 ns) = 11.290 ns; Loc. = PIN_V4; Fanout = 0; PIN Node = 'notQ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.779 ns" { inst3 notQ } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 184 608 784 200 "notQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.037 ns ( 35.76 % ) " "Info: Total cell delay = 4.037 ns ( 35.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.253 ns ( 64.24 % ) " "Info: Total interconnect delay = 7.253 ns ( 64.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.290 ns" { D inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.290 ns" { D {} D~combout {} inst3 {} notQ {} } { 0.000ns 0.000ns 6.469ns 0.784ns } { 0.000ns 0.864ns 0.178ns 2.995ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst2~5 D Ck -5.682 ns register " "Info: th for register \"inst2~5\" (data pin = \"D\", clock pin = \"Ck\") is -5.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.175 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to destination register is 2.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Ck 1 CLK PIN_AA5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 2; CLK Node = 'Ck'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 128 0 168 144 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.178 ns) 2.175 ns inst2~5 2 REG LCCOMB_X4_Y1_N2 2 " "Info: 2: + IC(1.124 ns) + CELL(0.178 ns) = 2.175 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.051 ns ( 48.32 % ) " "Info: Total cell delay = 1.051 ns ( 48.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 51.68 % ) " "Info: Total interconnect delay = 1.124 ns ( 51.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns D 1 PIN PIN_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_Y18; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 0 168 72 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.472 ns) + CELL(0.521 ns) 7.857 ns inst2~5 2 REG LCCOMB_X4_Y1_N2 2 " "Info: 2: + IC(6.472 ns) + CELL(0.521 ns) = 7.857 ns; Loc. = LCCOMB_X4_Y1_N2; Fanout = 2; REG Node = 'inst2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { D inst2~5 } "NODE_NAME" } } { "Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 17.63 % ) " "Info: Total cell delay = 1.385 ns ( 17.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.472 ns ( 82.37 % ) " "Info: Total interconnect delay = 6.472 ns ( 82.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { D inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { D {} D~combout {} inst2~5 {} } { 0.000ns 0.000ns 6.472ns } { 0.000ns 0.864ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { Ck inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { Ck {} Ck~combout {} inst2~5 {} } { 0.000ns 0.000ns 1.124ns } { 0.000ns 0.873ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { D inst2~5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { D {} D~combout {} inst2~5 {} } { 0.000ns 0.000ns 6.472ns } { 0.000ns 0.864ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:05:41 2013 " "Info: Processing ended: Sun Dec 01 17:05:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
