Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb  9 18:23:46 2023
| Host         : LAPTOP-O6G6O33P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tenthirty_control_sets_placed.rpt
| Design       : tenthirty
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              51 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+------------------+------------------+----------------+--------------+
|  dis_clk_BUFG  | seg7_temp[0][3]_i_1_n_0      | inst_LUT/rst_n   |                2 |              4 |         2.00 |
|  dis_clk_BUFG  | seg7_temp[2][3]_i_1_n_0      | inst_LUT/rst_n   |                3 |              4 |         1.33 |
|  dis_clk_BUFG  | seg7_temp[1][3]_i_1_n_0      | inst_LUT/rst_n   |                2 |              4 |         2.00 |
|  dis_clk_BUFG  | seg7[3]_i_1_n_0              | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  dis_clk_BUFG  | seg7_temp[3][3]_i_1_n_0      | inst_LUT/rst_n   |                2 |              4 |         2.00 |
|  dis_clk_BUFG  | seg7_temp[7][3]_i_1_n_0      | inst_LUT/rst_n   |                4 |              4 |         1.00 |
|  dis_clk_BUFG  | dis_cnt[2]                   | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  dis_clk_BUFG  | seg7_temp[4][3]_i_1_n_0      | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | playerCards_rf[2][3]_i_1_n_0 | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | playerCards_rf[4][3]_i_1_n_0 | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | playerCards_rf[1][3]_i_1_n_0 | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | playerCards_rf[3][3]_i_1_n_0 | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | playerCards_rf               | inst_LUT/rst_n   |                1 |              4 |         4.00 |
|  d_clk_BUFG    | currentCard_cnt0             | inst_LUT/rst_n   |                1 |              5 |         5.00 |
|  dis_clk_BUFG  | seg7_temp[5][2]_i_1_n_0      | inst_LUT/rst_n   |                2 |              6 |         3.00 |
|  d_clk_BUFG    | inst_LUT/pip                 | inst_LUT/rst_n   |                3 |              6 |         2.00 |
|  d_clk_BUFG    | playerPoints_ff[7]_i_1_n_0   | inst_LUT/rst_n   |                2 |              8 |         4.00 |
|  d_clk_BUFG    | housePoints_ff[7]_i_1_n_0    | inst_LUT/rst_n   |                2 |              8 |         4.00 |
|  d_clk_BUFG    |                              | inst_LUT/rst_n   |                7 |             12 |         1.71 |
|  dis_clk_BUFG  |                              | inst_LUT/rst_n   |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                              | inst_LUT/rst_n   |                7 |             25 |         3.57 |
+----------------+------------------------------+------------------+------------------+----------------+--------------+


