// Seed: 1676320679
module module_0 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    input wand id_4,
    output supply0 id_5,
    input wor id_6,
    output tri id_7
    , id_42,
    output wand id_8,
    input wand id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12,
    output tri id_13,
    input tri id_14,
    input tri0 id_15,
    output tri1 id_16,
    input wor id_17,
    output uwire id_18,
    input uwire id_19,
    input wand id_20,
    output tri0 id_21,
    input wor id_22,
    output supply1 id_23,
    output tri0 id_24,
    input wand id_25,
    output uwire id_26,
    input wand id_27,
    input wand id_28,
    output wire id_29,
    input tri id_30,
    input uwire id_31,
    output uwire id_32,
    output wire id_33,
    input uwire id_34,
    input uwire id_35,
    input uwire id_36,
    input tri id_37
    , id_43,
    output supply0 id_38,
    input wand id_39,
    output tri1 id_40
);
  assign id_8 = id_19;
  tri0 id_44 = (id_6 & 1);
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wire  id_3
    , id_8,
    output wire  id_4,
    output wand  id_5,
    output tri0  id_6
);
  integer id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1,
      id_1,
      id_5,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5
  );
  assign id_6 = ~id_8;
endmodule
