/// Auto-generated register definitions for SPI0
/// Device: ATSAME70N21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70n21::spi0 {

// ============================================================================
// SPI0 - Serial Peripheral Interface
// Base Address: 0x40008000
// ============================================================================

/// SPI0 Register Structure
struct SPI0_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Receive Data Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t RDR;

    /// Transmit Data Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t TDR;

    /// Status Register
    /// Offset: 0x0010
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t IMR;
    uint8_t RESERVED_0020[16]; ///< Reserved

    /// Chip Select Register 0
    /// Offset: 0x0030
    volatile uint32_t CSR[4];
    uint8_t RESERVED_0034[176]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(SPI0_Registers) >= 236, "SPI0_Registers size mismatch");

/// SPI0 peripheral instance
constexpr SPI0_Registers* SPI0 = 
    reinterpret_cast<SPI0_Registers*>(0x40008000);

}  // namespace alloy::hal::atmel::same70::atsame70n21::spi0
