// Seed: 40372649
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply1 id_1;
  assign id_1 = 1 & -1 == id_2;
  parameter id_3 = 1;
  assign id_1 = 1 == id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : 1] id_5 = id_4;
endmodule
module module_2 #(
    parameter id_4 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  module_0 modCall_1 (
      id_1,
      id_7
  );
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  output reg id_2;
  inout wire id_1;
  wire id_9;
  always_ff @(posedge 1'b0) id_2 = id_8;
  logic id_10 = id_1;
  assign id_3[id_4] = -1;
endmodule
