|projeto4
scl <= I2C_READ_verilog:inst31.scl
clock => I2C_READ_verilog:inst31.clk
clock => lcd:inst.clk
clock => MUX_controle:inst50.clk
clock => ir_verilog:inst22.clk
clock => lcd_temp:inst47.clk
clock => SEG_D_verilog:inst1.clk
clock => divisordeclock:inst13.clk_in
clock => Mux:inst42.clk
clock => alarme:inst0394850395834853098538309848950345834098609484056.clk50mhz
clock => alarme:inst44.clk50mhz
clock => alarme:inst45.clk50mhz
clock => divisordeclock:inst12.clk_in
clock => relogio:inst43.clk50mhz
clock => Bloco_de_musicas:inst3.clock
rst_n => I2C_READ_verilog:inst31.rst_n
rst_n => SEG_D_verilog:inst1.rst_n
sda <> I2C_READ_verilog:inst31.sda
lcd_rw <= lcd:inst.lcd_rw_out
key[1] => ir_verilog:inst22.rst_n
key[2] => ~NO_FANOUT~
key[3] => ~NO_FANOUT~
key[4] => ~NO_FANOUT~
IR => ir_verilog:inst22.IR
lcd_rs <= lcd:inst.lcd_rs_out
lcd_en <= lcd:inst.lcd_ena_out
buzzer <= Bloco_de_musicas:inst3.buzzer_placa
dig[1] <= SEG_D_verilog:inst1.dig[1]
dig[2] <= SEG_D_verilog:inst1.dig[2]
dig[3] <= SEG_D_verilog:inst1.dig[3]
dig[4] <= SEG_D_verilog:inst1.dig[4]
lcd_d[0] <= lcd:inst.lcd_d_out[0]
lcd_d[1] <= lcd:inst.lcd_d_out[1]
lcd_d[2] <= lcd:inst.lcd_d_out[2]
lcd_d[3] <= lcd:inst.lcd_d_out[3]
lcd_d[4] <= lcd:inst.lcd_d_out[4]
lcd_d[5] <= lcd:inst.lcd_d_out[5]
lcd_d[6] <= lcd:inst.lcd_d_out[6]
lcd_d[7] <= lcd:inst.lcd_d_out[7]
led[1] <= comparador1.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= comparador2.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= comparador3.DB_MAX_OUTPUT_PORT_TYPE
led[4] <= play_pause.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= SEG_D_verilog:inst1.seg[0]
seg[1] <= SEG_D_verilog:inst1.seg[1]
seg[2] <= SEG_D_verilog:inst1.seg[2]
seg[3] <= SEG_D_verilog:inst1.seg[3]
seg[4] <= SEG_D_verilog:inst1.seg[4]
seg[5] <= SEG_D_verilog:inst1.seg[5]
seg[6] <= SEG_D_verilog:inst1.seg[6]
seg[7] <= SEG_D_verilog:inst1.seg[7]


|projeto4|I2C_READ_verilog:inst31
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => sda_link.CLK
clk => sda_r.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => data_r[8].CLK
clk => data_r[9].CLK
clk => data_r[10].CLK
clk => data_r[11].CLK
clk => data_r[12].CLK
clk => data_r[13].CLK
clk => data_r[14].CLK
clk => data_r[15].CLK
clk => timer_cnt[0].CLK
clk => timer_cnt[1].CLK
clk => timer_cnt[2].CLK
clk => timer_cnt[3].CLK
clk => timer_cnt[4].CLK
clk => timer_cnt[5].CLK
clk => timer_cnt[6].CLK
clk => timer_cnt[7].CLK
clk => timer_cnt[8].CLK
clk => timer_cnt[9].CLK
clk => timer_cnt[10].CLK
clk => timer_cnt[11].CLK
clk => timer_cnt[12].CLK
clk => timer_cnt[13].CLK
clk => timer_cnt[14].CLK
clk => timer_cnt[15].CLK
clk => timer_cnt[16].CLK
clk => timer_cnt[17].CLK
clk => timer_cnt[18].CLK
clk => timer_cnt[19].CLK
clk => timer_cnt[20].CLK
clk => timer_cnt[21].CLK
clk => timer_cnt[22].CLK
clk => timer_cnt[23].CLK
clk => timer_cnt[24].CLK
clk => timer_cnt[25].CLK
clk => scl~reg0.CLK
clk => scl_cnt[0].CLK
clk => scl_cnt[1].CLK
clk => scl_cnt[2].CLK
clk => scl_cnt[3].CLK
clk => scl_cnt[4].CLK
clk => scl_cnt[5].CLK
clk => scl_cnt[6].CLK
clk => scl_cnt[7].CLK
clk => estado~10.DATAIN
clk => cnt~1.DATAIN
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => addr_reg[0].ACLR
rst_n => addr_reg[1].ACLR
rst_n => addr_reg[2].ACLR
rst_n => addr_reg[3].ACLR
rst_n => addr_reg[4].ACLR
rst_n => addr_reg[5].ACLR
rst_n => addr_reg[6].ACLR
rst_n => addr_reg[7].ACLR
rst_n => sda_link.PRESET
rst_n => sda_r.PRESET
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => data_r[8].ACLR
rst_n => data_r[9].ACLR
rst_n => data_r[10].ACLR
rst_n => data_r[11].ACLR
rst_n => data_r[12].ACLR
rst_n => data_r[13].ACLR
rst_n => data_r[14].ACLR
rst_n => data_r[15].ACLR
rst_n => scl~reg0.ACLR
rst_n => scl_cnt[0].ACLR
rst_n => scl_cnt[1].ACLR
rst_n => scl_cnt[2].ACLR
rst_n => scl_cnt[3].ACLR
rst_n => scl_cnt[4].ACLR
rst_n => scl_cnt[5].ACLR
rst_n => scl_cnt[6].ACLR
rst_n => scl_cnt[7].ACLR
rst_n => timer_cnt[0].ACLR
rst_n => timer_cnt[1].ACLR
rst_n => timer_cnt[2].ACLR
rst_n => timer_cnt[3].ACLR
rst_n => timer_cnt[4].ACLR
rst_n => timer_cnt[5].ACLR
rst_n => timer_cnt[6].ACLR
rst_n => timer_cnt[7].ACLR
rst_n => timer_cnt[8].ACLR
rst_n => timer_cnt[9].ACLR
rst_n => timer_cnt[10].ACLR
rst_n => timer_cnt[11].ACLR
rst_n => timer_cnt[12].ACLR
rst_n => timer_cnt[13].ACLR
rst_n => timer_cnt[14].ACLR
rst_n => timer_cnt[15].ACLR
rst_n => timer_cnt[16].ACLR
rst_n => timer_cnt[17].ACLR
rst_n => timer_cnt[18].ACLR
rst_n => timer_cnt[19].ACLR
rst_n => timer_cnt[20].ACLR
rst_n => timer_cnt[21].ACLR
rst_n => timer_cnt[22].ACLR
rst_n => timer_cnt[23].ACLR
rst_n => timer_cnt[24].ACLR
rst_n => timer_cnt[25].ACLR
rst_n => estado~12.DATAIN
rst_n => cnt~3.DATAIN
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
data[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE


|projeto4|lcd:inst
lcd_rw_out <= LCD_Controle:inst1.rw
clk => LCD_Controle:inst1.clk
clk => lcd_logic:inst.clk
botao => lcd_logic:inst.iniciar_relogio
clock_pisca => lcd_logic:inst.clock_piscar
centena => lcd_logic:inst.centena
relogio => lcd_logic:inst.relogio_ativo
alarme1 => lcd_logic:inst.alarme1_ativo
alarme2 => lcd_logic:inst.alarme2_ativo
alarme3 => lcd_logic:inst.alarme3_ativo
ajuste => lcd_logic:inst.ajuste
decimo[0] => lcd_logic:inst.decimo[0]
decimo[1] => lcd_logic:inst.decimo[1]
decimo[2] => lcd_logic:inst.decimo[2]
decimo[3] => lcd_logic:inst.decimo[3]
dezena[0] => lcd_logic:inst.dezena[0]
dezena[1] => lcd_logic:inst.dezena[1]
dezena[2] => lcd_logic:inst.dezena[2]
dezena[3] => lcd_logic:inst.dezena[3]
saidas[0] => lcd_logic:inst.hora[0]
saidas[1] => lcd_logic:inst.hora[1]
saidas[2] => lcd_logic:inst.hora[2]
saidas[3] => lcd_logic:inst.hora[3]
saidas[4] => lcd_logic:inst.hora[4]
saidas[5] => lcd_logic:inst.hora[5]
saidas[6] => lcd_logic:inst.hora[6]
saidas[7] => lcd_logic:inst.hora[7]
saidas[8] => lcd_logic:inst.hora[8]
saidas[9] => lcd_logic:inst.hora[9]
saidas[10] => lcd_logic:inst.hora[10]
saidas[11] => lcd_logic:inst.hora[11]
saidas[12] => lcd_logic:inst.hora[12]
saidas[13] => lcd_logic:inst.hora[13]
saidas[14] => lcd_logic:inst.hora[14]
saidas[15] => lcd_logic:inst.hora[15]
saidas[16] => lcd_logic:inst.hora[16]
saidas[17] => lcd_logic:inst.hora[17]
saidas[18] => lcd_logic:inst.hora[18]
saidas[19] => lcd_logic:inst.hora[19]
saidas[20] => lcd_logic:inst.hora[20]
saidas[21] => lcd_logic:inst.hora[21]
saidas[22] => lcd_logic:inst.hora[22]
saidas[23] => lcd_logic:inst.hora[23]
seletor_dig[0] => lcd_logic:inst.seletor_dig[0]
seletor_dig[1] => lcd_logic:inst.seletor_dig[1]
seletor_dig[2] => lcd_logic:inst.seletor_dig[2]
unidade[0] => lcd_logic:inst.unidade[0]
unidade[1] => lcd_logic:inst.unidade[1]
unidade[2] => lcd_logic:inst.unidade[2]
unidade[3] => lcd_logic:inst.unidade[3]
lcd_rs_out <= LCD_Controle:inst1.rs
lcd_ena_out <= LCD_Controle:inst1.e
ativamento <= lcd_logic:inst.ativamento
lcd_d_out[0] <= LCD_Controle:inst1.lcd_data[0]
lcd_d_out[1] <= LCD_Controle:inst1.lcd_data[1]
lcd_d_out[2] <= LCD_Controle:inst1.lcd_data[2]
lcd_d_out[3] <= LCD_Controle:inst1.lcd_data[3]
lcd_d_out[4] <= LCD_Controle:inst1.lcd_data[4]
lcd_d_out[5] <= LCD_Controle:inst1.lcd_data[5]
lcd_d_out[6] <= LCD_Controle:inst1.lcd_data[6]
lcd_d_out[7] <= LCD_Controle:inst1.lcd_data[7]


|projeto4|lcd:inst|LCD_Controle:inst1
clk => e~reg0.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_data[4]~reg0.CLK
clk => lcd_data[5]~reg0.CLK
clk => lcd_data[6]~reg0.CLK
clk => lcd_data[7]~reg0.CLK
clk => rw~reg0.CLK
clk => rs~reg0.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => clk_count[31].CLK
clk => busy~reg0.CLK
clk => estado~1.DATAIN
lcd_enable => rs.OUTPUTSELECT
lcd_enable => rw.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => lcd_data.OUTPUTSELECT
lcd_enable => Selector0.IN3
lcd_enable => Selector35.IN3
lcd_enable => Selector34.IN2
lcd_bus[0] => lcd_data.DATAB
lcd_bus[1] => lcd_data.DATAB
lcd_bus[2] => lcd_data.DATAB
lcd_bus[3] => lcd_data.DATAB
lcd_bus[4] => lcd_data.DATAB
lcd_bus[5] => lcd_data.DATAB
lcd_bus[6] => lcd_data.DATAB
lcd_bus[7] => lcd_data.DATAB
lcd_bus[8] => rw.DATAB
lcd_bus[9] => rs.DATAB
rw <= rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs <= rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|lcd:inst|lcd_logic:inst
clk => lcd_bus[0].CLK
clk => lcd_bus[1].CLK
clk => lcd_bus[2].CLK
clk => lcd_bus[3].CLK
clk => lcd_bus[4].CLK
clk => lcd_bus[5].CLK
clk => lcd_bus[6].CLK
clk => lcd_bus[7].CLK
clk => lcd_bus[8].CLK
clk => lcd_bus[9].CLK
clk => char[0].CLK
clk => char[1].CLK
clk => char[2].CLK
clk => char[3].CLK
clk => char[4].CLK
clk => char[5].CLK
clk => lcd_enable.CLK
clk => aux.CLK
clk => estado~5.DATAIN
lcd_busy => always1.IN1
iniciar_relogio => seletor~3.DATAIN
clock_piscar => always1.IN0
centena => Mux22.IN36
centena => Mux28.IN36
centena => Mux30.IN36
centena => Mux39.IN36
dezena[0] => Mux22.IN37
dezena[0] => Mux28.IN37
dezena[0] => Mux30.IN37
dezena[0] => Mux39.IN37
dezena[1] => Mux21.IN37
dezena[1] => Mux27.IN37
dezena[1] => Mux29.IN37
dezena[1] => Mux38.IN37
dezena[2] => Mux20.IN37
dezena[2] => Mux26.IN37
dezena[2] => Mux37.IN37
dezena[3] => Mux19.IN37
dezena[3] => Mux25.IN37
dezena[3] => Mux36.IN37
unidade[0] => Mux22.IN38
unidade[0] => Mux28.IN38
unidade[0] => Mux30.IN38
unidade[0] => Mux39.IN38
unidade[1] => Mux21.IN38
unidade[1] => Mux27.IN38
unidade[1] => Mux29.IN38
unidade[1] => Mux38.IN38
unidade[2] => Mux20.IN38
unidade[2] => Mux26.IN38
unidade[2] => Mux37.IN38
unidade[3] => Mux19.IN38
unidade[3] => Mux25.IN38
unidade[3] => Mux36.IN38
decimo[0] => Mux22.IN39
decimo[0] => Mux28.IN39
decimo[0] => Mux30.IN39
decimo[0] => Mux39.IN39
decimo[1] => Mux21.IN39
decimo[1] => Mux27.IN39
decimo[1] => Mux29.IN39
decimo[1] => Mux38.IN39
decimo[2] => Mux20.IN39
decimo[2] => Mux26.IN39
decimo[2] => Mux37.IN39
decimo[3] => Mux19.IN39
decimo[3] => Mux25.IN39
decimo[3] => Mux36.IN39
hora[0] => lcd_bus.DATAA
hora[1] => lcd_bus.DATAA
hora[2] => lcd_bus.DATAA
hora[3] => lcd_bus.DATAA
hora[4] => lcd_bus.DATAA
hora[5] => lcd_bus.DATAA
hora[6] => lcd_bus.DATAA
hora[7] => lcd_bus.DATAA
hora[8] => lcd_bus.DATAA
hora[9] => lcd_bus.DATAA
hora[10] => lcd_bus.DATAA
hora[11] => lcd_bus.DATAA
hora[12] => lcd_bus.DATAA
hora[13] => lcd_bus.DATAA
hora[14] => lcd_bus.DATAA
hora[15] => lcd_bus.DATAA
hora[16] => lcd_bus.DATAA
hora[17] => lcd_bus.DATAA
hora[18] => lcd_bus.DATAA
hora[19] => lcd_bus.DATAA
hora[20] => lcd_bus.DATAA
hora[21] => lcd_bus.DATAA
hora[22] => lcd_bus.DATAA
hora[23] => lcd_bus.DATAA
relogio_ativo => always1.IN0
relogio_ativo => always1.IN0
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme1_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme2_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
alarme3_ativo => lcd_bus.OUTPUTSELECT
ajuste => always1.IN1
ajuste => always1.IN1
ajuste => always1.IN1
seletor_dig[0] => Equal0.IN1
seletor_dig[0] => Equal1.IN2
seletor_dig[0] => Equal2.IN1
seletor_dig[0] => Equal3.IN2
seletor_dig[0] => Equal4.IN0
seletor_dig[0] => Equal5.IN2
seletor_dig[1] => Equal0.IN2
seletor_dig[1] => Equal1.IN1
seletor_dig[1] => Equal2.IN0
seletor_dig[1] => Equal3.IN0
seletor_dig[1] => Equal4.IN2
seletor_dig[1] => Equal5.IN1
seletor_dig[2] => Equal0.IN0
seletor_dig[2] => Equal1.IN0
seletor_dig[2] => Equal2.IN2
seletor_dig[2] => Equal3.IN1
seletor_dig[2] => Equal4.IN1
seletor_dig[2] => Equal5.IN0
lcd_ena <= lcd_enable.DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[0] <= lcd_bus[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[1] <= lcd_bus[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[2] <= lcd_bus[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[3] <= lcd_bus[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[4] <= lcd_bus[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[5] <= lcd_bus[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[6] <= lcd_bus[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[7] <= lcd_bus[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[8] <= lcd_bus[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_bar[9] <= lcd_bus[9].DB_MAX_OUTPUT_PORT_TYPE
ativamento <= aux.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|MUX_controle:inst50
led_db[0] => Decoder0.IN7
led_db[0] => Equal0.IN5
led_db[0] => Equal1.IN7
led_db[1] => Decoder0.IN6
led_db[1] => Equal0.IN7
led_db[1] => Equal1.IN2
led_db[2] => Decoder0.IN5
led_db[2] => Equal0.IN6
led_db[2] => Equal1.IN1
led_db[3] => Decoder0.IN4
led_db[3] => Equal0.IN4
led_db[3] => Equal1.IN6
led_db[4] => Decoder0.IN3
led_db[4] => Equal0.IN3
led_db[4] => Equal1.IN5
led_db[5] => Decoder0.IN2
led_db[5] => Equal0.IN2
led_db[5] => Equal1.IN4
led_db[6] => Decoder0.IN1
led_db[6] => Equal0.IN1
led_db[6] => Equal1.IN3
led_db[7] => Decoder0.IN0
led_db[7] => Equal0.IN0
led_db[7] => Equal1.IN0
reset => ~NO_FANOUT~
clk => vol[0]~reg0.CLK
clk => vol[1]~reg0.CLK
clk => defaul~reg0.CLK
clk => play~reg0.CLK
clk => next~reg0.CLK
clk => prev~reg0.CLK
clk => botao[0]~reg0.CLK
clk => botao[1]~reg0.CLK
clk => botao[2]~reg0.CLK
clk => botao[3]~reg0.CLK
clk => botao[4]~reg0.CLK
clk => botao[5]~reg0.CLK
clk => botao[6]~reg0.CLK
clk => botao[7]~reg0.CLK
clk => botao[8]~reg0.CLK
clk => botao[9]~reg0.CLK
clk => aux2.CLK
clk => count.CLK
botao[0] <= botao[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[1] <= botao[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[2] <= botao[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[3] <= botao[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[4] <= botao[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[5] <= botao[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[6] <= botao[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[7] <= botao[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[8] <= botao[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
botao[9] <= botao[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
prev <= prev~reg0.DB_MAX_OUTPUT_PORT_TYPE
next <= next~reg0.DB_MAX_OUTPUT_PORT_TYPE
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE
defaul <= defaul~reg0.DB_MAX_OUTPUT_PORT_TYPE
vol[0] <= vol[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vol[1] <= vol[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
chave_alteracao <= count.DB_MAX_OUTPUT_PORT_TYPE
volmais <= aux2.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|ir_verilog:inst22
clk => comando[0].CLK
clk => comando[1].CLK
clk => comando[2].CLK
clk => comando[3].CLK
clk => comando[4].CLK
clk => comando[5].CLK
clk => comando[6].CLK
clk => comando[7].CLK
clk => error_flag.CLK
clk => get_data[0].CLK
clk => get_data[1].CLK
clk => get_data[2].CLK
clk => get_data[3].CLK
clk => get_data[4].CLK
clk => get_data[5].CLK
clk => get_data[6].CLK
clk => get_data[7].CLK
clk => get_data[8].CLK
clk => get_data[9].CLK
clk => get_data[10].CLK
clk => get_data[11].CLK
clk => get_data[12].CLK
clk => get_data[13].CLK
clk => get_data[14].CLK
clk => get_data[15].CLK
clk => data_cnt[0].CLK
clk => data_cnt[1].CLK
clk => data_cnt[2].CLK
clk => data_cnt[3].CLK
clk => data_cnt[4].CLK
clk => data_cnt[5].CLK
clk => cnt2[0].CLK
clk => cnt2[1].CLK
clk => cnt2[2].CLK
clk => cnt2[3].CLK
clk => cnt2[4].CLK
clk => cnt2[5].CLK
clk => cnt2[6].CLK
clk => cnt2[7].CLK
clk => cnt2[8].CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => led_cs[0]~reg0.CLK
clk => led_cs[1]~reg0.CLK
clk => led_cs[2]~reg0.CLK
clk => led_cs[3]~reg0.CLK
clk => irda_reg2.CLK
clk => irda_reg1.CLK
clk => irda_reg0.CLK
clk => estado_atual~1.DATAIN
rst_n => data_cnt.OUTPUTSELECT
rst_n => data_cnt.OUTPUTSELECT
rst_n => data_cnt.OUTPUTSELECT
rst_n => data_cnt.OUTPUTSELECT
rst_n => data_cnt.OUTPUTSELECT
rst_n => data_cnt.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => get_data.OUTPUTSELECT
rst_n => error_flag.OUTPUTSELECT
rst_n => irda_reg0.OUTPUTSELECT
rst_n => irda_reg1.OUTPUTSELECT
rst_n => irda_reg2.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt1.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => cnt2.OUTPUTSELECT
rst_n => estado_atual.OUTPUTSELECT
rst_n => estado_atual.OUTPUTSELECT
rst_n => estado_atual.OUTPUTSELECT
rst_n => estado_atual.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => comando.OUTPUTSELECT
rst_n => led_cs[0]~reg0.ENA
rst_n => led_cs[1]~reg0.ENA
rst_n => led_cs[2]~reg0.ENA
rst_n => led_cs[3]~reg0.ENA
IR => irda_reg0.DATAA
led_cs[0] <= led_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_cs[1] <= led_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_cs[2] <= led_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_cs[3] <= led_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_db[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
led_db[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
led_db[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
led_db[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
led_db[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
led_db[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led_db[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
led_db[7] <= <VCC>


|projeto4|lcd_temp:inst47
clk => centena~reg0.CLK
clk => dezena[0]~reg0.CLK
clk => dezena[1]~reg0.CLK
clk => dezena[2]~reg0.CLK
clk => dezena[3]~reg0.CLK
clk => unidade[0]~reg0.CLK
clk => unidade[1]~reg0.CLK
clk => unidade[2]~reg0.CLK
clk => unidade[3]~reg0.CLK
clk => decimos[0]~reg0.CLK
clk => decimos[1]~reg0.CLK
clk => decimos[2]~reg0.CLK
clk => decimos[3]~reg0.CLK
clk => valor_transformado4[0].CLK
clk => valor_transformado3[0].CLK
clk => valor_transformado3[1].CLK
clk => valor_transformado3[2].CLK
clk => valor_transformado3[3].CLK
clk => valor_transformado2[0].CLK
clk => valor_transformado2[1].CLK
clk => valor_transformado2[2].CLK
clk => valor_transformado2[3].CLK
clk => valor_transformado1[0].CLK
clk => valor_transformado1[1].CLK
clk => valor_transformado1[2].CLK
clk => valor_transformado1[3].CLK
seg[0] => Decoder0.IN6
seg[1] => Decoder0.IN5
seg[2] => Decoder0.IN4
seg[3] => Decoder0.IN3
seg[4] => Decoder0.IN2
seg[5] => Decoder0.IN1
seg[6] => Decoder0.IN0
seg[7] => ~NO_FANOUT~
dig[0] => Equal0.IN3
dig[0] => Equal1.IN2
dig[0] => Equal2.IN2
dig[0] => Equal3.IN2
dig[1] => Equal0.IN2
dig[1] => Equal1.IN3
dig[1] => Equal2.IN1
dig[1] => Equal3.IN1
dig[2] => Equal0.IN1
dig[2] => Equal1.IN1
dig[2] => Equal2.IN3
dig[2] => Equal3.IN0
dig[3] => Equal0.IN0
dig[3] => Equal1.IN0
dig[3] => Equal2.IN0
dig[3] => Equal3.IN3
centena <= centena~reg0.DB_MAX_OUTPUT_PORT_TYPE
dezena[0] <= dezena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dezena[1] <= dezena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dezena[2] <= dezena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dezena[3] <= dezena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unidade[0] <= unidade[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unidade[1] <= unidade[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unidade[2] <= unidade[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
unidade[3] <= unidade[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimos[0] <= decimos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimos[1] <= decimos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimos[2] <= decimos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
decimos[3] <= decimos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|SEG_D_verilog:inst1
clk => disp_dat[0].CLK
clk => disp_dat[1].CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => disp_dat[0].ACLR
rst_n => disp_dat[1].ACLR
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => Mux1.IN11
data[7] => Mux3.IN10
data[8] => LessThan0.IN14
data[8] => LessThan1.IN14
data[8] => LessThan2.IN14
data[8] => LessThan3.IN14
data[8] => LessThan4.IN14
data[8] => LessThan5.IN16
data[8] => LessThan6.IN14
data[8] => LessThan7.IN16
data[8] => LessThan8.IN14
data[8] => LessThan9.IN16
data[8] => LessThan10.IN14
data[8] => LessThan11.IN16
data[8] => LessThan12.IN14
data[8] => LessThan13.IN16
data[8] => LessThan14.IN14
data[8] => LessThan15.IN16
data[8] => LessThan16.IN14
data[8] => LessThan17.IN16
data[8] => LessThan18.IN14
data[8] => LessThan19.IN16
data[8] => LessThan20.IN14
data[8] => LessThan21.IN16
data[8] => LessThan22.IN14
data[8] => dataout_buf.DATAA
data[8] => LessThan23.IN14
data[8] => LessThan24.IN14
data[8] => LessThan25.IN14
data[8] => LessThan26.IN14
data[8] => LessThan27.IN14
data[8] => LessThan28.IN14
data[8] => LessThan29.IN14
data[8] => LessThan30.IN14
data[9] => LessThan0.IN13
data[9] => LessThan1.IN13
data[9] => Add2.IN12
data[9] => LessThan2.IN13
data[9] => LessThan3.IN13
data[9] => LessThan4.IN13
data[9] => LessThan5.IN15
data[9] => Add4.IN12
data[9] => LessThan6.IN13
data[9] => LessThan7.IN15
data[9] => LessThan8.IN13
data[9] => LessThan9.IN15
data[9] => Add6.IN12
data[9] => LessThan10.IN13
data[9] => LessThan11.IN15
data[9] => LessThan12.IN13
data[9] => LessThan13.IN15
data[9] => Add8.IN12
data[9] => LessThan14.IN13
data[9] => LessThan15.IN15
data[9] => LessThan16.IN13
data[9] => LessThan17.IN15
data[9] => Add9.IN12
data[9] => LessThan18.IN13
data[9] => LessThan19.IN15
data[9] => LessThan20.IN13
data[9] => LessThan21.IN15
data[9] => Add11.IN12
data[9] => LessThan22.IN13
data[9] => dataout_buf.DATAA
data[9] => dataout_buf.DATAB
data[9] => dataout_buf.DATAB
data[9] => dataout_buf.DATAB
data[9] => dataout_buf.DATAB
data[9] => dataout_buf.DATAB
data[9] => LessThan23.IN13
data[9] => LessThan24.IN13
data[9] => LessThan25.IN13
data[9] => LessThan26.IN13
data[9] => LessThan27.IN13
data[9] => LessThan28.IN13
data[9] => LessThan29.IN13
data[9] => LessThan30.IN13
data[10] => LessThan0.IN12
data[10] => LessThan1.IN12
data[10] => Add2.IN11
data[10] => LessThan2.IN12
data[10] => LessThan3.IN12
data[10] => Add3.IN10
data[10] => LessThan4.IN12
data[10] => LessThan5.IN14
data[10] => Add4.IN11
data[10] => LessThan6.IN12
data[10] => LessThan7.IN14
data[10] => LessThan8.IN12
data[10] => LessThan9.IN14
data[10] => Add6.IN11
data[10] => LessThan10.IN12
data[10] => LessThan11.IN14
data[10] => Add7.IN10
data[10] => LessThan12.IN12
data[10] => LessThan13.IN14
data[10] => Add8.IN11
data[10] => LessThan14.IN12
data[10] => LessThan15.IN14
data[10] => LessThan16.IN12
data[10] => LessThan17.IN14
data[10] => Add9.IN11
data[10] => LessThan18.IN12
data[10] => LessThan19.IN14
data[10] => Add10.IN10
data[10] => LessThan20.IN12
data[10] => LessThan21.IN14
data[10] => Add11.IN11
data[10] => LessThan22.IN12
data[10] => dataout_buf.DATAA
data[10] => dataout_buf.DATAB
data[10] => dataout_buf.DATAB
data[10] => LessThan23.IN12
data[10] => LessThan24.IN12
data[10] => LessThan25.IN12
data[10] => LessThan26.IN12
data[10] => LessThan27.IN12
data[10] => LessThan28.IN12
data[10] => LessThan29.IN12
data[10] => LessThan30.IN12
data[11] => LessThan0.IN11
data[11] => LessThan1.IN11
data[11] => Add2.IN10
data[11] => LessThan2.IN11
data[11] => LessThan3.IN11
data[11] => Add3.IN9
data[11] => LessThan4.IN11
data[11] => LessThan5.IN13
data[11] => Add4.IN10
data[11] => LessThan6.IN11
data[11] => LessThan7.IN13
data[11] => Add5.IN8
data[11] => LessThan8.IN11
data[11] => LessThan9.IN13
data[11] => Add6.IN10
data[11] => LessThan10.IN11
data[11] => LessThan11.IN13
data[11] => Add7.IN9
data[11] => LessThan12.IN11
data[11] => LessThan13.IN13
data[11] => Add8.IN10
data[11] => LessThan14.IN11
data[11] => LessThan15.IN13
data[11] => LessThan16.IN11
data[11] => LessThan17.IN13
data[11] => Add9.IN10
data[11] => LessThan18.IN11
data[11] => LessThan19.IN13
data[11] => Add10.IN9
data[11] => LessThan20.IN11
data[11] => LessThan21.IN13
data[11] => Add11.IN10
data[11] => LessThan22.IN11
data[11] => Add12.IN8
data[11] => dataout_buf.DATAA
data[11] => dataout_buf.DATAB
data[11] => LessThan23.IN11
data[11] => LessThan24.IN11
data[11] => LessThan25.IN11
data[11] => LessThan26.IN11
data[11] => LessThan27.IN11
data[11] => LessThan28.IN11
data[11] => LessThan29.IN11
data[11] => LessThan30.IN11
data[12] => LessThan0.IN10
data[12] => LessThan1.IN10
data[12] => Add2.IN9
data[12] => LessThan2.IN10
data[12] => LessThan3.IN10
data[12] => Add3.IN8
data[12] => LessThan4.IN10
data[12] => LessThan5.IN12
data[12] => Add4.IN9
data[12] => LessThan6.IN10
data[12] => LessThan7.IN12
data[12] => Add5.IN7
data[12] => LessThan8.IN10
data[12] => LessThan9.IN12
data[12] => Add6.IN9
data[12] => LessThan10.IN10
data[12] => LessThan11.IN12
data[12] => Add7.IN8
data[12] => LessThan12.IN10
data[12] => LessThan13.IN12
data[12] => Add8.IN9
data[12] => LessThan14.IN10
data[12] => LessThan15.IN12
data[12] => LessThan16.IN10
data[12] => LessThan17.IN12
data[12] => Add9.IN9
data[12] => LessThan18.IN10
data[12] => LessThan19.IN12
data[12] => Add10.IN8
data[12] => LessThan20.IN10
data[12] => LessThan21.IN12
data[12] => Add11.IN9
data[12] => LessThan22.IN10
data[12] => Add12.IN7
data[12] => LessThan23.IN10
data[12] => LessThan24.IN10
data[12] => LessThan25.IN10
data[12] => LessThan26.IN10
data[12] => LessThan27.IN10
data[12] => LessThan28.IN10
data[12] => LessThan29.IN10
data[12] => LessThan30.IN10
data[13] => LessThan0.IN9
data[13] => LessThan1.IN9
data[13] => Add2.IN8
data[13] => LessThan2.IN9
data[13] => LessThan3.IN9
data[13] => Add3.IN7
data[13] => LessThan4.IN9
data[13] => LessThan5.IN11
data[13] => Add4.IN8
data[13] => LessThan6.IN9
data[13] => LessThan7.IN11
data[13] => Add5.IN6
data[13] => LessThan8.IN9
data[13] => LessThan9.IN11
data[13] => Add6.IN8
data[13] => LessThan10.IN9
data[13] => LessThan11.IN11
data[13] => Add7.IN7
data[13] => LessThan12.IN9
data[13] => LessThan13.IN11
data[13] => Add8.IN8
data[13] => LessThan14.IN9
data[13] => LessThan15.IN11
data[13] => LessThan16.IN9
data[13] => LessThan17.IN11
data[13] => Add9.IN8
data[13] => LessThan18.IN9
data[13] => LessThan19.IN11
data[13] => Add10.IN7
data[13] => LessThan20.IN9
data[13] => LessThan21.IN11
data[13] => Add11.IN8
data[13] => LessThan22.IN9
data[13] => Add12.IN6
data[13] => LessThan23.IN9
data[13] => LessThan24.IN9
data[13] => LessThan25.IN9
data[13] => LessThan26.IN9
data[13] => LessThan27.IN9
data[13] => LessThan28.IN9
data[13] => LessThan29.IN9
data[13] => LessThan30.IN9
data[14] => LessThan0.IN8
data[14] => LessThan1.IN8
data[14] => Add2.IN7
data[14] => LessThan2.IN8
data[14] => LessThan3.IN8
data[14] => Add3.IN6
data[14] => LessThan4.IN8
data[14] => LessThan5.IN10
data[14] => Add4.IN7
data[14] => LessThan6.IN8
data[14] => LessThan7.IN10
data[14] => Add5.IN5
data[14] => LessThan8.IN8
data[14] => LessThan9.IN10
data[14] => Add6.IN7
data[14] => LessThan10.IN8
data[14] => LessThan11.IN10
data[14] => Add7.IN6
data[14] => LessThan12.IN8
data[14] => LessThan13.IN10
data[14] => Add8.IN7
data[14] => LessThan14.IN8
data[14] => LessThan15.IN10
data[14] => LessThan16.IN8
data[14] => LessThan17.IN10
data[14] => Add9.IN7
data[14] => LessThan18.IN8
data[14] => LessThan19.IN10
data[14] => Add10.IN6
data[14] => LessThan20.IN8
data[14] => LessThan21.IN10
data[14] => Add11.IN7
data[14] => LessThan22.IN8
data[14] => Add12.IN5
data[14] => LessThan23.IN8
data[14] => LessThan24.IN8
data[14] => LessThan25.IN8
data[14] => LessThan26.IN8
data[14] => LessThan27.IN8
data[14] => LessThan28.IN8
data[14] => LessThan29.IN8
data[14] => LessThan30.IN8
data[15] => LessThan5.IN9
data[15] => LessThan7.IN9
data[15] => LessThan9.IN9
data[15] => LessThan11.IN9
data[15] => LessThan13.IN9
data[15] => LessThan15.IN9
data[15] => LessThan17.IN9
data[15] => LessThan19.IN9
data[15] => LessThan21.IN9
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
data[15] => dataout_buf.OUTPUTSELECT
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
dig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|divisordeclock:inst13
clk_in => clk_out~reg0.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
reset => clk_out~reg0.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|selecao_ajuste:inst48
clk => count[0].CLK
clk => count[1].CLK
reset => count[0].ACLR
reset => count[1].ACLR
relogio <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alarme_1 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alarme_2 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alarme_3 <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Mux:inst42
horario_relogio[0] => horario_saida.DATAB
horario_relogio[0] => Equal0.IN23
horario_relogio[0] => Equal1.IN23
horario_relogio[0] => Equal2.IN23
horario_relogio[1] => horario_saida.DATAB
horario_relogio[1] => Equal0.IN22
horario_relogio[1] => Equal1.IN22
horario_relogio[1] => Equal2.IN22
horario_relogio[2] => horario_saida.DATAB
horario_relogio[2] => Equal0.IN21
horario_relogio[2] => Equal1.IN21
horario_relogio[2] => Equal2.IN21
horario_relogio[3] => horario_saida.DATAB
horario_relogio[3] => Equal0.IN20
horario_relogio[3] => Equal1.IN20
horario_relogio[3] => Equal2.IN20
horario_relogio[4] => horario_saida.DATAB
horario_relogio[4] => Equal0.IN19
horario_relogio[4] => Equal1.IN19
horario_relogio[4] => Equal2.IN19
horario_relogio[5] => horario_saida.DATAB
horario_relogio[5] => Equal0.IN18
horario_relogio[5] => Equal1.IN18
horario_relogio[5] => Equal2.IN18
horario_relogio[6] => horario_saida.DATAB
horario_relogio[6] => Equal0.IN17
horario_relogio[6] => Equal1.IN17
horario_relogio[6] => Equal2.IN17
horario_relogio[7] => horario_saida.DATAB
horario_relogio[7] => Equal0.IN16
horario_relogio[7] => Equal1.IN16
horario_relogio[7] => Equal2.IN16
horario_relogio[8] => horario_saida.DATAB
horario_relogio[8] => Equal0.IN15
horario_relogio[8] => Equal1.IN15
horario_relogio[8] => Equal2.IN15
horario_relogio[9] => horario_saida.DATAB
horario_relogio[9] => Equal0.IN14
horario_relogio[9] => Equal1.IN14
horario_relogio[9] => Equal2.IN14
horario_relogio[10] => horario_saida.DATAB
horario_relogio[10] => Equal0.IN13
horario_relogio[10] => Equal1.IN13
horario_relogio[10] => Equal2.IN13
horario_relogio[11] => horario_saida.DATAB
horario_relogio[11] => Equal0.IN12
horario_relogio[11] => Equal1.IN12
horario_relogio[11] => Equal2.IN12
horario_relogio[12] => horario_saida.DATAB
horario_relogio[12] => Equal0.IN11
horario_relogio[12] => Equal1.IN11
horario_relogio[12] => Equal2.IN11
horario_relogio[13] => horario_saida.DATAB
horario_relogio[13] => Equal0.IN10
horario_relogio[13] => Equal1.IN10
horario_relogio[13] => Equal2.IN10
horario_relogio[14] => horario_saida.DATAB
horario_relogio[14] => Equal0.IN9
horario_relogio[14] => Equal1.IN9
horario_relogio[14] => Equal2.IN9
horario_relogio[15] => horario_saida.DATAB
horario_relogio[15] => Equal0.IN8
horario_relogio[15] => Equal1.IN8
horario_relogio[15] => Equal2.IN8
horario_relogio[16] => horario_saida.DATAB
horario_relogio[16] => Equal0.IN7
horario_relogio[16] => Equal1.IN7
horario_relogio[16] => Equal2.IN7
horario_relogio[17] => horario_saida.DATAB
horario_relogio[17] => Equal0.IN6
horario_relogio[17] => Equal1.IN6
horario_relogio[17] => Equal2.IN6
horario_relogio[18] => horario_saida.DATAB
horario_relogio[18] => Equal0.IN5
horario_relogio[18] => Equal1.IN5
horario_relogio[18] => Equal2.IN5
horario_relogio[19] => horario_saida.DATAB
horario_relogio[19] => Equal0.IN4
horario_relogio[19] => Equal1.IN4
horario_relogio[19] => Equal2.IN4
horario_relogio[20] => horario_saida.DATAB
horario_relogio[20] => Equal0.IN3
horario_relogio[20] => Equal1.IN3
horario_relogio[20] => Equal2.IN3
horario_relogio[21] => horario_saida.DATAB
horario_relogio[21] => Equal0.IN2
horario_relogio[21] => Equal1.IN2
horario_relogio[21] => Equal2.IN2
horario_relogio[22] => horario_saida.DATAB
horario_relogio[22] => Equal0.IN1
horario_relogio[22] => Equal1.IN1
horario_relogio[22] => Equal2.IN1
horario_relogio[23] => horario_saida.DATAB
horario_relogio[23] => Equal0.IN0
horario_relogio[23] => Equal1.IN0
horario_relogio[23] => Equal2.IN0
horario_alarme_1[0] => horario_saida.DATAB
horario_alarme_1[0] => Equal0.IN47
horario_alarme_1[1] => horario_saida.DATAB
horario_alarme_1[1] => Equal0.IN46
horario_alarme_1[2] => horario_saida.DATAB
horario_alarme_1[2] => Equal0.IN45
horario_alarme_1[3] => horario_saida.DATAB
horario_alarme_1[3] => Equal0.IN44
horario_alarme_1[4] => horario_saida.DATAB
horario_alarme_1[4] => Equal0.IN43
horario_alarme_1[5] => horario_saida.DATAB
horario_alarme_1[5] => Equal0.IN42
horario_alarme_1[6] => horario_saida.DATAB
horario_alarme_1[6] => Equal0.IN41
horario_alarme_1[7] => horario_saida.DATAB
horario_alarme_1[7] => Equal0.IN40
horario_alarme_1[8] => horario_saida.DATAB
horario_alarme_1[8] => Equal0.IN39
horario_alarme_1[9] => horario_saida.DATAB
horario_alarme_1[9] => Equal0.IN38
horario_alarme_1[10] => horario_saida.DATAB
horario_alarme_1[10] => Equal0.IN37
horario_alarme_1[11] => horario_saida.DATAB
horario_alarme_1[11] => Equal0.IN36
horario_alarme_1[12] => horario_saida.DATAB
horario_alarme_1[12] => Equal0.IN35
horario_alarme_1[13] => horario_saida.DATAB
horario_alarme_1[13] => Equal0.IN34
horario_alarme_1[14] => horario_saida.DATAB
horario_alarme_1[14] => Equal0.IN33
horario_alarme_1[15] => horario_saida.DATAB
horario_alarme_1[15] => Equal0.IN32
horario_alarme_1[16] => horario_saida.DATAB
horario_alarme_1[16] => Equal0.IN31
horario_alarme_1[17] => horario_saida.DATAB
horario_alarme_1[17] => Equal0.IN30
horario_alarme_1[18] => horario_saida.DATAB
horario_alarme_1[18] => Equal0.IN29
horario_alarme_1[19] => horario_saida.DATAB
horario_alarme_1[19] => Equal0.IN28
horario_alarme_1[20] => horario_saida.DATAB
horario_alarme_1[20] => Equal0.IN27
horario_alarme_1[21] => horario_saida.DATAB
horario_alarme_1[21] => Equal0.IN26
horario_alarme_1[22] => horario_saida.DATAB
horario_alarme_1[22] => Equal0.IN25
horario_alarme_1[23] => horario_saida.DATAB
horario_alarme_1[23] => Equal0.IN24
horario_alarme_2[0] => horario_saida.DATAB
horario_alarme_2[0] => Equal1.IN47
horario_alarme_2[1] => horario_saida.DATAB
horario_alarme_2[1] => Equal1.IN46
horario_alarme_2[2] => horario_saida.DATAB
horario_alarme_2[2] => Equal1.IN45
horario_alarme_2[3] => horario_saida.DATAB
horario_alarme_2[3] => Equal1.IN44
horario_alarme_2[4] => horario_saida.DATAB
horario_alarme_2[4] => Equal1.IN43
horario_alarme_2[5] => horario_saida.DATAB
horario_alarme_2[5] => Equal1.IN42
horario_alarme_2[6] => horario_saida.DATAB
horario_alarme_2[6] => Equal1.IN41
horario_alarme_2[7] => horario_saida.DATAB
horario_alarme_2[7] => Equal1.IN40
horario_alarme_2[8] => horario_saida.DATAB
horario_alarme_2[8] => Equal1.IN39
horario_alarme_2[9] => horario_saida.DATAB
horario_alarme_2[9] => Equal1.IN38
horario_alarme_2[10] => horario_saida.DATAB
horario_alarme_2[10] => Equal1.IN37
horario_alarme_2[11] => horario_saida.DATAB
horario_alarme_2[11] => Equal1.IN36
horario_alarme_2[12] => horario_saida.DATAB
horario_alarme_2[12] => Equal1.IN35
horario_alarme_2[13] => horario_saida.DATAB
horario_alarme_2[13] => Equal1.IN34
horario_alarme_2[14] => horario_saida.DATAB
horario_alarme_2[14] => Equal1.IN33
horario_alarme_2[15] => horario_saida.DATAB
horario_alarme_2[15] => Equal1.IN32
horario_alarme_2[16] => horario_saida.DATAB
horario_alarme_2[16] => Equal1.IN31
horario_alarme_2[17] => horario_saida.DATAB
horario_alarme_2[17] => Equal1.IN30
horario_alarme_2[18] => horario_saida.DATAB
horario_alarme_2[18] => Equal1.IN29
horario_alarme_2[19] => horario_saida.DATAB
horario_alarme_2[19] => Equal1.IN28
horario_alarme_2[20] => horario_saida.DATAB
horario_alarme_2[20] => Equal1.IN27
horario_alarme_2[21] => horario_saida.DATAB
horario_alarme_2[21] => Equal1.IN26
horario_alarme_2[22] => horario_saida.DATAB
horario_alarme_2[22] => Equal1.IN25
horario_alarme_2[23] => horario_saida.DATAB
horario_alarme_2[23] => Equal1.IN24
horario_alarme_3[0] => horario_saida.DATAB
horario_alarme_3[0] => Equal2.IN47
horario_alarme_3[1] => horario_saida.DATAB
horario_alarme_3[1] => Equal2.IN46
horario_alarme_3[2] => horario_saida.DATAB
horario_alarme_3[2] => Equal2.IN45
horario_alarme_3[3] => horario_saida.DATAB
horario_alarme_3[3] => Equal2.IN44
horario_alarme_3[4] => horario_saida.DATAB
horario_alarme_3[4] => Equal2.IN43
horario_alarme_3[5] => horario_saida.DATAB
horario_alarme_3[5] => Equal2.IN42
horario_alarme_3[6] => horario_saida.DATAB
horario_alarme_3[6] => Equal2.IN41
horario_alarme_3[7] => horario_saida.DATAB
horario_alarme_3[7] => Equal2.IN40
horario_alarme_3[8] => horario_saida.DATAB
horario_alarme_3[8] => Equal2.IN39
horario_alarme_3[9] => horario_saida.DATAB
horario_alarme_3[9] => Equal2.IN38
horario_alarme_3[10] => horario_saida.DATAB
horario_alarme_3[10] => Equal2.IN37
horario_alarme_3[11] => horario_saida.DATAB
horario_alarme_3[11] => Equal2.IN36
horario_alarme_3[12] => horario_saida.DATAB
horario_alarme_3[12] => Equal2.IN35
horario_alarme_3[13] => horario_saida.DATAB
horario_alarme_3[13] => Equal2.IN34
horario_alarme_3[14] => horario_saida.DATAB
horario_alarme_3[14] => Equal2.IN33
horario_alarme_3[15] => horario_saida.DATAB
horario_alarme_3[15] => Equal2.IN32
horario_alarme_3[16] => horario_saida.DATAB
horario_alarme_3[16] => Equal2.IN31
horario_alarme_3[17] => horario_saida.DATAB
horario_alarme_3[17] => Equal2.IN30
horario_alarme_3[18] => horario_saida.DATAB
horario_alarme_3[18] => Equal2.IN29
horario_alarme_3[19] => horario_saida.DATAB
horario_alarme_3[19] => Equal2.IN28
horario_alarme_3[20] => horario_saida.DATAB
horario_alarme_3[20] => Equal2.IN27
horario_alarme_3[21] => horario_saida.DATAB
horario_alarme_3[21] => Equal2.IN26
horario_alarme_3[22] => horario_saida.DATAB
horario_alarme_3[22] => Equal2.IN25
horario_alarme_3[23] => horario_saida.DATAB
horario_alarme_3[23] => Equal2.IN24
botao_pause => comparador1.IN1
botao_pause => comparador2$latch.ACLR
botao_pause => comparador3$latch.ACLR
botao_pause => comb.IN1
botao_pause => comb.IN1
horario_saida[0] <= horario_saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[1] <= horario_saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[2] <= horario_saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[3] <= horario_saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[4] <= horario_saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[5] <= horario_saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[6] <= horario_saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[7] <= horario_saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[8] <= horario_saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[9] <= horario_saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[10] <= horario_saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[11] <= horario_saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[12] <= horario_saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[13] <= horario_saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[14] <= horario_saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[15] <= horario_saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[16] <= horario_saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[17] <= horario_saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[18] <= horario_saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[19] <= horario_saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[20] <= horario_saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[21] <= horario_saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[22] <= horario_saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horario_saida[23] <= horario_saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comparador1 <= comparador1$latch.DB_MAX_OUTPUT_PORT_TYPE
comparador2 <= comparador2$latch.DB_MAX_OUTPUT_PORT_TYPE
comparador3 <= comparador3$latch.DB_MAX_OUTPUT_PORT_TYPE
clk => horario_saida[0]~reg0.CLK
clk => horario_saida[1]~reg0.CLK
clk => horario_saida[2]~reg0.CLK
clk => horario_saida[3]~reg0.CLK
clk => horario_saida[4]~reg0.CLK
clk => horario_saida[5]~reg0.CLK
clk => horario_saida[6]~reg0.CLK
clk => horario_saida[7]~reg0.CLK
clk => horario_saida[8]~reg0.CLK
clk => horario_saida[9]~reg0.CLK
clk => horario_saida[10]~reg0.CLK
clk => horario_saida[11]~reg0.CLK
clk => horario_saida[12]~reg0.CLK
clk => horario_saida[13]~reg0.CLK
clk => horario_saida[14]~reg0.CLK
clk => horario_saida[15]~reg0.CLK
clk => horario_saida[16]~reg0.CLK
clk => horario_saida[17]~reg0.CLK
clk => horario_saida[18]~reg0.CLK
clk => horario_saida[19]~reg0.CLK
clk => horario_saida[20]~reg0.CLK
clk => horario_saida[21]~reg0.CLK
clk => horario_saida[22]~reg0.CLK
clk => horario_saida[23]~reg0.CLK
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
relogio => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme1 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme2 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT
alarme3 => horario_saida.OUTPUTSELECT


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056
clk => incremento.DATAIN
clk50mhz => ~NO_FANOUT~
ENA => ENA.IN6
seletor[0] => Decoder0.IN2
seletor[0] => Decoder1.IN2
seletor[0] => Decoder2.IN2
seletor[0] => Decoder3.IN2
seletor[0] => Decoder4.IN2
seletor[0] => Decoder5.IN2
seletor[1] => Decoder0.IN1
seletor[1] => Decoder1.IN1
seletor[1] => Decoder2.IN1
seletor[1] => Decoder3.IN1
seletor[1] => Decoder4.IN1
seletor[1] => Decoder5.IN1
seletor[2] => Decoder0.IN0
seletor[2] => Decoder1.IN0
seletor[2] => Decoder2.IN0
seletor[2] => Decoder3.IN0
seletor[2] => Decoder4.IN0
seletor[2] => Decoder5.IN0
alarme_ativo => Decoder6.IN0
alarme_ativo => Decoder7.IN0
alarme_ativo => Decoder8.IN0
alarme_ativo => Decoder9.IN0
alarme_ativo => Decoder10.IN0
alarme_ativo => Decoder11.IN0
alarme_ativo => Decoder12.IN0
alarme_completo[0] <= contador4bits:contador_seg_unidade.count
alarme_completo[1] <= contador4bits:contador_seg_unidade.count
alarme_completo[2] <= contador4bits:contador_seg_unidade.count
alarme_completo[3] <= contador4bits:contador_seg_unidade.count
alarme_completo[4] <= contador4bits:contador_seg_dezena.count
alarme_completo[5] <= contador4bits:contador_seg_dezena.count
alarme_completo[6] <= contador4bits:contador_seg_dezena.count
alarme_completo[7] <= contador4bits:contador_seg_dezena.count
alarme_completo[8] <= contador4bits:contador_min_unidade.count
alarme_completo[9] <= contador4bits:contador_min_unidade.count
alarme_completo[10] <= contador4bits:contador_min_unidade.count
alarme_completo[11] <= contador4bits:contador_min_unidade.count
alarme_completo[12] <= contador4bits:contador_min_dezena.count
alarme_completo[13] <= contador4bits:contador_min_dezena.count
alarme_completo[14] <= contador4bits:contador_min_dezena.count
alarme_completo[15] <= contador4bits:contador_min_dezena.count
alarme_completo[16] <= contador4bits:contador_hora_unidade.count
alarme_completo[17] <= contador4bits:contador_hora_unidade.count
alarme_completo[18] <= contador4bits:contador_hora_unidade.count
alarme_completo[19] <= contador4bits:contador_hora_unidade.count
alarme_completo[20] <= contador4bits:contador_hora_dezena.count
alarme_completo[21] <= contador4bits:contador_hora_dezena.count
alarme_completo[22] <= contador4bits:contador_hora_dezena.count
alarme_completo[23] <= contador4bits:contador_hora_dezena.count


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_min_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_min_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_hora_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_hora_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|funcao_decremente:inst49
a => y.IN0
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|selecao_display:inst12312312312423543464675475633
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
reset => count[0]~reg0.ACLR
reset => count[1]~reg0.ACLR
reset => count[2]~reg0.ACLR
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44
clk => incremento.DATAIN
clk50mhz => ~NO_FANOUT~
ENA => ENA.IN6
seletor[0] => Decoder0.IN2
seletor[0] => Decoder1.IN2
seletor[0] => Decoder2.IN2
seletor[0] => Decoder3.IN2
seletor[0] => Decoder4.IN2
seletor[0] => Decoder5.IN2
seletor[1] => Decoder0.IN1
seletor[1] => Decoder1.IN1
seletor[1] => Decoder2.IN1
seletor[1] => Decoder3.IN1
seletor[1] => Decoder4.IN1
seletor[1] => Decoder5.IN1
seletor[2] => Decoder0.IN0
seletor[2] => Decoder1.IN0
seletor[2] => Decoder2.IN0
seletor[2] => Decoder3.IN0
seletor[2] => Decoder4.IN0
seletor[2] => Decoder5.IN0
alarme_ativo => Decoder6.IN0
alarme_ativo => Decoder7.IN0
alarme_ativo => Decoder8.IN0
alarme_ativo => Decoder9.IN0
alarme_ativo => Decoder10.IN0
alarme_ativo => Decoder11.IN0
alarme_ativo => Decoder12.IN0
alarme_completo[0] <= contador4bits:contador_seg_unidade.count
alarme_completo[1] <= contador4bits:contador_seg_unidade.count
alarme_completo[2] <= contador4bits:contador_seg_unidade.count
alarme_completo[3] <= contador4bits:contador_seg_unidade.count
alarme_completo[4] <= contador4bits:contador_seg_dezena.count
alarme_completo[5] <= contador4bits:contador_seg_dezena.count
alarme_completo[6] <= contador4bits:contador_seg_dezena.count
alarme_completo[7] <= contador4bits:contador_seg_dezena.count
alarme_completo[8] <= contador4bits:contador_min_unidade.count
alarme_completo[9] <= contador4bits:contador_min_unidade.count
alarme_completo[10] <= contador4bits:contador_min_unidade.count
alarme_completo[11] <= contador4bits:contador_min_unidade.count
alarme_completo[12] <= contador4bits:contador_min_dezena.count
alarme_completo[13] <= contador4bits:contador_min_dezena.count
alarme_completo[14] <= contador4bits:contador_min_dezena.count
alarme_completo[15] <= contador4bits:contador_min_dezena.count
alarme_completo[16] <= contador4bits:contador_hora_unidade.count
alarme_completo[17] <= contador4bits:contador_hora_unidade.count
alarme_completo[18] <= contador4bits:contador_hora_unidade.count
alarme_completo[19] <= contador4bits:contador_hora_unidade.count
alarme_completo[20] <= contador4bits:contador_hora_dezena.count
alarme_completo[21] <= contador4bits:contador_hora_dezena.count
alarme_completo[22] <= contador4bits:contador_hora_dezena.count
alarme_completo[23] <= contador4bits:contador_hora_dezena.count


|projeto4|alarme:inst44|contador4bits:contador_seg_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44|contador4bits:contador_seg_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44|contador4bits:contador_min_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44|contador4bits:contador_min_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44|contador4bits:contador_hora_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst44|contador4bits:contador_hora_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45
clk => incremento.DATAIN
clk50mhz => ~NO_FANOUT~
ENA => ENA.IN6
seletor[0] => Decoder0.IN2
seletor[0] => Decoder1.IN2
seletor[0] => Decoder2.IN2
seletor[0] => Decoder3.IN2
seletor[0] => Decoder4.IN2
seletor[0] => Decoder5.IN2
seletor[1] => Decoder0.IN1
seletor[1] => Decoder1.IN1
seletor[1] => Decoder2.IN1
seletor[1] => Decoder3.IN1
seletor[1] => Decoder4.IN1
seletor[1] => Decoder5.IN1
seletor[2] => Decoder0.IN0
seletor[2] => Decoder1.IN0
seletor[2] => Decoder2.IN0
seletor[2] => Decoder3.IN0
seletor[2] => Decoder4.IN0
seletor[2] => Decoder5.IN0
alarme_ativo => Decoder6.IN0
alarme_ativo => Decoder7.IN0
alarme_ativo => Decoder8.IN0
alarme_ativo => Decoder9.IN0
alarme_ativo => Decoder10.IN0
alarme_ativo => Decoder11.IN0
alarme_ativo => Decoder12.IN0
alarme_completo[0] <= contador4bits:contador_seg_unidade.count
alarme_completo[1] <= contador4bits:contador_seg_unidade.count
alarme_completo[2] <= contador4bits:contador_seg_unidade.count
alarme_completo[3] <= contador4bits:contador_seg_unidade.count
alarme_completo[4] <= contador4bits:contador_seg_dezena.count
alarme_completo[5] <= contador4bits:contador_seg_dezena.count
alarme_completo[6] <= contador4bits:contador_seg_dezena.count
alarme_completo[7] <= contador4bits:contador_seg_dezena.count
alarme_completo[8] <= contador4bits:contador_min_unidade.count
alarme_completo[9] <= contador4bits:contador_min_unidade.count
alarme_completo[10] <= contador4bits:contador_min_unidade.count
alarme_completo[11] <= contador4bits:contador_min_unidade.count
alarme_completo[12] <= contador4bits:contador_min_dezena.count
alarme_completo[13] <= contador4bits:contador_min_dezena.count
alarme_completo[14] <= contador4bits:contador_min_dezena.count
alarme_completo[15] <= contador4bits:contador_min_dezena.count
alarme_completo[16] <= contador4bits:contador_hora_unidade.count
alarme_completo[17] <= contador4bits:contador_hora_unidade.count
alarme_completo[18] <= contador4bits:contador_hora_unidade.count
alarme_completo[19] <= contador4bits:contador_hora_unidade.count
alarme_completo[20] <= contador4bits:contador_hora_dezena.count
alarme_completo[21] <= contador4bits:contador_hora_dezena.count
alarme_completo[22] <= contador4bits:contador_hora_dezena.count
alarme_completo[23] <= contador4bits:contador_hora_dezena.count


|projeto4|alarme:inst45|contador4bits:contador_seg_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45|contador4bits:contador_seg_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45|contador4bits:contador_min_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45|contador4bits:contador_min_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45|contador4bits:contador_hora_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|alarme:inst45|contador4bits:contador_hora_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43
clk => clock.DATAA
clk50mhz => ~NO_FANOUT~
ENA => ENA.IN6
botao[1] => ~NO_FANOUT~
botao[2] => incremento.DATAB
botao[3] => ~NO_FANOUT~
chave_alteracao => Decoder6.IN0
chave_alteracao => Decoder7.IN0
chave_alteracao => Decoder8.IN0
chave_alteracao => Decoder9.IN0
chave_alteracao => Decoder10.IN0
chave_alteracao => Decoder11.IN0
chave_alteracao => Decoder12.IN0
seletor[0] => Decoder0.IN2
seletor[0] => Decoder1.IN2
seletor[0] => Decoder2.IN2
seletor[0] => Decoder3.IN2
seletor[0] => Decoder4.IN2
seletor[0] => Decoder5.IN2
seletor[1] => Decoder0.IN1
seletor[1] => Decoder1.IN1
seletor[1] => Decoder2.IN1
seletor[1] => Decoder3.IN1
seletor[1] => Decoder4.IN1
seletor[1] => Decoder5.IN1
seletor[2] => Decoder0.IN0
seletor[2] => Decoder1.IN0
seletor[2] => Decoder2.IN0
seletor[2] => Decoder3.IN0
seletor[2] => Decoder4.IN0
seletor[2] => Decoder5.IN0
relogio_ativo => incremento.OUTPUTSELECT
relogio_completo[0] <= contador4bits:contador_seg_unidade.count
relogio_completo[1] <= contador4bits:contador_seg_unidade.count
relogio_completo[2] <= contador4bits:contador_seg_unidade.count
relogio_completo[3] <= contador4bits:contador_seg_unidade.count
relogio_completo[4] <= contador4bits:contador_seg_dezena.count
relogio_completo[5] <= contador4bits:contador_seg_dezena.count
relogio_completo[6] <= contador4bits:contador_seg_dezena.count
relogio_completo[7] <= contador4bits:contador_seg_dezena.count
relogio_completo[8] <= contador4bits:contador_min_unidade.count
relogio_completo[9] <= contador4bits:contador_min_unidade.count
relogio_completo[10] <= contador4bits:contador_min_unidade.count
relogio_completo[11] <= contador4bits:contador_min_unidade.count
relogio_completo[12] <= contador4bits:contador_min_dezena.count
relogio_completo[13] <= contador4bits:contador_min_dezena.count
relogio_completo[14] <= contador4bits:contador_min_dezena.count
relogio_completo[15] <= contador4bits:contador_min_dezena.count
relogio_completo[16] <= contador4bits:contador_hora_unidade.count
relogio_completo[17] <= contador4bits:contador_hora_unidade.count
relogio_completo[18] <= contador4bits:contador_hora_unidade.count
relogio_completo[19] <= contador4bits:contador_hora_unidade.count
relogio_completo[20] <= contador4bits:contador_hora_dezena.count
relogio_completo[21] <= contador4bits:contador_hora_dezena.count
relogio_completo[22] <= contador4bits:contador_hora_dezena.count
relogio_completo[23] <= contador4bits:contador_hora_dezena.count


|projeto4|relogio:inst43|contador4bits:contador_seg_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43|contador4bits:contador_seg_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43|contador4bits:contador_min_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43|contador4bits:contador_min_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43|contador4bits:contador_hora_unidade
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|relogio:inst43|contador4bits:contador_hora_dezena
clk => reset~reg0.CLK
clk => count[0]~reg0.CLK
clk => count[1]~reg0.CLK
clk => count[2]~reg0.CLK
clk => count[3]~reg0.CLK
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => count.OUTPUTSELECT
decrescente => reset.OUTPUTSELECT
resetar => reset~reg0.ACLR
resetar => count[0]~reg0.ACLR
resetar => count[1]~reg0.ACLR
resetar => count[2]~reg0.ACLR
resetar => count[3]~reg0.ACLR
max_value[0] => count.DATAB
max_value[0] => Equal1.IN3
max_value[1] => count.DATAB
max_value[1] => Equal1.IN2
max_value[2] => count.DATAB
max_value[2] => Equal1.IN1
max_value[3] => count.DATAB
max_value[3] => Equal1.IN0
reset <= reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[0] <= count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|divisordeclock:inst12
clk_in => clk_out~reg0.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => counter[13].CLK
clk_in => counter[14].CLK
clk_in => counter[15].CLK
clk_in => counter[16].CLK
clk_in => counter[17].CLK
clk_in => counter[18].CLK
clk_in => counter[19].CLK
clk_in => counter[20].CLK
clk_in => counter[21].CLK
clk_in => counter[22].CLK
clk_in => counter[23].CLK
clk_in => counter[24].CLK
reset => clk_out~reg0.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|or_funcao:inst52
a => y.IN0
b => y.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3
buzzer_placa <= mux_buzzer:inst5.buzzer_para_placa
clock => mux_buzzer:inst5.clock_in
clock => selecao_de_musica_alarmes:inst.clock_in
comparador1 => selecao_de_musica_alarmes:inst.comparador_1
comparador1 => Estrutura_HarryPotter:inst1.play
comparador2 => selecao_de_musica_alarmes:inst.comparador_2
comparador2 => Estrutura_SongOfStorms:inst2.play
comparador3 => selecao_de_musica_alarmes:inst.comparador_3
comparador3 => Estrutura_ZeldaLullaby:inst3.play


|projeto4|Bloco_de_musicas:inst3|mux_buzzer:inst5
clock_in => buzzer_para_placa~reg0.CLK
buzzer_msc1 => buzzer_para_placa.IN0
buzzer_msc2 => buzzer_para_placa.IN1
buzzer_msc3 => buzzer_para_placa.IN1
buzzer_para_placa <= buzzer_para_placa~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1
Buzzer <= divisorclock_m:div_clk.Clk_out
Clock => Clock.IN3
stop => stop.IN1
play => play.IN1


|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1|temporizador_m:temp
Clk => contagem[0].CLK
Clk => contagem[1].CLK
Clk => contagem[2].CLK
Clk => contagem[3].CLK
Clk => contagem[4].CLK
Clk => contagem[5].CLK
Clk => contagem[6].CLK
Clk => contagem[7].CLK
Clk => contagem[8].CLK
Clk => contagem[9].CLK
Clk => contagem[10].CLK
Clk => contagem[11].CLK
Clk => contagem[12].CLK
Clk => contagem[13].CLK
Clk => contagem[14].CLK
Clk => contagem[15].CLK
Clk => contagem[16].CLK
Clk => contagem[17].CLK
Clk => contagem[18].CLK
Clk => contagem[19].CLK
Clk => contagem[20].CLK
Clk => contagem[21].CLK
Clk => contagem[22].CLK
Clk => contagem[23].CLK
Clk => contagem[24].CLK
Clk => contagem[25].CLK
Clk => contagem[26].CLK
Clk => contagem[27].CLK
Disparo => always0.IN1
Disparo => always0.IN1
Overflow[0] => contagem.DATAB
Overflow[1] => contagem.DATAB
Overflow[2] => contagem.DATAB
Overflow[3] => contagem.DATAB
Overflow[4] => contagem.DATAB
Overflow[5] => contagem.DATAB
Overflow[6] => contagem.DATAB
Overflow[7] => contagem.DATAB
Overflow[8] => contagem.DATAB
Overflow[9] => contagem.DATAB
Overflow[10] => contagem.DATAB
Overflow[11] => contagem.DATAB
Overflow[12] => contagem.DATAB
Overflow[13] => contagem.DATAB
Overflow[14] => contagem.DATAB
Overflow[15] => contagem.DATAB
Overflow[16] => contagem.DATAB
Overflow[17] => contagem.DATAB
Overflow[18] => contagem.DATAB
Overflow[19] => contagem.DATAB
Overflow[20] => contagem.DATAB
Overflow[21] => contagem.DATAB
Overflow[22] => contagem.DATAB
Overflow[23] => contagem.DATAB
Overflow[24] => contagem.DATAB
Overflow[25] => contagem.DATAB
Overflow[26] => contagem.DATAB
Overflow[27] => contagem.DATAB
Saida <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1|divisorclock_m:div_clk
Clk_in => Clk_out~reg0.CLK
Clk_in => cnt[0].CLK
Clk_in => cnt[1].CLK
Clk_in => cnt[2].CLK
Clk_in => cnt[3].CLK
Clk_in => cnt[4].CLK
Clk_in => cnt[5].CLK
Clk_in => cnt[6].CLK
Clk_in => cnt[7].CLK
Clk_in => cnt[8].CLK
Clk_in => cnt[9].CLK
Clk_in => cnt[10].CLK
Clk_in => cnt[11].CLK
Clk_in => cnt[12].CLK
Clk_in => cnt[13].CLK
Clk_in => cnt[14].CLK
Clk_in => cnt[15].CLK
Clk_in => cnt[16].CLK
Clk_in => cnt[17].CLK
Clk_in => cnt[18].CLK
Clk_in => cnt[19].CLK
Clk_in => cnt[20].CLK
Clk_in => cnt[21].CLK
Clk_in => cnt[22].CLK
Clk_in => cnt[23].CLK
Clk_in => cnt[24].CLK
Clk_in => cnt[25].CLK
Clk_in => cnt[26].CLK
Clk_in => cnt[27].CLK
Clk_in => cnt[28].CLK
Clk_in => cnt[29].CLK
Clk_in => cnt[30].CLK
Clk_in => cnt[31].CLK
Clk_in => cnt[32].CLK
Overflow[0] => LessThan0.IN34
Overflow[1] => LessThan0.IN33
Overflow[2] => LessThan0.IN32
Overflow[3] => LessThan0.IN31
Overflow[4] => LessThan0.IN30
Overflow[5] => LessThan0.IN29
Overflow[6] => LessThan0.IN28
Overflow[7] => LessThan0.IN27
Overflow[8] => LessThan0.IN26
Overflow[9] => LessThan0.IN25
Overflow[10] => LessThan0.IN24
Overflow[11] => LessThan0.IN23
Overflow[12] => LessThan0.IN22
Overflow[13] => LessThan0.IN21
Overflow[14] => LessThan0.IN20
Overflow[15] => LessThan0.IN19
Overflow[16] => LessThan0.IN18
Overflow[17] => LessThan0.IN17
Overflow[18] => LessThan0.IN16
Overflow[19] => LessThan0.IN15
Overflow[20] => LessThan0.IN14
Overflow[21] => LessThan0.IN13
Overflow[22] => LessThan0.IN12
Overflow[23] => LessThan0.IN11
Overflow[24] => LessThan0.IN10
Overflow[25] => LessThan0.IN9
Overflow[26] => LessThan0.IN8
Overflow[27] => LessThan0.IN7
Overflow[28] => LessThan0.IN6
Overflow[29] => LessThan0.IN5
Overflow[30] => LessThan0.IN4
Overflow[31] => LessThan0.IN3
Overflow[32] => LessThan0.IN2
Clk_out <= Clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1|HarryPotter:musica
Clk_out <= Clk_out.DB_MAX_OUTPUT_PORT_TYPE
Disparo <= <VCC>
Temp_out[0] <= <GND>
Temp_out[1] <= <GND>
Temp_out[2] <= <GND>
Temp_out[3] <= <GND>
Temp_out[4] <= <GND>
Temp_out[5] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[6] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[7] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[8] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[9] <= <GND>
Temp_out[10] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[11] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[12] <= Temp_out.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[13] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[14] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[15] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[16] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[17] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[18] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[19] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[20] <= <VCC>
Temp_out[21] <= <VCC>
Temp_out[22] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[23] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[24] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[25] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[26] <= Temp_out.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[27] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[0] <= WideOr86.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[1] <= WideOr85.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[2] <= WideOr84.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[3] <= WideOr83.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[4] <= WideOr82.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[5] <= WideOr81.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[6] <= WideOr80.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[7] <= WideOr79.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[8] <= WideOr78.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[9] <= WideOr77.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[10] <= WideOr76.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[11] <= WideOr75.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[12] <= WideOr74.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[13] <= WideOr73.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[14] <= WideOr72.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[15] <= WideOr71.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[16] <= WideOr70.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[17] <= WideOr69.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[18] <= <GND>
Freq_out[19] <= <GND>
Freq_out[20] <= <GND>
Freq_out[21] <= <GND>
Freq_out[22] <= <GND>
Freq_out[23] <= <GND>
Freq_out[24] <= <GND>
Freq_out[25] <= <GND>
Freq_out[26] <= <GND>
Freq_out[27] <= <GND>
Clk_in => Clk_out.IN0
Clk_in => estado~1.DATAIN
Duracao => Clk_out.IN1
Duracao => always1.IN0
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => Selector0.IN2
stop_in => Selector0.IN3
stop_in => Selector0.IN4
stop_in => Selector0.IN5
stop_in => Selector0.IN6
stop_in => Selector0.IN7
stop_in => Selector0.IN8
stop_in => Selector0.IN9
stop_in => Selector0.IN10
stop_in => Selector0.IN11
stop_in => Selector0.IN12
stop_in => Selector0.IN13
stop_in => Selector0.IN14
stop_in => Selector0.IN15
stop_in => Selector0.IN16
stop_in => Selector0.IN17
stop_in => Selector0.IN18
stop_in => Selector0.IN19
stop_in => Selector0.IN20
stop_in => Selector0.IN21
stop_in => Selector0.IN22
stop_in => Selector0.IN23
stop_in => Selector0.IN24
stop_in => Selector0.IN25
stop_in => Selector0.IN26
stop_in => Selector0.IN27
stop_in => Selector0.IN28
stop_in => Selector0.IN29
stop_in => Selector0.IN30
stop_in => Selector0.IN31
stop_in => Selector0.IN32
stop_in => Selector0.IN33
stop_in => Selector0.IN34
stop_in => Selector0.IN35
stop_in => Selector0.IN36
stop_in => Selector0.IN37
stop_in => Selector0.IN38
stop_in => Selector0.IN39
stop_in => Selector0.IN40
stop_in => Selector0.IN41
stop_in => Selector0.IN42
stop_in => Selector0.IN43
stop_in => Selector0.IN44
stop_in => Selector0.IN45
stop_in => Selector0.IN46
stop_in => Selector0.IN47
stop_in => Selector0.IN48
stop_in => Selector0.IN49
stop_in => Selector0.IN50
stop_in => Selector0.IN51
stop_in => Selector0.IN52
stop_in => Selector0.IN53
stop_in => Selector0.IN54
stop_in => Selector0.IN55
stop_in => Selector0.IN56
stop_in => Selector0.IN57
stop_in => Selector0.IN58
stop_in => Selector0.IN59
stop_in => Selector0.IN60
stop_in => Selector0.IN61
Play_in => always1.IN1


|projeto4|Bloco_de_musicas:inst3|selecao_de_musica_alarmes:inst
clock_in => clock_mus3~reg0.CLK
clock_in => clock_mus2~reg0.CLK
clock_in => clock_mus1~reg0.CLK
comparador_1 => clock_mus1~reg0.DATAIN
comparador_2 => clock_mus2~reg0.DATAIN
comparador_3 => clock_mus3~reg0.DATAIN
clock_mus1 <= clock_mus1~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_mus2 <= clock_mus2~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_mus3 <= clock_mus3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2
Buzzer <= divisorclock_m:div_clk.Clk_out
Clock => Clock.IN3
stop => stop.IN1
play => play.IN1


|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|temporizador_m:temp
Clk => contagem[0].CLK
Clk => contagem[1].CLK
Clk => contagem[2].CLK
Clk => contagem[3].CLK
Clk => contagem[4].CLK
Clk => contagem[5].CLK
Clk => contagem[6].CLK
Clk => contagem[7].CLK
Clk => contagem[8].CLK
Clk => contagem[9].CLK
Clk => contagem[10].CLK
Clk => contagem[11].CLK
Clk => contagem[12].CLK
Clk => contagem[13].CLK
Clk => contagem[14].CLK
Clk => contagem[15].CLK
Clk => contagem[16].CLK
Clk => contagem[17].CLK
Clk => contagem[18].CLK
Clk => contagem[19].CLK
Clk => contagem[20].CLK
Clk => contagem[21].CLK
Clk => contagem[22].CLK
Clk => contagem[23].CLK
Clk => contagem[24].CLK
Clk => contagem[25].CLK
Clk => contagem[26].CLK
Clk => contagem[27].CLK
Disparo => always0.IN1
Disparo => always0.IN1
Overflow[0] => contagem.DATAB
Overflow[1] => contagem.DATAB
Overflow[2] => contagem.DATAB
Overflow[3] => contagem.DATAB
Overflow[4] => contagem.DATAB
Overflow[5] => contagem.DATAB
Overflow[6] => contagem.DATAB
Overflow[7] => contagem.DATAB
Overflow[8] => contagem.DATAB
Overflow[9] => contagem.DATAB
Overflow[10] => contagem.DATAB
Overflow[11] => contagem.DATAB
Overflow[12] => contagem.DATAB
Overflow[13] => contagem.DATAB
Overflow[14] => contagem.DATAB
Overflow[15] => contagem.DATAB
Overflow[16] => contagem.DATAB
Overflow[17] => contagem.DATAB
Overflow[18] => contagem.DATAB
Overflow[19] => contagem.DATAB
Overflow[20] => contagem.DATAB
Overflow[21] => contagem.DATAB
Overflow[22] => contagem.DATAB
Overflow[23] => contagem.DATAB
Overflow[24] => contagem.DATAB
Overflow[25] => contagem.DATAB
Overflow[26] => contagem.DATAB
Overflow[27] => contagem.DATAB
Saida <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|divisorclock_m:div_clk
Clk_in => Clk_out~reg0.CLK
Clk_in => cnt[0].CLK
Clk_in => cnt[1].CLK
Clk_in => cnt[2].CLK
Clk_in => cnt[3].CLK
Clk_in => cnt[4].CLK
Clk_in => cnt[5].CLK
Clk_in => cnt[6].CLK
Clk_in => cnt[7].CLK
Clk_in => cnt[8].CLK
Clk_in => cnt[9].CLK
Clk_in => cnt[10].CLK
Clk_in => cnt[11].CLK
Clk_in => cnt[12].CLK
Clk_in => cnt[13].CLK
Clk_in => cnt[14].CLK
Clk_in => cnt[15].CLK
Clk_in => cnt[16].CLK
Clk_in => cnt[17].CLK
Clk_in => cnt[18].CLK
Clk_in => cnt[19].CLK
Clk_in => cnt[20].CLK
Clk_in => cnt[21].CLK
Clk_in => cnt[22].CLK
Clk_in => cnt[23].CLK
Clk_in => cnt[24].CLK
Clk_in => cnt[25].CLK
Clk_in => cnt[26].CLK
Clk_in => cnt[27].CLK
Clk_in => cnt[28].CLK
Clk_in => cnt[29].CLK
Clk_in => cnt[30].CLK
Clk_in => cnt[31].CLK
Clk_in => cnt[32].CLK
Overflow[0] => LessThan0.IN34
Overflow[1] => LessThan0.IN33
Overflow[2] => LessThan0.IN32
Overflow[3] => LessThan0.IN31
Overflow[4] => LessThan0.IN30
Overflow[5] => LessThan0.IN29
Overflow[6] => LessThan0.IN28
Overflow[7] => LessThan0.IN27
Overflow[8] => LessThan0.IN26
Overflow[9] => LessThan0.IN25
Overflow[10] => LessThan0.IN24
Overflow[11] => LessThan0.IN23
Overflow[12] => LessThan0.IN22
Overflow[13] => LessThan0.IN21
Overflow[14] => LessThan0.IN20
Overflow[15] => LessThan0.IN19
Overflow[16] => LessThan0.IN18
Overflow[17] => LessThan0.IN17
Overflow[18] => LessThan0.IN16
Overflow[19] => LessThan0.IN15
Overflow[20] => LessThan0.IN14
Overflow[21] => LessThan0.IN13
Overflow[22] => LessThan0.IN12
Overflow[23] => LessThan0.IN11
Overflow[24] => LessThan0.IN10
Overflow[25] => LessThan0.IN9
Overflow[26] => LessThan0.IN8
Overflow[27] => LessThan0.IN7
Overflow[28] => LessThan0.IN6
Overflow[29] => LessThan0.IN5
Overflow[30] => LessThan0.IN4
Overflow[31] => LessThan0.IN3
Overflow[32] => LessThan0.IN2
Clk_out <= Clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica
Clk_out <= Clk_out.DB_MAX_OUTPUT_PORT_TYPE
Disparo <= <VCC>
Temp_out[0] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[1] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[2] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[3] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[4] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[5] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[6] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[7] <= always2.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[8] <= <GND>
Temp_out[9] <= <GND>
Temp_out[10] <= <GND>
Temp_out[11] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[12] <= WideOr69.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[13] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[14] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[15] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[16] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[17] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[18] <= Temp_out.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[19] <= <VCC>
Temp_out[20] <= <VCC>
Temp_out[21] <= <VCC>
Temp_out[22] <= <VCC>
Temp_out[23] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[24] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[25] <= Temp_out.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[26] <= <GND>
Temp_out[27] <= <GND>
Freq_out[0] <= WideOr85.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[1] <= WideOr84.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[2] <= WideOr83.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[3] <= WideOr82.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[4] <= WideOr81.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[5] <= WideOr80.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[6] <= WideOr79.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[7] <= WideOr78.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[8] <= WideOr77.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[9] <= WideOr76.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[10] <= WideOr75.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[11] <= WideOr74.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[12] <= WideOr73.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[13] <= WideOr72.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[14] <= WideOr71.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[15] <= WideOr70.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[16] <= <GND>
Freq_out[17] <= <GND>
Freq_out[18] <= <GND>
Freq_out[19] <= <GND>
Freq_out[20] <= <GND>
Freq_out[21] <= <GND>
Freq_out[22] <= <GND>
Freq_out[23] <= <GND>
Freq_out[24] <= <GND>
Freq_out[25] <= <GND>
Freq_out[26] <= <GND>
Freq_out[27] <= <GND>
Clk_in => Clk_out.IN0
Clk_in => estado~1.DATAIN
Duracao => Clk_out.IN1
Duracao => always1.IN0
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => Selector0.IN71
stop_in => Selector0.IN72
stop_in => Selector0.IN73
stop_in => Selector0.IN74
stop_in => Selector0.IN75
stop_in => Selector0.IN76
stop_in => Selector0.IN77
stop_in => Selector0.IN78
stop_in => Selector0.IN79
stop_in => Selector0.IN80
stop_in => Selector0.IN81
stop_in => Selector0.IN82
stop_in => Selector0.IN83
stop_in => Selector0.IN84
stop_in => Selector0.IN85
stop_in => Selector0.IN86
stop_in => Selector0.IN87
stop_in => Selector0.IN88
stop_in => Selector0.IN89
stop_in => Selector0.IN90
stop_in => Selector0.IN91
stop_in => Selector0.IN92
stop_in => Selector0.IN93
stop_in => Selector0.IN94
stop_in => Selector0.IN95
stop_in => Selector0.IN96
stop_in => Selector0.IN97
stop_in => Selector0.IN98
stop_in => Selector0.IN99
stop_in => Selector0.IN100
stop_in => Selector0.IN101
stop_in => Selector0.IN102
stop_in => Selector0.IN103
stop_in => Selector0.IN104
stop_in => Selector0.IN105
stop_in => Selector0.IN106
stop_in => Selector0.IN107
stop_in => Selector0.IN108
stop_in => Selector0.IN109
stop_in => Selector0.IN110
stop_in => Selector0.IN111
stop_in => Selector0.IN112
stop_in => Selector0.IN113
stop_in => Selector0.IN114
stop_in => Selector0.IN115
stop_in => Selector0.IN116
stop_in => Selector0.IN117
stop_in => Selector0.IN118
stop_in => Selector0.IN119
stop_in => Selector0.IN120
stop_in => Selector0.IN121
stop_in => Selector0.IN122
stop_in => Selector0.IN123
stop_in => Selector0.IN124
stop_in => Selector0.IN125
stop_in => Selector0.IN126
stop_in => Selector0.IN127
stop_in => Selector0.IN128
stop_in => Selector0.IN129
stop_in => Selector0.IN130
stop_in => Selector0.IN131
stop_in => Selector0.IN132
stop_in => Selector0.IN133
stop_in => Selector0.IN134
Play_in => always1.IN1


|projeto4|Bloco_de_musicas:inst3|Estrutura_ZeldaLullaby:inst3
Buzzer <= divisorclock_m:div_clk.Clk_out
Clock => Clock.IN3
stop => stop.IN1
play => play.IN1


|projeto4|Bloco_de_musicas:inst3|Estrutura_ZeldaLullaby:inst3|temporizador_m:temp
Clk => contagem[0].CLK
Clk => contagem[1].CLK
Clk => contagem[2].CLK
Clk => contagem[3].CLK
Clk => contagem[4].CLK
Clk => contagem[5].CLK
Clk => contagem[6].CLK
Clk => contagem[7].CLK
Clk => contagem[8].CLK
Clk => contagem[9].CLK
Clk => contagem[10].CLK
Clk => contagem[11].CLK
Clk => contagem[12].CLK
Clk => contagem[13].CLK
Clk => contagem[14].CLK
Clk => contagem[15].CLK
Clk => contagem[16].CLK
Clk => contagem[17].CLK
Clk => contagem[18].CLK
Clk => contagem[19].CLK
Clk => contagem[20].CLK
Clk => contagem[21].CLK
Clk => contagem[22].CLK
Clk => contagem[23].CLK
Clk => contagem[24].CLK
Clk => contagem[25].CLK
Clk => contagem[26].CLK
Clk => contagem[27].CLK
Disparo => always0.IN1
Disparo => always0.IN1
Overflow[0] => contagem.DATAB
Overflow[1] => contagem.DATAB
Overflow[2] => contagem.DATAB
Overflow[3] => contagem.DATAB
Overflow[4] => contagem.DATAB
Overflow[5] => contagem.DATAB
Overflow[6] => contagem.DATAB
Overflow[7] => contagem.DATAB
Overflow[8] => contagem.DATAB
Overflow[9] => contagem.DATAB
Overflow[10] => contagem.DATAB
Overflow[11] => contagem.DATAB
Overflow[12] => contagem.DATAB
Overflow[13] => contagem.DATAB
Overflow[14] => contagem.DATAB
Overflow[15] => contagem.DATAB
Overflow[16] => contagem.DATAB
Overflow[17] => contagem.DATAB
Overflow[18] => contagem.DATAB
Overflow[19] => contagem.DATAB
Overflow[20] => contagem.DATAB
Overflow[21] => contagem.DATAB
Overflow[22] => contagem.DATAB
Overflow[23] => contagem.DATAB
Overflow[24] => contagem.DATAB
Overflow[25] => contagem.DATAB
Overflow[26] => contagem.DATAB
Overflow[27] => contagem.DATAB
Saida <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_ZeldaLullaby:inst3|divisorclock_m:div_clk
Clk_in => Clk_out~reg0.CLK
Clk_in => cnt[0].CLK
Clk_in => cnt[1].CLK
Clk_in => cnt[2].CLK
Clk_in => cnt[3].CLK
Clk_in => cnt[4].CLK
Clk_in => cnt[5].CLK
Clk_in => cnt[6].CLK
Clk_in => cnt[7].CLK
Clk_in => cnt[8].CLK
Clk_in => cnt[9].CLK
Clk_in => cnt[10].CLK
Clk_in => cnt[11].CLK
Clk_in => cnt[12].CLK
Clk_in => cnt[13].CLK
Clk_in => cnt[14].CLK
Clk_in => cnt[15].CLK
Clk_in => cnt[16].CLK
Clk_in => cnt[17].CLK
Clk_in => cnt[18].CLK
Clk_in => cnt[19].CLK
Clk_in => cnt[20].CLK
Clk_in => cnt[21].CLK
Clk_in => cnt[22].CLK
Clk_in => cnt[23].CLK
Clk_in => cnt[24].CLK
Clk_in => cnt[25].CLK
Clk_in => cnt[26].CLK
Clk_in => cnt[27].CLK
Clk_in => cnt[28].CLK
Clk_in => cnt[29].CLK
Clk_in => cnt[30].CLK
Clk_in => cnt[31].CLK
Clk_in => cnt[32].CLK
Overflow[0] => LessThan0.IN34
Overflow[1] => LessThan0.IN33
Overflow[2] => LessThan0.IN32
Overflow[3] => LessThan0.IN31
Overflow[4] => LessThan0.IN30
Overflow[5] => LessThan0.IN29
Overflow[6] => LessThan0.IN28
Overflow[7] => LessThan0.IN27
Overflow[8] => LessThan0.IN26
Overflow[9] => LessThan0.IN25
Overflow[10] => LessThan0.IN24
Overflow[11] => LessThan0.IN23
Overflow[12] => LessThan0.IN22
Overflow[13] => LessThan0.IN21
Overflow[14] => LessThan0.IN20
Overflow[15] => LessThan0.IN19
Overflow[16] => LessThan0.IN18
Overflow[17] => LessThan0.IN17
Overflow[18] => LessThan0.IN16
Overflow[19] => LessThan0.IN15
Overflow[20] => LessThan0.IN14
Overflow[21] => LessThan0.IN13
Overflow[22] => LessThan0.IN12
Overflow[23] => LessThan0.IN11
Overflow[24] => LessThan0.IN10
Overflow[25] => LessThan0.IN9
Overflow[26] => LessThan0.IN8
Overflow[27] => LessThan0.IN7
Overflow[28] => LessThan0.IN6
Overflow[29] => LessThan0.IN5
Overflow[30] => LessThan0.IN4
Overflow[31] => LessThan0.IN3
Overflow[32] => LessThan0.IN2
Clk_out <= Clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|projeto4|Bloco_de_musicas:inst3|Estrutura_ZeldaLullaby:inst3|ZeldaLullaby:musica
Clk_out <= Clk_out.DB_MAX_OUTPUT_PORT_TYPE
Disparo <= <VCC>
Temp_out[0] <= <GND>
Temp_out[1] <= <GND>
Temp_out[2] <= <GND>
Temp_out[3] <= <GND>
Temp_out[4] <= <GND>
Temp_out[5] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[6] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[7] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[8] <= Temp_out[8].DB_MAX_OUTPUT_PORT_TYPE
Temp_out[9] <= <GND>
Temp_out[10] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[11] <= WideOr53.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[12] <= WideOr52.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[13] <= <VCC>
Temp_out[14] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[15] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[16] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[17] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[18] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[19] <= Temp_out[8].DB_MAX_OUTPUT_PORT_TYPE
Temp_out[20] <= <VCC>
Temp_out[21] <= <VCC>
Temp_out[22] <= WideOr51.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[23] <= WideOr50.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[24] <= WideOr49.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[25] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
Temp_out[26] <= Temp_out[8].DB_MAX_OUTPUT_PORT_TYPE
Temp_out[27] <= <GND>
Freq_out[0] <= WideOr68.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[1] <= WideOr67.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[2] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[3] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[4] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[5] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[6] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[7] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[8] <= Freq_out[8].DB_MAX_OUTPUT_PORT_TYPE
Freq_out[9] <= WideOr60.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[10] <= WideOr59.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[11] <= WideOr58.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[12] <= WideOr57.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[13] <= WideOr56.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[14] <= WideOr55.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[15] <= WideOr54.DB_MAX_OUTPUT_PORT_TYPE
Freq_out[16] <= <GND>
Freq_out[17] <= <GND>
Freq_out[18] <= <GND>
Freq_out[19] <= <GND>
Freq_out[20] <= <GND>
Freq_out[21] <= <GND>
Freq_out[22] <= <GND>
Freq_out[23] <= <GND>
Freq_out[24] <= <GND>
Freq_out[25] <= <GND>
Freq_out[26] <= <GND>
Freq_out[27] <= <GND>
Clk_in => Clk_out.IN0
Clk_in => estado~1.DATAIN
Duracao => Clk_out.IN1
Duracao => always1.IN0
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => prox_estado.OUTPUTSELECT
stop_in => Selector0.IN1
Play_in => always1.IN1


