// Seed: 2269829929
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output wire id_3
);
  assign id_3 = 1 == id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri id_7,
    input uwire id_8,
    input tri id_9
);
  uwire id_11, id_12, id_13, id_14 = 'b0, id_15;
  module_0(
      id_8, id_6, id_4, id_3
  );
endmodule
