
*** Running vivado
    with args -log top_uart_lcd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_uart_lcd.tcl



****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_uart_lcd.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 558.715 ; gain = 184.020
Command: read_checkpoint -auto_incremental -incremental E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/utils_1/imports/synth_1/top_uart_led.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/utils_1/imports/synth_1/top_uart_led.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_uart_lcd -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24608
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1441.020 ; gain = 438.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_uart_lcd' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'char_buffer' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/char_buffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'char_buffer' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/char_buffer.v:22]
WARNING: [Synth 8-7071] port 'full' of module 'char_buffer' is unconnected for instance 'buffer' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:57]
WARNING: [Synth 8-7023] instance 'buffer' of module 'char_buffer' has 8 connections declared, but only 7 given [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:57]
INFO: [Synth 8-6157] synthesizing module 'lcd_init_controller' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_init_controller.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_init_controller.v:46]
INFO: [Synth 8-6155] done synthesizing module 'lcd_init_controller' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_init_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'lcd_writer' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_writer.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_writer.v:29]
INFO: [Synth 8-6155] done synthesizing module 'lcd_writer' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/lcd_writer.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:87]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.runs/synth_1/.Xil/Vivado-21152-DESKTOP-PTSELLH/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.runs/synth_1/.Xil/Vivado-21152-DESKTOP-PTSELLH/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_uart_lcd' (0#1) [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:21]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/uart_rx.v:52]
WARNING: [Synth 8-3848] Net out_addr in module/entity char_buffer does not have driver. [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/char_buffer.v:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lcd_init'. This will prevent further optimization [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:66]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_inst'. This will prevent further optimization [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/sources_1/new/top_uart_lcd.v:87]
WARNING: [Synth 8-7129] Port out_addr[5] in module char_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1554.664 ; gain = 551.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1554.664 ; gain = 551.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1554.664 ; gain = 551.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1554.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [e:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/constrs_1/new/charLCD.xdc]
Finished Parsing XDC File [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/constrs_1/new/charLCD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/constrs_1/new/charLCD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_uart_lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_uart_lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1630.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

지정된 경로를 찾을 수 없습니다.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1630.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.srcs/utils_1/imports/synth_1/top_uart_led.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_init_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lcd_init_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lcd_writer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              256 Bit	(32 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 12    
	   5 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+-------------------+-----------+----------------------+-------------+
|Module Name  | RTL Object        | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-------------------+-----------+----------------------+-------------+
|top_uart_lcd | buffer/buffer_reg | Implied   | 32 x 8               | RAM32M x 2  | 
+-------------+-------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+-------------------+-----------+----------------------+-------------+
|Module Name  | RTL Object        | Inference | Size (Depth x Width) | Primitives  | 
+-------------+-------------------+-----------+----------------------+-------------+
|top_uart_lcd | buffer/buffer_reg | Implied   | 32 x 8               | RAM32M x 2  | 
+-------------+-------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    20|
|4     |LUT1     |     7|
|5     |LUT2     |    81|
|6     |LUT3     |    19|
|7     |LUT4     |    23|
|8     |LUT5     |    36|
|9     |LUT6     |    50|
|10    |RAM32M   |     1|
|11    |RAM32X1D |     2|
|12    |FDRE     |   146|
|13    |FDSE     |     2|
|14    |IBUF     |     3|
|15    |OBUF     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 1630.496 ; gain = 551.809
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1630.496 ; gain = 627.641
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1630.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

지정된 경로를 찾을 수 없습니다.
Synth Design complete | Checksum: 1a8bfadd
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1630.496 ; gain = 1029.367
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1630.496 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.runs/synth_1/.Xil/Vivado-21152-DESKTOP-PTSELLH/dcp0'.
INFO: [Common 17-1381] The checkpoint 'E:/Dropbox/yongheon/Research/phoebus/EPICS/UART/project_1/project_1.runs/synth_1/top_uart_lcd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_uart_lcd_utilization_synth.rpt -pb top_uart_lcd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 31 20:17:55 2025...
