{
  "name": "arch::iommu::interrupt_remapping::table::IrtEntry::destination_id",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::iommu::interrupt_remapping::table::IrtEntry": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "Ref"
    ]
  },
  "path": 660,
  "span": "ostd/src/arch/x86/iommu/interrupt_remapping/table.rs:202:5: 205:6",
  "src": "pub const fn destination_id(&self) -> u32 {\n        const DST_MASK: u128 = 0xFFFF_FFFF << 32;\n        ((self.0 & DST_MASK) >> 32) as u32\n    }",
  "mir": "fn arch::iommu::interrupt_remapping::table::IrtEntry::destination_id(_1: &arch::iommu::interrupt_remapping::table::IrtEntry) -> u32 {\n    let mut _0: u32;\n    let mut _2: u128;\n    let mut _3: u128;\n    let mut _4: u128;\n    let mut _5: u32;\n    let mut _6: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = ((*_1).0: u128);\n        _3 = BitAnd(move _4, arch::iommu::interrupt_remapping::table::IrtEntry::destination_id::DST_MASK);\n        StorageDead(_4);\n        _5 = 32_i32 as u32;\n        _6 = Lt(move _5, 128_u32);\n        assert(move _6, \"attempt to shift right by `{}`, which would overflow\", 32_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = Shr(move _3, 32_i32);\n        StorageDead(_3);\n        _0 = move _2 as u32;\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " This field identifies the remapped interrupt requestâ€™s target processor(s). It is\n evaluated by hardware only when the Present (P) field is Set.\n\n The format of this field in various Interrupt Remapping modes is as follows:\n - Intel xAPIC Mode (IRTA_REG.EIME=0):\n     - 63:48 - Reserved (0)\n     - 47:40 - APIC DestinationID\\[7:0\\]\n     - 39:32 - Reserved (0)\n - Intel x2APIC Mode (IRTA_REG.EIME=1):\n     - 63:32 - APIC DestinationID\\[31:0\\]\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}