// Seed: 90704414
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wire id_2
);
endmodule
module module_1 #(
    parameter id_8 = 32'd84
) (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3
);
  assign id_3 = -1'd0;
  supply1 id_5, id_6, id_7, _id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_2 = -1'b0;
  logic id_14;
  assign id_13 = 1;
  assign id_6  = id_14[id_8 : (id_8)];
  wire id_15;
  ;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_11 = id_1;
  tri1 id_16 = (-1);
endmodule
