module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in,
  input wire in_vld,
  input wire out1_rdy,
  input wire out2_rdy,
  output wire [31:0] out1,
  output wire [31:0] out2,
  output wire out1_vld,
  output wire out2_vld,
  output wire in_rdy
);
  wire out1_pred;
  wire out2_pred;
  wire and_81;
  wire literal_82;
  assign out1_pred = dir == 32'h0000_0000;
  assign out2_pred = dir != 32'h0000_0000;
  assign and_81 = in_vld;
  assign literal_82 = 1'h1;
  assign out1 = in;
  assign out2 = in;
  assign out1_vld = and_81 & literal_82 & literal_82 & out1_pred;
  assign out2_vld = and_81 & literal_82 & literal_82 & out2_pred;
  assign in_rdy = (~out1_pred | out1_rdy) & (~out2_pred | out2_rdy);
endmodule
