<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>nn_inference</TopModelName>
        <TargetClockPeriod>30.00</TargetClockPeriod>
        <ClockUncertainty>0.20</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>28.252</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3690</Best-caseLatency>
            <Average-caseLatency>3690</Average-caseLatency>
            <Worst-caseLatency>3690</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
            <Interval-min>3691</Interval-min>
            <Interval-max>3691</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>34</BRAM_18K>
            <DSP>165</DSP>
            <FF>21537</FF>
            <LUT>32108</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>nn_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_img_address0</name>
            <Object>input_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_img_ce0</name>
            <Object>input_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_img_q0</name>
            <Object>input_img</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>nn_inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_1_fu_696</InstName>
                    <ModuleName>nn_inference_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>696</ID>
                    <BindInstances>empty_15_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_2_fu_702</InstName>
                    <ModuleName>nn_inference_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>702</ID>
                    <BindInstances>empty_13_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_3_fu_708</InstName>
                    <ModuleName>nn_inference_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>708</ID>
                    <BindInstances>empty_11_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_hwmm_layer1_fu_714</InstName>
                    <ModuleName>hwmm_layer1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>714</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod_fu_631</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>631</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod4_fu_640</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>640</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod5_fu_649</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>649</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_2_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod6_fu_658</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>658</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_3_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod7_fu_667</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>667</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_4_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod8_fu_676</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>676</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_5_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod9_fu_685</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>685</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_6_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod10_fu_694</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>694</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_7_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod11_fu_703</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>703</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_8_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod12_fu_712</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>712</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_9_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod13_fu_721</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>721</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_10_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod14_fu_730</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>730</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_11_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod15_fu_739</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>739</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_12_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod16_fu_748</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>748</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_13_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod17_fu_757</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>757</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_14_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod18_fu_766</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>766</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_15_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod19_fu_775</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>775</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_16_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod20_fu_784</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>784</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_17_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod21_fu_793</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>793</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_18_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod22_fu_802</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>802</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_19_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod23_fu_811</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>811</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_20_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod24_fu_820</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>820</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_21_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod25_fu_829</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>829</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_22_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod26_fu_838</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>838</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_23_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod27_fu_847</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>847</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_24_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod28_fu_856</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod28</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>856</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_25_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod29_fu_865</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>865</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_26_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod30_fu_874</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>874</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_27_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod31_fu_883</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod31</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>883</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_28_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod32_fu_892</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>892</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_29_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod33_fu_901</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod33</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>901</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_30_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_hwmm_layer1_Pipeline_prod34_fu_910</InstName>
                            <ModuleName>hwmm_layer1_Pipeline_prod34</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>910</ID>
                            <BindInstances>add_ln10_fu_111_p2 layer1_weights_31_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_loop1_fu_785</InstName>
                    <ModuleName>nn_inference_Pipeline_loop1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>785</ID>
                    <BindInstances>add_ln63_fu_82_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_col_fu_790</InstName>
                    <ModuleName>nn_inference_Pipeline_col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <BindInstances>add_ln25_fu_1089_p2 layer2_weights_0_U layer2_weights_1_U layer2_weights_2_U layer2_weights_3_U layer2_weights_4_U layer2_weights_5_U layer2_weights_6_U layer2_weights_7_U layer2_weights_8_U layer2_weights_9_U layer2_weights_10_U layer2_weights_11_U layer2_weights_12_U layer2_weights_13_U layer2_weights_14_U layer2_weights_15_U layer2_weights_16_U layer2_weights_17_U layer2_weights_18_U layer2_weights_19_U layer2_weights_20_U layer2_weights_21_U layer2_weights_22_U layer2_weights_23_U layer2_weights_24_U layer2_weights_25_U layer2_weights_26_U layer2_weights_27_U layer2_weights_28_U layer2_weights_29_U layer2_weights_30_U layer2_weights_31_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_loop11_fu_893</InstName>
                    <ModuleName>nn_inference_Pipeline_loop11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>893</ID>
                    <BindInstances>add_ln78_fu_82_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_col2_fu_898</InstName>
                    <ModuleName>nn_inference_Pipeline_col2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>898</ID>
                    <BindInstances>add_ln45_fu_577_p2 layer3_weights_0_U layer3_weights_1_U layer3_weights_2_U layer3_weights_3_U layer3_weights_4_U layer3_weights_5_U layer3_weights_6_U layer3_weights_7_U layer3_weights_8_U layer3_weights_9_U layer3_weights_10_U layer3_weights_11_U layer3_weights_12_U layer3_weights_13_U layer3_weights_14_U layer3_weights_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_nn_inference_Pipeline_loop13_fu_953</InstName>
                    <ModuleName>nn_inference_Pipeline_loop13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>953</ID>
                    <BindInstances>add_ln95_fu_105_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>temp_output_0_U temp_output2_0_U fmul_32ns_32ns_32_2_max_dsp_1_U410</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>nn_inference_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_15_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_13_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_0_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod4</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_1_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod5</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_2_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod6</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_3_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod7</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_4_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod8</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_5_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod9</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_6_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod10</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_7_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod11</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_8_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod12</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_9_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod13</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_10_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod14</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_11_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod15</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_12_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod16</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_13_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod17</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_14_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod18</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_15_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod19</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_16_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod20</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_17_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod21</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_18_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod22</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_19_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod23</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_20_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod24</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_21_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod25</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_22_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod26</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_23_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod27</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_24_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod28</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_25_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod29</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_26_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod30</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_27_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod31</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_28_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod32</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_29_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod33</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_30_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1_Pipeline_prod34</Name>
            <Loops>
                <prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <prod>
                        <Name>prod</Name>
                        <TripCount>100</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>3.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>145</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_111_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_31_U" SOURCE="" URAM="0" VARIABLE="layer1_weights_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hwmm_layer1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.166</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3424</Best-caseLatency>
                    <Average-caseLatency>3424</Average-caseLatency>
                    <Worst-caseLatency>3424</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.103 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.103 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.103 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3424</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5042</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>6064</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_loop1</Name>
            <Loops>
                <loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>26.862</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1>
                        <Name>loop1</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.990 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_col</Name>
            <Loops>
                <col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <col>
                        <Name>col</Name>
                        <TripCount>16</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>2.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3247</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>349</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_1089_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_0_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_1_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_2_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_3_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_4_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_5_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_6_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_7_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_8_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_9_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_10_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_11_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_12_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_13_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_14_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_15_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_16_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_17_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_18_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_19_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_20_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_21_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_22_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_23_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_24_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_25_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_26_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_27_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_28_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_29_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_30_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_31_U" SOURCE="" URAM="0" VARIABLE="layer2_weights_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_loop11</Name>
            <Loops>
                <loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>28.252</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1>
                        <Name>loop1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_82_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_col2</Name>
            <Loops>
                <col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>24.900</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.350 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.350 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <col>
                        <Name>col</Name>
                        <TripCount>10</TripCount>
                        <Latency>43</Latency>
                        <AbsoluteTimeLatency>1.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1645</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>172</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_577_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_0_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_1_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_2_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_3_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_4_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_5_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_6_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_7_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_8_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_9_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_10_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_11_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_12_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_13_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_14_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer3_weights_15_U" SOURCE="" URAM="0" VARIABLE="layer3_weights_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference_Pipeline_loop13</Name>
            <Loops>
                <loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>28.216</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1>
                        <Name>loop1</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>202</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_105_p2" SOURCE="FPGA_AI/src/hls/matmul.cpp:95" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>nn_inference</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>28.252</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3690</Best-caseLatency>
                    <Average-caseLatency>3690</Average-caseLatency>
                    <Worst-caseLatency>3690</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.111 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.111 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.111 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3691</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>34</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>165</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>75</UTIL_DSP>
                    <FF>21537</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>20</UTIL_FF>
                    <LUT>32108</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>60</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="temp_output_0_U" SOURCE="FPGA_AI/src/hls/matmul.cpp:112" URAM="0" VARIABLE="temp_output_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_output2_0_U" SOURCE="FPGA_AI/src/hls/matmul.cpp:113" URAM="0" VARIABLE="temp_output2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U410" SOURCE="FPGA_AI/src/hls/matmul.cpp:114" URAM="0" VARIABLE="temp_output3_0"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_img" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_img_address0" name="input_img_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_img_ce0" name="input_img_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_img_q0" name="input_img_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_img_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_img_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_img_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_img_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_img_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_img_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_img"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_img_address0">7</column>
                    <column name="input_img_q0">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_img">in, float*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input_img">input_img_address0, port, offset</column>
                    <column name="input_img">input_img_ce0, port, </column>
                    <column name="input_img">input_img_q0, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

