16:20:33 DEBUG : Logs will be stored at 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/IDE.log'.
16:20:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\temp_xsdb_launch_script.tcl
16:20:37 INFO  : Registering command handlers for Vitis TCF services
16:20:38 INFO  : Platform repository initialization has completed.
16:20:39 INFO  : XSCT server has started successfully.
16:20:39 INFO  : plnx-install-location is set to ''
16:20:40 INFO  : Successfully done setting XSCT server connection channel  
16:20:40 INFO  : Successfully done query RDI_DATADIR 
16:20:40 INFO  : Successfully done setting workspace for the tool. 
16:23:24 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
16:23:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
16:24:35 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
16:24:35 INFO  : Result from executing command 'getPlatforms': gesture_ov5640_platform|D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/gesture_ov5640_platform.xpfm;xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
16:24:35 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
16:26:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:26:25 INFO  : 'jtag frequency' command is executed.
16:26:25 INFO  : Context for 'APU' is selected.
16:26:25 INFO  : System reset is completed.
16:26:28 INFO  : 'after 3000' command is executed.
16:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
16:26:32 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
16:26:32 INFO  : Context for 'APU' is selected.
16:26:32 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
16:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:32 INFO  : Context for 'APU' is selected.
16:26:32 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
16:26:32 INFO  : 'ps7_init' command is executed.
16:26:32 INFO  : 'ps7_post_config' command is executed.
16:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:32 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:32 INFO  : 'con' command is executed.
16:26:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:26:32 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
16:36:23 INFO  : Hardware specification for platform project 'gesture_ov5640_platform' is updated.
16:36:34 INFO  : Result from executing command 'removePlatformRepo': 
16:36:56 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
16:36:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
16:36:56 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
16:36:59 INFO  : The hardware specification used by project 'gesture' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:36:59 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream\system_wrapper.bit' stored in project is removed.
16:36:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream' in project 'gesture'.
16:36:59 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:37:02 INFO  : The updated ps init files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit' in project 'gesture'.
16:37:13 INFO  : Disconnected from the channel tcfchan#3.
16:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:14 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:37:14 INFO  : 'jtag frequency' command is executed.
16:37:14 INFO  : Context for 'APU' is selected.
16:37:14 INFO  : System reset is completed.
16:37:17 INFO  : 'after 3000' command is executed.
16:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
16:37:20 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
16:37:21 INFO  : Context for 'APU' is selected.
16:37:21 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
16:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:21 INFO  : Context for 'APU' is selected.
16:37:21 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
16:37:21 INFO  : 'ps7_init' command is executed.
16:37:21 INFO  : 'ps7_post_config' command is executed.
16:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:21 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:21 INFO  : 'con' command is executed.
16:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:21 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
16:59:24 INFO  : Hardware specification for platform project 'gesture_ov5640_platform' is updated.
16:59:38 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
16:59:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
16:59:40 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
16:59:43 INFO  : The hardware specification used by project 'gesture' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:59:43 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream\system_wrapper.bit' stored in project is removed.
16:59:43 INFO  : The updated bitstream files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream' in project 'gesture'.
16:59:43 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:59:46 INFO  : The updated ps init files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit' in project 'gesture'.
16:59:56 INFO  : Disconnected from the channel tcfchan#7.
16:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
16:59:57 INFO  : 'jtag frequency' command is executed.
16:59:57 INFO  : Context for 'APU' is selected.
16:59:57 INFO  : System reset is completed.
17:00:00 INFO  : 'after 3000' command is executed.
17:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
17:00:03 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
17:00:03 INFO  : Context for 'APU' is selected.
17:00:03 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
17:00:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:03 INFO  : Context for 'APU' is selected.
17:00:03 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
17:00:03 INFO  : 'ps7_init' command is executed.
17:00:04 INFO  : 'ps7_post_config' command is executed.
17:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:04 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:04 INFO  : 'con' command is executed.
17:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:04 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
18:58:21 INFO  : Disconnected from the channel tcfchan#10.
10:06:13 DEBUG : Logs will be stored at 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/IDE.log'.
10:06:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\temp_xsdb_launch_script.tcl
10:06:16 INFO  : XSCT server has started successfully.
10:06:16 INFO  : plnx-install-location is set to ''
10:06:16 INFO  : Successfully done setting XSCT server connection channel  
10:06:16 INFO  : Registering command handlers for Vitis TCF services
10:06:16 INFO  : Platform repository initialization has completed.
10:06:18 INFO  : Successfully done setting workspace for the tool. 
10:06:18 INFO  : Successfully done query RDI_DATADIR 
10:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:45 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:06:45 INFO  : 'jtag frequency' command is executed.
10:06:45 INFO  : Context for 'APU' is selected.
10:06:45 INFO  : System reset is completed.
10:06:48 INFO  : 'after 3000' command is executed.
10:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:06:51 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
10:06:52 INFO  : Context for 'APU' is selected.
10:06:52 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
10:06:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:52 INFO  : Context for 'APU' is selected.
10:06:52 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
10:06:52 INFO  : 'ps7_init' command is executed.
10:06:52 INFO  : 'ps7_post_config' command is executed.
10:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:52 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

10:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:52 INFO  : 'con' command is executed.
10:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:06:52 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
10:28:06 INFO  : Hardware specification for platform project 'gesture_ov5640_platform' is updated.
10:28:19 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
10:28:19 INFO  : Result from executing command 'getPlatforms': gesture_ov5640_platform|D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/gesture_ov5640_platform.xpfm;xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
10:28:20 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
10:28:23 INFO  : The hardware specification used by project 'gesture' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:28:23 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream\system_wrapper.bit' stored in project is removed.
10:28:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream' in project 'gesture'.
10:28:23 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:28:26 INFO  : The updated ps init files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit' in project 'gesture'.
10:29:11 INFO  : Disconnected from the channel tcfchan#1.
10:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:11 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:29:11 INFO  : 'jtag frequency' command is executed.
10:29:11 INFO  : Context for 'APU' is selected.
10:29:11 INFO  : System reset is completed.
10:29:14 INFO  : 'after 3000' command is executed.
10:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:29:18 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
10:29:18 INFO  : Context for 'APU' is selected.
10:29:18 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
10:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:18 INFO  : Context for 'APU' is selected.
10:29:18 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
10:29:18 INFO  : 'ps7_init' command is executed.
10:29:18 INFO  : 'ps7_post_config' command is executed.
10:29:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:19 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:19 INFO  : 'con' command is executed.
10:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:29:19 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
10:39:05 INFO  : Hardware specification for platform project 'gesture_ov5640_platform' is updated.
10:39:18 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
10:39:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
10:39:19 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
10:39:21 INFO  : The hardware specification used by project 'gesture' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:39:21 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream\system_wrapper.bit' stored in project is removed.
10:39:21 INFO  : The updated bitstream files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream' in project 'gesture'.
10:39:21 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:39:24 INFO  : The updated ps init files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit' in project 'gesture'.
10:39:51 INFO  : Disconnected from the channel tcfchan#4.
10:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:51 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:39:51 INFO  : 'jtag frequency' command is executed.
10:39:51 INFO  : Context for 'APU' is selected.
10:39:51 INFO  : System reset is completed.
10:39:54 INFO  : 'after 3000' command is executed.
10:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:39:58 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
10:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:58 INFO  : Context for 'APU' is selected.
10:39:58 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
10:39:58 INFO  : 'ps7_init' command is executed.
10:39:58 INFO  : 'ps7_post_config' command is executed.
10:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:58 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:58 INFO  : 'con' command is executed.
10:39:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:58 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
10:45:03 INFO  : Hardware specification for platform project 'gesture_ov5640_platform' is updated.
10:45:19 INFO  : Result from executing command 'getProjects': gesture_ov5640_platform
10:45:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm;xilinx_vck190_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vck190_base_dfx_202210_1/xilinx_vck190_base_dfx_202210_1.xpfm;xilinx_vmk180_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_vmk180_base_202210_1/xilinx_vmk180_base_202210_1.xpfm;xilinx_zcu102_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|E:/FPGA_xilinx_vivado_newversion/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
10:45:20 INFO  : Checking for BSP changes to sync application flags for project 'gesture'...
10:45:22 INFO  : The hardware specification used by project 'gesture' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:45:22 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream\system_wrapper.bit' stored in project is removed.
10:45:22 INFO  : The updated bitstream files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\bitstream' in project 'gesture'.
10:45:22 INFO  : The file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:45:25 INFO  : The updated ps init files are copied from platform to folder 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture\_ide\psinit' in project 'gesture'.
10:45:56 INFO  : Disconnected from the channel tcfchan#7.
10:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:57 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:45:57 INFO  : 'jtag frequency' command is executed.
10:45:57 INFO  : Context for 'APU' is selected.
10:45:57 INFO  : System reset is completed.
10:46:00 INFO  : 'after 3000' command is executed.
10:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:46:03 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
10:46:03 INFO  : Context for 'APU' is selected.
10:46:03 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
10:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:03 INFO  : Context for 'APU' is selected.
10:46:03 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
10:46:04 INFO  : 'ps7_init' command is executed.
10:46:04 INFO  : 'ps7_post_config' command is executed.
10:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:04 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:04 INFO  : 'con' command is executed.
10:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:04 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
10:46:25 INFO  : Disconnected from the channel tcfchan#10.
10:46:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:25 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:46:25 INFO  : 'jtag frequency' command is executed.
10:46:25 INFO  : Context for 'APU' is selected.
10:46:25 INFO  : System reset is completed.
10:46:28 INFO  : 'after 3000' command is executed.
10:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
10:46:32 INFO  : Device configured successfully with "D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit"
10:46:32 INFO  : Context for 'APU' is selected.
10:46:32 INFO  : Hardware design and registers information is loaded from 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa'.
10:46:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:32 INFO  : Context for 'APU' is selected.
10:46:32 INFO  : Sourcing of 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl' is done.
10:46:32 INFO  : 'ps7_init' command is executed.
10:46:32 INFO  : 'ps7_post_config' command is executed.
10:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:32 INFO  : The application 'D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture_ov5640_platform/export/gesture_ov5640_platform/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/xilinx_FPGA_prj/my_fpga_prj/ov5640_gesture/vitis/gesture/Debug/gesture.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:32 INFO  : 'con' command is executed.
10:46:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:32 INFO  : Launch script is exported to file 'D:\xilinx_FPGA_prj\my_fpga_prj\ov5640_gesture\vitis\gesture_system\_ide\scripts\systemdebugger_gesture_system_standalone.tcl'
10:59:17 INFO  : Disconnected from the channel tcfchan#11.
