strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe09bef5690>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe09bbd6bd0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe09bbd6910>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe09bbcebd0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe09be63210>",
		fillcolor=turquoise,
		label="22:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe09bbce4d0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"22:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe09be7d610>",
		fillcolor=turquoise,
		label="26:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe09be66750>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q < 9))",
		lineno=21];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe09be7d4d0>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "25:IF"	[cond="['slowena', 'q']",
		label="!((slowena && (q < 9)))",
		lineno=21];
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe09bef5410>",
		fillcolor=turquoise,
		label="16:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe09bbd6810>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe09bef5390>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"25:IF" -> "26:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q == 10))",
		lineno=25];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
