INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
Configuring files for surf5_big_ila root...
Gathering HDL files for surf5_big_ila root...
Creating XST project for surf5_big_ila...
Creating XST script file for surf5_big_ila...
Creating XST instantiation file for surf5_big_ila...
Running XST for surf5_big_ila...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for surf5_big_ila...
Creating ISE instantiation template for surf5_big_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'surf5_big_ila'...
Generating metadata file...
Generating ISE project...
XCO file found: surf5_big_ila.xco
XMDF file found: surf5_big_ila_xmdf.tcl
Adding
C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg/
surf5_big_ila.asy -view all -origin_type imported
Adding
C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg/
surf5_big_ila.ngc -view all -origin_type created
Checking file
"C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg
/surf5_big_ila.ngc" for project device match ...
File
"C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg
/surf5_big_ila.ngc" device information matches project device.
Adding
C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg/
surf5_big_ila.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/
   _cg/surf5_big_ila.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin/home/barawn/repositories/github/firmware-surf5/par/ipcore_dir/tmp/_cg/
surf5_big_ila.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/surf5_big_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'surf5_big_ila'.
