// Seed: 1432483385
`define pp_2 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_2 = 1;
  logic id_3;
  assign id_2 = id_3;
  logic id_4;
endmodule
