// Seed: 2230685237
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    output logic id_4,
    input tri id_5,
    output wor id_6,
    input logic id_7,
    output tri0 id_8,
    input wire id_9,
    input uwire id_10
);
  assign id_6 = (id_3);
  wire id_12;
  uwire id_13, id_14;
  uwire id_15;
  initial id_4 <= id_7;
  always if (1) id_14 = -1'b0;
  final id_13 = id_15;
  module_0 modCall_1 (
      id_14,
      id_12
  );
endmodule
