$date
	Tue Nov  9 20:46:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp2_tb $end
$var wire 1 ! lt_TB $end
$var wire 1 " gt_TB $end
$var wire 1 # eq_TB $end
$var reg 2 $ A_TB [1:0] $end
$var reg 2 % B_TB [1:0] $end
$scope module UUT $end
$var wire 2 & A [1:0] $end
$var wire 1 # A_eq_B $end
$var wire 1 " A_gt_B $end
$var wire 1 ! A_lt_B $end
$var wire 2 ' B [1:0] $end
$var wire 1 ( tmp1 $end
$var wire 1 ) tmp2 $end
$var wire 1 * tmp3 $end
$var wire 1 + tmp4 $end
$var wire 1 , tmp5 $end
$var wire 1 - tmp6 $end
$var wire 1 . tmp7 $end
$var wire 1 / tmp8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
1)
1(
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
1!
0#
0)
1*
b1 %
b1 '
#20000
0(
1)
0*
1+
b10 %
b10 '
#30000
0)
1*
1,
b11 %
b11 '
#40000
1"
0!
1-
1(
0*
0+
0,
b0 %
b0 '
b1 $
b1 &
#50000
0"
0-
1#
1)
b1 %
b1 '
#60000
1!
0#
0(
0)
1+
b10 %
b10 '
#70000
1)
b11 %
b11 '
#80000
1"
0!
1.
0+
b0 %
b0 '
b10 $
b10 &
#90000
0)
b1 %
b1 '
#100000
0"
1!
1,
0.
1(
b11 %
b11 '
#110000
1#
0!
1)
0,
b10 %
b10 '
#120000
0#
0!
1.
1"
0(
0,
0/
b1 %
b1 '
b11 $
b11 &
#130000
1-
1/
0)
b0 %
b0 '
#140000
0"
0-
0/
1#
0.
1(
1)
b11 %
b11 '
#150000
