
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_FMS_input_control.v ../design/module_freq_divider.v ../design/module_number_storage.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\BoothMul'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_FMS_input_control.v
Parsing SystemVerilog input from `../design/module_FMS_input_control.v' to AST representation.
Generating RTLIL representation for module `\fsm_control'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_number_storage.v
Parsing SystemVerilog input from `../design/module_number_storage.v' to AST representation.
Generating RTLIL representation for module `\number_storage'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
../design/module_top.v:33: Warning: Identifier `\col_shift_reg' is implicitly declared.
Successfully finished Verilog frontend.

11. Executing SYNTH_GOWIN pass.

11.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \number_storage
Used module:         \BoothMul
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

11.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \number_storage
Used module:         \BoothMul
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removed 0 unused modules.
Warning: Resizing cell port module_top.converter_inst.binario from 16 bits to 12 bits.
Warning: Resizing cell port module_top.storage_inst.temp_value from 16 bits to 8 bits.
Warning: Resizing cell port module_top.storage_inst.signo from 4 bits to 1 bits.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344 in module DFFS.
Marked 3 switch rules as full_case in process $proc$../design/module_top.v:106$155 in module module_top.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$153 in module row_scanner.
Marked 5 switch rules as full_case in process $proc$../design/module_number_storage.v:35$145 in module number_storage.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$139 in module freq_divider.
Marked 6 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:0$133 in module fsm_control.
Marked 2 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:26$126 in module fsm_control.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$121 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$117 in module col_shift_register.
Removed 1 dead cases from process $proc$../design/module_booth.v:47$111 in module BoothMul.
Marked 4 switch rules as full_case in process $proc$../design/module_booth.v:47$111 in module BoothMul.
Marked 1 switch rules as full_case in process $proc$../design/module_booth.v:24$109 in module BoothMul.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 46 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$144'.
  Set init value: \slow_clk = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Found async reset \PRESET in `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Found async reset \CLEAR in `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
Found async reset \PRESET in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Found async reset \PRESET in `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
Found async reset \rst in `\module_top.$proc$../design/module_top.v:106$155'.
Found async reset \rst in `\number_storage.$proc$../design/module_number_storage.v:35$145'.
Found async reset \rst in `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$121'.
Found async reset \rst in `\BoothMul.$proc$../design/module_booth.v:24$109'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~105 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Creating decoders for process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Creating decoders for process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Creating decoders for process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Creating decoders for process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Creating decoders for process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Creating decoders for process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Creating decoders for process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Creating decoders for process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Creating decoders for process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Creating decoders for process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
Creating decoders for process `\module_top.$proc$../design/module_top.v:106$155'.
     1/2: $0\display_valor[15:0]
     2/2: $0\enable_operacion[0:0]
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$153'.
     1/10: $1\key_pressed[0:0]
     2/10: $4\is_sign_key[2:0]
     3/10: $5\key_value[3:0]
     4/10: $4\key_value[3:0]
     5/10: $3\is_sign_key[2:0]
     6/10: $3\key_value[3:0]
     7/10: $2\key_value[3:0]
     8/10: $2\is_sign_key[2:0]
     9/10: $1\key_value[3:0]
    10/10: $1\is_sign_key[2:0]
Creating decoders for process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
     1/9: $0\key_pressed_prev[0:0]
     2/9: $0\booth_start[0:0]
     3/9: $0\load_value[0:0]
     4/9: $0\temp_B[7:0]
     5/9: $0\temp_A[7:0]
     6/9: $0\temp_value[7:0]
     7/9: $0\signo[0:0]
     8/9: $0\B[7:0]
     9/9: $0\A[7:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$144'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
     1/11: $6\next_state[2:0]
     2/11: $5\next_state[2:0]
     3/11: $4\next_state[2:0]
     4/11: $3\next_state[2:0]
     5/11: $2\next_state[2:0]
     6/11: $2\enable_A[0:0]
     7/11: $1\enable_A[0:0]
     8/11: $1\next_state[2:0]
     9/11: $1\enable_operacion[0:0]
    10/11: $1\enable_sign[0:0]
    11/11: $1\enable_B[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
     1/3: $0\key_pressed_prev[0:0]
     2/3: $0\current_state[2:0]
     3/3: $0\key_count[1:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$121'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$117'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\BoothMul.$proc$../design/module_booth.v:47$111'.
     1/14: $3\next_state[0:0]
     2/14: $2\next_valid[0:0]
     3/14: $3\next_Y_temp[15:0]
     4/14: $2\next_state[0:0]
     5/14: $2\next_count[3:0]
     6/14: $2\next_booth_code[1:0]
     7/14: $2\next_multiplicand[7:0]
     8/14: $2\next_Y_temp[15:0]
     9/14: $1\next_state[0:0]
    10/14: $1\next_booth_code[1:0]
    11/14: $1\next_count[3:0]
    12/14: $1\next_multiplicand[7:0]
    13/14: $1\next_Y_temp[15:0]
    14/14: $1\next_valid[0:0]
Creating decoders for process `\BoothMul.$proc$../design/module_booth.v:24$109'.
     1/7: $0\state[0:0]
     2/7: $0\booth_code[1:0]
     3/7: $0\count[3:0]
     4/7: $0\multiplicand[7:0]
     5/7: $0\Y_temp[15:0]
     6/7: $0\valid[0:0]
     7/7: $0\Y[15:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$153'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$153'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$153'.
No latch inferred for signal `\fsm_control.\next_state' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
No latch inferred for signal `\fsm_control.\enable_A' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
No latch inferred for signal `\fsm_control.\enable_B' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
No latch inferred for signal `\fsm_control.\enable_sign' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
No latch inferred for signal `\fsm_control.\enable_operacion' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
No latch inferred for signal `\BoothMul.\next_Y_temp' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\BoothMul.\next_multiplicand' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\BoothMul.\next_count' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\BoothMul.\next_booth_code' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\BoothMul.\next_valid' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\BoothMul.\next_state' from process `\BoothMul.$proc$../design/module_booth.v:47$111'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
  created $adff cell `$procdff$1037' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
  created $adff cell `$procdff$1038' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
  created $adff cell `$procdff$1039' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
  created $adff cell `$procdff$1040' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
  created $dff cell `$procdff$1041' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
  created $dff cell `$procdff$1042' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
  created $dff cell `$procdff$1043' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
  created $dff cell `$procdff$1044' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
  created $dff cell `$procdff$1045' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
  created $dff cell `$procdff$1046' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
  created $adff cell `$procdff$1047' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
  created $adff cell `$procdff$1048' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
  created $adff cell `$procdff$1049' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
  created $adff cell `$procdff$1050' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\module_top.\enable_operacion' using process `\module_top.$proc$../design/module_top.v:106$155'.
  created $adff cell `$procdff$1057' with positive edge clock and negative level reset.
Creating register for signal `\module_top.\display_valor' using process `\module_top.$proc$../design/module_top.v:106$155'.
  created $adff cell `$procdff$1058' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\A' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1059' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\B' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1060' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\key_pressed_prev' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1061' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\signo' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1062' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_value' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1063' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_A' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1064' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\temp_B' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1065' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\load_value' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1066' with positive edge clock and negative level reset.
Creating register for signal `\number_storage.\booth_start' using process `\number_storage.$proc$../design/module_number_storage.v:35$145'.
  created $adff cell `$procdff$1067' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\fsm_control.\current_state' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
  created $adff cell `$procdff$1070' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_pressed_prev' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
  created $adff cell `$procdff$1071' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_count' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
  created $adff cell `$procdff$1072' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$121'.
  created $adff cell `$procdff$1073' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$121'.
  created $adff cell `$procdff$1074' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$121'.
  created $adff cell `$procdff$1075' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$117'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$117'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `\BoothMul.\Y' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1078' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\valid' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1079' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\Y_temp' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1080' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\multiplicand' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1081' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\count' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1082' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\booth_code' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1083' with positive edge clock and negative level reset.
Creating register for signal `\BoothMul.\state' using process `\BoothMul.$proc$../design/module_booth.v:24$109'.
  created $adff cell `$procdff$1084' with positive edge clock and negative level reset.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$1087' with positive edge clock.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Removing empty process `DFFNCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Removing empty process `DFFNC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Removing empty process `DFFNPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Removing empty process `DFFNP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
Removing empty process `DFFNRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
Removing empty process `DFFNR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
Removing empty process `DFFNSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
Removing empty process `DFFNS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
Removing empty process `DFFNE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Removing empty process `DFFN.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Removing empty process `DFFCE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Removing empty process `DFFC.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Removing empty process `DFFPE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Removing empty process `DFFP.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
Removing empty process `DFFRE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
Removing empty process `DFFR.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
Removing empty process `DFFSE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
Removing empty process `DFFS.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
Removing empty process `DFFE.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Removing empty process `DFF.$proc$C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
Found and cleaned up 2 empty switches in `\module_top.$proc$../design/module_top.v:106$155'.
Removing empty process `module_top.$proc$../design/module_top.v:106$155'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$153'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$153'.
Found and cleaned up 7 empty switches in `\number_storage.$proc$../design/module_number_storage.v:35$145'.
Removing empty process `number_storage.$proc$../design/module_number_storage.v:35$145'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$144'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$139'.
Found and cleaned up 6 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:0$133'.
Found and cleaned up 3 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:26$126'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$121'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$121'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$117'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$117'.
Found and cleaned up 4 empty switches in `\BoothMul.$proc$../design/module_booth.v:47$111'.
Removing empty process `BoothMul.$proc$../design/module_booth.v:47$111'.
Removing empty process `BoothMul.$proc$../design/module_booth.v:24$109'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 106 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module number_storage.
<suppressed ~4 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module fsm_control.
<suppressed ~7 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module BoothMul.
<suppressed ~17 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module number_storage.
Deleting now unused module freq_divider.
Deleting now unused module fsm_control.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module BoothMul.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~12 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing SYNTH pass.

11.7.1. Executing PROC pass (convert processes to netlists).

11.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.7.1.4. Executing PROC_INIT pass (extract init attributes).

11.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

11.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

11.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 34 unused cells and 375 unused wires.
<suppressed ~45 debug messages>

11.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Warning: multiple conflicting drivers for module_top.\enable_operacion:
    port Y[0] of cell $flatten\fsm_input_inst.$procmux$757 ($mux)
    port Q[0] of cell $procdff$1057 ($adff)
Found and reported 1 problems.

11.7.5. Executing OPT pass (performing simple optimizations).

11.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

11.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\storage_inst.\booth_mul_inst.$procmux$818: \storage_inst.booth_mul_inst.state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$696.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$703.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$711.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$720.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$730.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$740.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$500.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$509.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$519.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$526.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$537.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$549.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$558.
    dead port 2/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$803.
    dead port 2/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$814.
    dead port 1/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$820.
    dead port 1/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$826.
    dead port 1/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$832.
    dead port 1/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$838.
    dead port 1/2 on $mux $flatten\storage_inst.\booth_mul_inst.$procmux$844.
Removed 20 multiplexer ports.
<suppressed ~80 debug messages>

11.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\scanner_inst.$procmux$495: { $flatten\scanner_inst.$procmux$499_CMP $auto$opt_reduce.cc:134:opt_pmux$1089 $flatten\scanner_inst.$procmux$496_CMP }
    New ctrl vector for $pmux cell $flatten\storage_inst.$procmux$579: { $flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:38$130_Y $auto$opt_reduce.cc:134:opt_pmux$1091 }
    New ctrl vector for $pmux cell $procmux$484: { $auto$opt_reduce.cc:134:opt_pmux$1093 $procmux$477_CMP }
  Optimizing cells in module \module_top.
Performed a total of 3 changes.

11.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 78 unused wires.
<suppressed ~1 debug messages>

11.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

11.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.16. Finished OPT passes. (There is nothing left to do.)

11.7.6. Executing FSM pass (extract and optimize FSM).

11.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking module_top.fsm_input_inst.current_state as FSM state register:
    Circuit seems to be self-resetting.

11.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.7.7. Executing OPT pass (performing simple optimizations).

11.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

11.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1057 ($adff) from module module_top (D = $procmux$484_Y, Q = \enable_operacion).
Adding EN signal on $flatten\storage_inst.\booth_mul_inst.$procdff$1083 ($adff) from module module_top (D = \storage_inst.booth_mul_inst.next_booth_code, Q = \storage_inst.booth_mul_inst.booth_code).
Adding EN signal on $flatten\storage_inst.\booth_mul_inst.$procdff$1082 ($adff) from module module_top (D = \storage_inst.booth_mul_inst.next_count, Q = \storage_inst.booth_mul_inst.count).
Adding EN signal on $flatten\storage_inst.\booth_mul_inst.$procdff$1081 ($adff) from module module_top (D = \storage_inst.booth_mul_inst.next_multiplicand, Q = \storage_inst.booth_mul_inst.multiplicand).
Adding EN signal on $flatten\storage_inst.\booth_mul_inst.$procdff$1080 ($adff) from module module_top (D = \storage_inst.booth_mul_inst.next_Y_temp, Q = \storage_inst.booth_mul_inst.Y_temp).
Adding EN signal on $flatten\storage_inst.$procdff$1067 ($adff) from module module_top (D = $flatten\storage_inst.$0\booth_start[0:0], Q = \storage_inst.booth_start).
Adding EN signal on $flatten\storage_inst.$procdff$1066 ($adff) from module module_top (D = $flatten\storage_inst.$0\load_value[0:0], Q = \storage_inst.load_value).
Adding EN signal on $flatten\storage_inst.$procdff$1063 ($adff) from module module_top (D = $flatten\storage_inst.$procmux$629_Y, Q = \storage_inst.temp_value).
Adding SRST signal on $flatten\registro_inst.$procdff$1076 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$795_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$1126 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding EN signal on $flatten\fsm_input_inst.$procdff$1072 ($adff) from module module_top (D = $flatten\fsm_input_inst.$procmux$771_Y, Q = \fsm_input_inst.key_count).
Adding EN signal on $flatten\fsm_input_inst.$procdff$1070 ($adff) from module module_top (D = \fsm_input_inst.next_state, Q = \fsm_input_inst.current_state).
Adding SRST signal on $flatten\divisor_inst.$procdff$1069 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$1068 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$687_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1151 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$142_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$1087 ($dff) from module module_top (D = $flatten\display_inst.$procmux$1026_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$1086 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$1085 ($dff) from module module_top (D = $flatten\display_inst.$procmux$1020_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1159 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1075 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1074 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$1073 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1075 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1074 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$1073 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1075 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1074 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$1073 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1075 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1074 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$1073 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).

11.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

11.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~9 debug messages>

11.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

11.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    New ctrl vector for $pmux cell $flatten\storage_inst.\booth_mul_inst.$procmux$855: $flatten\storage_inst.\booth_mul_inst.$procmux$848_CMP
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

11.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

11.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

11.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

11.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.7.23. Finished OPT passes. (There is nothing left to do.)

11.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$429 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427).
Removed top 4 bits (of 16) from FF cell module_top.$procdff$1058 ($adff).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$141 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1143 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1139 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1137 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1135 ($ne).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$550_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\scanner_inst.$procmux$545 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$538_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell module_top.$flatten\scanner_inst.$procmux$524 ($mux).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$520_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$498_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$497_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$496_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$1101 ($ne).
Removed top 2 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$721_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$712_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$704_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:58$134 ($eq).
Removed top 2 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:40$132 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131 ($add).
Removed top 30 bits (of 32) from port Y of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131 ($add).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\storage_inst.\booth_mul_inst.$procmux$812_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\storage_inst.$procmux$582_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$913 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$901 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$889 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$877 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$865 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$925 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$937 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$964 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$949 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$994 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$979 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$1012_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt).
Removed top 4 bits (of 16) from mux cell module_top.$procmux$480 ($mux).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 4 bits (of 16) from mux cell module_top.$procmux$476 ($pmux).
Removed top 4 bits (of 16) from FF cell module_top.$flatten\storage_inst.\booth_mul_inst.$procdff$1078 ($adff).
Removed top 4 bits (of 16) from wire module_top.$0\display_valor[15:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$5\bcd[3:0].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92_Y.
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143_Y.
Removed top 30 bits (of 32) from wire module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\scanner_inst.$2\key_value[3:0].
Removed top 1 bits (of 3) from wire module_top.$flatten\scanner_inst.$3\is_sign_key[2:0].
Removed top 4 bits (of 16) from wire module_top.$procmux$476_Y.
Removed top 4 bits (of 16) from wire module_top.Y.

11.7.9. Executing PEEPOPT pass (run peephole optimizers).

11.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

11.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$125 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
  creating $macc model for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:53$151 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:53$152 ($add).
  creating $macc model for $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:73$113 ($add).
  creating $macc model for $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:82$115 ($add).
  creating $macc model for $flatten\storage_inst.\booth_mul_inst.$sub$../design/module_booth.v:72$112 ($sub).
  merging $macc model for $flatten\storage_inst.$add$../design/module_number_storage.v:53$151 into $flatten\storage_inst.$add$../design/module_number_storage.v:53$152.
  creating $alu model for $macc $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:82$115.
  creating $alu model for $macc $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:73$113.
  creating $alu model for $macc $flatten\storage_inst.\booth_mul_inst.$sub$../design/module_booth.v:72$112.
  creating $alu model for $macc $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131.
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$125.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$125.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$125.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$125.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102.
  creating $macc cell for $flatten\storage_inst.$add$../design/module_number_storage.v:53$152: $auto$alumacc.cc:365:replace_macc$1234
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge): new $alu
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$124 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$124: $auto$alumacc.cc:485:replace_alu$1275
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$124: $auto$alumacc.cc:485:replace_alu$1286
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$124: $auto$alumacc.cc:485:replace_alu$1297
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$124: $auto$alumacc.cc:485:replace_alu$1308
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99: $auto$alumacc.cc:485:replace_alu$1319
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91: $auto$alumacc.cc:485:replace_alu$1328
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83: $auto$alumacc.cc:485:replace_alu$1337
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75: $auto$alumacc.cc:485:replace_alu$1346
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67: $auto$alumacc.cc:485:replace_alu$1355
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59: $auto$alumacc.cc:485:replace_alu$1364
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107: $auto$alumacc.cc:485:replace_alu$1373
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97: $auto$alumacc.cc:485:replace_alu$1382
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89: $auto$alumacc.cc:485:replace_alu$1391
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81: $auto$alumacc.cc:485:replace_alu$1400
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73: $auto$alumacc.cc:485:replace_alu$1409
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65: $auto$alumacc.cc:485:replace_alu$1418
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57: $auto$alumacc.cc:485:replace_alu$1427
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49: $auto$alumacc.cc:485:replace_alu$1436
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105: $auto$alumacc.cc:485:replace_alu$1445
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95: $auto$alumacc.cc:485:replace_alu$1454
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87: $auto$alumacc.cc:485:replace_alu$1463
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79: $auto$alumacc.cc:485:replace_alu$1472
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71: $auto$alumacc.cc:485:replace_alu$1481
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63: $auto$alumacc.cc:485:replace_alu$1490
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55: $auto$alumacc.cc:485:replace_alu$1499
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47: $auto$alumacc.cc:485:replace_alu$1508
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39: $auto$alumacc.cc:485:replace_alu$1517
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51: $auto$alumacc.cc:485:replace_alu$1526
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103: $auto$alumacc.cc:485:replace_alu$1543
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93: $auto$alumacc.cc:485:replace_alu$1552
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85: $auto$alumacc.cc:485:replace_alu$1561
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77: $auto$alumacc.cc:485:replace_alu$1570
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69: $auto$alumacc.cc:485:replace_alu$1579
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61: $auto$alumacc.cc:485:replace_alu$1588
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53: $auto$alumacc.cc:485:replace_alu$1597
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45: $auto$alumacc.cc:485:replace_alu$1606
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37: $auto$alumacc.cc:485:replace_alu$1615
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29: $auto$alumacc.cc:485:replace_alu$1624
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21: $auto$alumacc.cc:485:replace_alu$1633
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101: $auto$alumacc.cc:485:replace_alu$1646
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102: $auto$alumacc.cc:485:replace_alu$1655
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22: $auto$alumacc.cc:485:replace_alu$1658
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30: $auto$alumacc.cc:485:replace_alu$1661
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38: $auto$alumacc.cc:485:replace_alu$1664
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46: $auto$alumacc.cc:485:replace_alu$1667
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54: $auto$alumacc.cc:485:replace_alu$1670
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62: $auto$alumacc.cc:485:replace_alu$1673
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70: $auto$alumacc.cc:485:replace_alu$1676
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78: $auto$alumacc.cc:485:replace_alu$1679
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86: $auto$alumacc.cc:485:replace_alu$1682
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94: $auto$alumacc.cc:485:replace_alu$1685
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104: $auto$alumacc.cc:485:replace_alu$1688
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40: $auto$alumacc.cc:485:replace_alu$1691
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48: $auto$alumacc.cc:485:replace_alu$1694
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56: $auto$alumacc.cc:485:replace_alu$1697
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64: $auto$alumacc.cc:485:replace_alu$1700
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72: $auto$alumacc.cc:485:replace_alu$1703
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80: $auto$alumacc.cc:485:replace_alu$1706
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88: $auto$alumacc.cc:485:replace_alu$1709
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96: $auto$alumacc.cc:485:replace_alu$1712
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106: $auto$alumacc.cc:485:replace_alu$1715
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50: $auto$alumacc.cc:485:replace_alu$1718
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58: $auto$alumacc.cc:485:replace_alu$1721
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66: $auto$alumacc.cc:485:replace_alu$1724
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74: $auto$alumacc.cc:485:replace_alu$1727
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82: $auto$alumacc.cc:485:replace_alu$1730
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90: $auto$alumacc.cc:485:replace_alu$1733
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98: $auto$alumacc.cc:485:replace_alu$1736
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100: $auto$alumacc.cc:485:replace_alu$1739
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108: $auto$alumacc.cc:485:replace_alu$1742
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32: $auto$alumacc.cc:485:replace_alu$1745
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42: $auto$alumacc.cc:485:replace_alu$1748
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52: $auto$alumacc.cc:485:replace_alu$1751
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60: $auto$alumacc.cc:485:replace_alu$1754
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68: $auto$alumacc.cc:485:replace_alu$1757
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76: $auto$alumacc.cc:485:replace_alu$1760
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84: $auto$alumacc.cc:485:replace_alu$1763
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92: $auto$alumacc.cc:485:replace_alu$1766
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$125: $auto$alumacc.cc:485:replace_alu$1769
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$125: $auto$alumacc.cc:485:replace_alu$1772
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$125: $auto$alumacc.cc:485:replace_alu$1775
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$125: $auto$alumacc.cc:485:replace_alu$1778
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1781
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1784
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143: $auto$alumacc.cc:485:replace_alu$1787
  creating $alu cell for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:39$131: $auto$alumacc.cc:485:replace_alu$1790
  creating $alu cell for $flatten\storage_inst.\booth_mul_inst.$sub$../design/module_booth.v:72$112: $auto$alumacc.cc:485:replace_alu$1793
  creating $alu cell for $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:73$113: $auto$alumacc.cc:485:replace_alu$1796
  creating $alu cell for $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:82$115: $auto$alumacc.cc:485:replace_alu$1799
  created 89 $alu and 1 $macc cells.

11.7.12. Executing SHARE pass (SAT-based resource sharing).

11.7.13. Executing OPT pass (performing simple optimizations).

11.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~14 debug messages>

11.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

11.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 60 unused wires.
<suppressed ~2 debug messages>

11.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

11.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.13.16. Finished OPT passes. (There is nothing left to do.)

11.7.14. Executing MEMORY pass.

11.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427'[0] in module `\module_top': no address FF found.

11.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427
<suppressed ~6 debug messages>

11.9. Executing TECHMAP pass (map to technology primitives).

11.9.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

11.9.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

11.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~214 debug messages>

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.10.3. Executing OPT_DFF pass (perform DFF optimizations).

11.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 37 unused cells and 164 unused wires.
<suppressed ~38 debug messages>

11.10.5. Finished fast OPT passes.

11.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][2]$2184:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][1]$2181:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][0]$2178:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][3]$2187:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$928:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1428 [0] $auto$alumacc.cc:501:replace_alu$1419 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1347 [0] $flatten\converter_inst.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1428 [0] $auto$alumacc.cc:501:replace_alu$1419 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66_Y [2:0], Y=$flatten\converter_inst.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1347 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$955:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1518 [0] $auto$alumacc.cc:501:replace_alu$1509 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1428 [0] $flatten\converter_inst.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1518 [0] $auto$alumacc.cc:501:replace_alu$1509 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48_Y [2:0], Y=$flatten\converter_inst.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1428 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][4]$2190:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173 [3:0] } = 6'000000
    Consolidated identical input bits for $pmux cell $flatten\fsm_input_inst.$procmux$750:
      Old ports: A=3'000, B=12'001010011000, Y=\fsm_input_inst.next_state
      New ports: A=2'00, B=8'01101100, Y=\fsm_input_inst.next_state [1:0]
      New connections: \fsm_input_inst.next_state [2] = 1'0
    New ctrl vector for $pmux cell $flatten\fsm_input_inst.$procmux$750: { $flatten\fsm_input_inst.$procmux$731_CMP $flatten\fsm_input_inst.$procmux$721_CMP $flatten\fsm_input_inst.$procmux$712_CMP }
    Consolidated identical input bits for $mux cell $flatten\scanner_inst.$procmux$524:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$1231 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$1231 [1]
      New connections: $auto$wreduce.cc:455:run$1231 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\scanner_inst.$procmux$533:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\scanner_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\scanner_inst.$3\key_value[3:0] [3] $flatten\scanner_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\scanner_inst.$3\key_value[3:0] [2] = $flatten\scanner_inst.$3\key_value[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\scanner_inst.$procmux$556:
      Old ports: A=3'000, B=3'100, Y=$flatten\scanner_inst.$2\is_sign_key[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\scanner_inst.$2\is_sign_key[2:0] [2]
      New connections: $flatten\scanner_inst.$2\is_sign_key[2:0] [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\storage_inst.\booth_mul_inst.$procmux$811:
      Old ports: A=\storage_inst.booth_mul_inst.Y_temp, B={ $flatten\storage_inst.\booth_mul_inst.$sub$../design/module_booth.v:72$112_Y \storage_inst.booth_mul_inst.Y_temp [7:0] $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:73$113_Y \storage_inst.booth_mul_inst.Y_temp [7:0] }, Y=$flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0]
      New ports: A=\storage_inst.booth_mul_inst.Y_temp [15:8], B={ $flatten\storage_inst.\booth_mul_inst.$sub$../design/module_booth.v:72$112_Y $flatten\storage_inst.\booth_mul_inst.$add$../design/module_booth.v:73$113_Y }, Y=$flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0] [15:8]
      New connections: $flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0] [7:0] = \storage_inst.booth_mul_inst.Y_temp [7:0]
    Consolidated identical input bits for $mux cell $flatten\storage_inst.\booth_mul_inst.$procmux$858:
      Old ports: A={ 8'00000000 \storage_inst.temp_A }, B={ $flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0] [15] $flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0] [15:1] }, Y=\storage_inst.booth_mul_inst.next_Y_temp
      New ports: A={ 7'0000000 \storage_inst.temp_A }, B=$flatten\storage_inst.\booth_mul_inst.$3\next_Y_temp[15:0] [15:1], Y=\storage_inst.booth_mul_inst.next_Y_temp [14:0]
      New connections: \storage_inst.booth_mul_inst.next_Y_temp [15] = \storage_inst.booth_mul_inst.next_Y_temp [14]
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$2172:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2173 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$2169:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2170 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2171 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2162 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$2166:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2167 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2168 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2161 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$2163:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2164 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2159 [0] }
  Optimizing cells in module \module_top.
Performed a total of 18 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~17 debug messages>
Removed a total of 5 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~33 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$916:
      Old ports: A={ $flatten\converter_inst.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$1410 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y, Y={ $auto$alumacc.cc:501:replace_alu$1338 [0] $flatten\converter_inst.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1419 [0] $auto$alumacc.cc:501:replace_alu$1410 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74_Y [2:0], Y=$flatten\converter_inst.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1338 [0] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 1 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1133 ($adffe) from module module_top.

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~21 debug messages>

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1094 ($adffe) from module module_top (D = 1'1, Q = 1'0).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$2240 ($adffe) from module module_top.

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 7 unused cells and 22 unused wires.
<suppressed ~8 debug messages>

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.12.23. Rerunning OPT passes. (Maybe there is more to do..)

11.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~52 debug messages>

11.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.27. Executing OPT_DFF pass (perform DFF optimizations).

11.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.12.30. Finished OPT passes. (There is nothing left to do.)

11.13. Executing TECHMAP pass (map to technology primitives).

11.13.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.13.2. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

11.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$c654a831025ee805eb993d5880de10a3d616cd3b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $or.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_gw1n_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \storage_inst.temp_value [4:0] 3'000 } (8 bits, unsigned)
  add \storage_inst.key_value (4 bits, unsigned)
  add { \storage_inst.temp_value [6:0] 1'0 } (8 bits, unsigned)
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
No more expansions possible.
<suppressed ~1775 debug messages>

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1424 debug messages>

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

11.14.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$3159 ($_DFFE_PN0P_) from module module_top (D = \storage_inst.booth_mul_inst.next_Y_temp [15], Q = \storage_inst.booth_mul_inst.Y_temp [14]).

11.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 92 unused cells and 2173 unused wires.
<suppressed ~93 debug messages>

11.14.5. Rerunning OPT passes. (Removed registers in this run.)

11.14.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~2 debug messages>

11.14.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.14.8. Executing OPT_DFF pass (perform DFF optimizations).

11.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

11.14.10. Finished fast OPT passes.

11.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.enable_operacion using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

11.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.18. Executing TECHMAP pass (map to technology primitives).

11.18.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.18.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~307 debug messages>

11.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

11.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.21. Executing ABC pass (technology mapping using ABC).

11.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 1418 gates and 1969 wires to a netlist network with 549 inputs and 582 outputs.

11.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      717
ABC RESULTS:        internal signals:      838
ABC RESULTS:           input signals:      549
ABC RESULTS:          output signals:      582
Removing temp directory.
Removed 0 unused cells and 2912 unused wires.

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\FPGA\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$fc24c71b99865a32158914ff2ac6cdcf1b6a0cff\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$70b54bac780cc5d7520457f72a656427a73d5ab9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$eab4cda1d388399808ca8130b6d69cdcaca2fa04\$lut for cells of type $lut.
Using template $paramod$126a0d2392c585059570b54a8e128caca8a62725\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$f3bc76e95e0b99283d0b61d11b8df766f1c2d1a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$96a27a162c50e4c45a55e906f82b903446144f6d\$lut for cells of type $lut.
Using template $paramod$d81683e16aa586e588d79d3ec9e260403082da39\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$89ad8e405130ef2164cb20ef208b5730649c6360\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$7511663f570727fc1a8bbf94170bf2f52bc82a65\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$e990a6d2726cfa6ce6bb5136186fcd2052d94472\$lut for cells of type $lut.
Using template $paramod$c6c317c70ab6aac43d6cb9e0459abc11a52a6e58\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$341c769923bc78b88b282139afaea7c97d12f4dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b9301916aaaee3caedab4cac50f15a9c126e62b4\$lut for cells of type $lut.
Using template $paramod$d28be9fe38aec1b34c9f8b4cf8c88f0f35e1069e\$lut for cells of type $lut.
Using template $paramod$4bc6144b0b075e8466fa3c46af1f64c37f8a4375\$lut for cells of type $lut.
Using template $paramod$0736eed7c19ea673411395ef2924bd58a4db1745\$lut for cells of type $lut.
Using template $paramod$08284b47f6e9ec3eefa9ea39d2209edf13a93943\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$66de93a8797a1b1e6711788260ab2af9c401a5ca\$lut for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$26f489fbe700850686371f5d5f52f61169b722e9\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$23716aa09ed3bf61ffdd7599ca5941804cdab3ca\$lut for cells of type $lut.
Using template $paramod$be11675496c549e1030ab2fad79c49a0f526297f\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$c481de106e9064aa05be97880989e63d87809a5a\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$bbbb64386b555cc1df8aa214efc72a5aed123638\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fbb40756e3ae80a205915b701576da20bf10c386\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$ce41034360bc284592ff4e97843504e4c1f69c8e\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$ffd13d8f135d5253c7565faae38cd586639f9cae\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$430a92ab2b06486a93bff6170101eb3b684901d1\$lut for cells of type $lut.
Using template $paramod$0dd9d789a2a2e6d3f3b7c7d813f2eec2821fced3\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$de78dfab5faeb3b19c8c4475b9473a96175ad8b4\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$4a3d1b9e8a0767c5f9f36d1bdfe837b8bb96b210\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$2335d7a8d5d4410579deb6ed7b7e54980b0a42e6\$lut for cells of type $lut.
Using template $paramod$96c8f92e5f49d33d8ac68b235f1e673edc4218e8\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$92b691340760c0585f421be09ef45d4f4fc1dd35\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$c4eca99febe5713d91e64f936724a65b08596ae7\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$e872c765a8488fba45e317c4e66713e5352ebf17\$lut for cells of type $lut.
Using template $paramod$1a53bc3ad4a9c5d7f4757fbe819e8a1893c3c8ce\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$fb85387057a470832f8ae391311b6f154844582e\$lut for cells of type $lut.
Using template $paramod$5a3320f9df77a9c484815fcbe8b180a2e97c559a\$lut for cells of type $lut.
Using template $paramod$72a25301902800eecc33ea41f0531f5e2f776ff1\$lut for cells of type $lut.
Using template $paramod$513da52efd11196dbb6a78b4fc291f7013843478\$lut for cells of type $lut.
Using template $paramod$c0670f2aab73eea2cd5c91d3b03ce85be7de1148\$lut for cells of type $lut.
Using template $paramod$263a40855bb77428060edb394588da72807397e4\$lut for cells of type $lut.
Using template $paramod$70f16bcf15bfd4624c37110023a60aaa042625c1\$lut for cells of type $lut.
Using template $paramod$47181dcfc5a6013ee1e6e2d6e8b01b015ede57e5\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$b6f9cb1c9fddc015cfe3e4eaf30744db84517e06\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$7373bbd2d56dbf3b8f73018e52933f73ffa923e9\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$af9b0811485c5cf2b776b11be7d0128fa5c96652\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$d982e09e7731be06b9fdd51b28b2a87a7c7f8707\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$bc7b976c06821f62636ef452963fa949d68ef535\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$7a437dd504a6796ff087aac0f68ba9c5a2f3b076\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$36ef5aa7c77796abc20afbb37435646c93530a2d\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$882cbe7d6315d9010455da05d483de0d678a30e0\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$d64a71791903437464a4044e1ee10ad57ab2ce5a\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$556289bcc30228b7a0c16a4d153eb796198f4fc1\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$9b5a0426f4dd80880be4a4ab01b890e342541ec5\$lut for cells of type $lut.
Using template $paramod$62ef97f842587d3ec516d3a5fca9898e40c4ad26\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$fd65c87b47fa7104f76e608cb55f875fc77079a0\$lut for cells of type $lut.
Using template $paramod$ee6127e2719da5e7e31b5577f035872f5b9e96f7\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$93fad86b93630519b724b38379e05ca19e0bd207\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$662aa0a39b9e25110115bde1c02f46570201d4f7\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4249 debug messages>

11.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7255.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7118.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7029.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7031.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6984.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6980.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7028.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7020.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7027.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7243.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7246.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$6965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7250.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6953$auto$blifparse.cc:525:parse_blif$7254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

11.24. Executing SETUNDEF pass (replace undef values with defined constants).

11.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 3121 unused wires.

11.26. Executing AUTONAME pass.
Renamed 104172 objects in module module_top (166 iterations).
<suppressed ~3841 debug messages>

11.27. Executing HIERARCHY pass (managing design hierarchy).

11.27.1. Analyzing design hierarchy..
Top module:  \module_top

11.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

11.28. Printing statistics.

=== module_top ===

   Number of wires:               1644
   Number of wire bits:           3899
   Number of public wires:        1644
   Number of public wire bits:    3899
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2313
     ALU                           483
     DFFC                           58
     DFFCE                         178
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          617
     LUT2                          219
     LUT3                           76
     LUT4                          206
     MUX2_LUT5                     251
     MUX2_LUT6                     111
     MUX2_LUT7                      34
     MUX2_LUT8                       8
     OBUF                           16
     VCC                             1

11.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

11.30. Executing JSON backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 7be6a27ace
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 24x opt_expr (0 sec), 1% 22x opt_clean (0 sec), ...
