 
****************************************
Report : area
Design : COMP_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Nov 10 15:47:00 2021
****************************************

Library(s) Used:

    um28nchhlogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/hvt/latest/liberty/logic_synth/um28nchhlogl35hsl140f_ssgwc0p81vn40c.db)
    um28nchvlogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/ulvt/latest/liberty/logic_synth/um28nchvlogl35hsl140f_ssgwc0p81vn40c.db)
    um28nchllogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/lvt/latest/liberty/logic_synth/um28nchllogl35hsl140f_ssgwc0p81vn40c.db)
    um28nchslogl35hsl140f_ssgwc0p81vn40c (File: /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p81vn40c.db)

Number of ports:                         1572
Number of nets:                         29642
Number of cells:                        28104
Number of combinational cells:          18940
Number of sequential cells:              9155
Number of macros/black boxes:               0
Number of buf/inv:                       2664
Number of references:                      70

Combinational area:              14966.783859
Buf/Inv area:                      946.679991
Noncombinational area:           18058.487789
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 33025.271648
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------
COMP_TOP                          33025.2716    100.0   2178.6240   2494.6320  0.0000  COMP_TOP
BE0                               11430.5518     34.6   4607.9039   6277.9919  0.0000  BPC_ENGINE
BE0/DE0                             272.3280      0.8    272.3280      0.0000  0.0000  DBX_ENC_1
BE0/DE1                             272.3280      0.8    272.3280      0.0000  0.0000  DBX_ENC_0
BEBUF                              4015.3679     12.2   2528.2319   1487.1360  0.0000  BPC_CODEBUF
FIFO_BPC_D                         4319.7840     13.1     22.3440     28.7280  0.0000  FIFO_BITWIDTH64_STAGE16_STAGE_BITWIDTH4_2
FIFO_BPC_D/MA0                     4268.7120     12.9   1688.2320   2580.4800  0.0000  MEMORY_ARRAY_BITWIDTH64_STAGE16_2
FIFO_SR_D/MA0                      4266.6960     12.9   1686.2160   2580.4800  0.0000  MEMORY_ARRAY_BITWIDTH64_STAGE16_0
FIFO_ZRL_D                         4319.6160     13.1     22.3440     28.5600  0.0000  FIFO_BITWIDTH64_STAGE16_STAGE_BITWIDTH4_1
FIFO_ZRL_D/MA0                     4268.7120     12.9   1688.2320   2580.4800  0.0000  MEMORY_ARRAY_BITWIDTH64_STAGE16_1
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------
Total                                                  14966.7839  18058.4878  0.0000

1
