Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 22:03:09 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_receiver_control_sets_placed.rpt
| Design       : test_receiver
| Device       : xc7a100ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              56 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | DUT/error_recep0        |                  |                1 |              1 |
|  clk_IBUF_BUFG | DUT/CntM_Cnt[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG |                         | rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG | DUT/PR_FC               | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG | DUT/E[0]                | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | DUT/dato_rx[7]_i_1_n_0  | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | DUT/RDB_Out[10]_i_1_n_0 | rst_IBUF         |                7 |             15 |
|  clk_IBUF_BUFG | DUT/PR_FC_reg_n_0       | rst_IBUF         |                5 |             15 |
+----------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     2 |
| 8      |                     2 |
| 15     |                     2 |
+--------+-----------------------+


