Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 19 13:33:37 2022
| Host         : MrwanElsharkawy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Sequential_model_control_sets_placed.rpt
| Design       : Top_Sequential_model
| Device       : xc7vx690t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           16 |
| No           | No                    | Yes                    |              20 |            5 |
| No           | Yes                   | No                     |            1134 |          162 |
| Yes          | No                    | No                     |             374 |          106 |
| Yes          | No                    | Yes                    |             180 |           25 |
| Yes          | Yes                   | No                     |             332 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------+------------------+------------------+----------------+
|  sysclk          |                           |                  |                1 |              2 |
|  reset_IBUF_BUFG |                           |                  |                2 |              6 |
|  clk_BUFG        | CU/MC2_Address[5]_i_1_n_0 | reset_IBUF_BUFG  |                2 |             12 |
|  clk_BUFG        |                           |                  |                4 |             14 |
| ~clk_BUFG        | CU/E[0]                   |                  |                4 |             18 |
| ~clk_BUFG        |                           |                  |                9 |             30 |
|  clk_BUFG        | CU/BlkCounter[31]_i_1_n_0 | reset_IBUF_BUFG  |                7 |             64 |
|  clk_BUFG        | CU/Counter2[31]_i_1_n_0   | reset_IBUF_BUFG  |                9 |             64 |
|  clk_BUFG        | CU/c                      | reset_IBUF_BUFG  |                8 |             64 |
| ~clk_BUFG        | i                         | reset_IBUF_BUFG  |                8 |             64 |
| ~clk_BUFG        | i_reg[0]_i_2_n_0          | i[0]_i_1_n_0     |                8 |             64 |
|  clk_BUFG        |                           | reset_IBUF_BUFG  |               20 |            110 |
| ~clk_BUFG        | Dense/Sum1                | reset_IBUF_BUFG  |               25 |            180 |
| ~clk_BUFG        | samples                   |                  |              102 |            356 |
| ~clk_BUFG        |                           | reset_IBUF_BUFG  |              147 |           1044 |
+------------------+---------------------------+------------------+------------------+----------------+


