
---------- Begin Simulation Statistics ----------
final_tick                               162083503000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712156                       # Number of bytes of host memory used
host_op_rate                                   270791                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   370.03                       # Real time elapsed on the host
host_tick_rate                              438033382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162084                       # Number of seconds simulated
sim_ticks                                162083503000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620835                       # CPI: cycles per instruction
system.cpu.discardedOps                        197482                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29346117                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616966                       # IPC: instructions per cycle
system.cpu.numCycles                        162083503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132737386                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       274008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        556994                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           55                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       500371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        39066                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1003464                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          39078                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397406                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83182                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112899                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110679                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.894931                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              395                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51605441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51605441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51605947                       # number of overall hits
system.cpu.dcache.overall_hits::total        51605947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       546671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         546671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       554584                       # number of overall misses
system.cpu.dcache.overall_misses::total        554584                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38127496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38127496000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38127496000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38127496000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52152112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52152112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52160531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52160531                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010482                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69744.866657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69744.866657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68749.722314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68749.722314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101210                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.344069                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       409258                       # number of writebacks
system.cpu.dcache.writebacks::total            409258                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52164                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52164                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52164                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       494507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494507                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       502414                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       502414                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35471147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35471147000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36277822999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36277822999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009482                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009482                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71730.323332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71730.323332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72207.030455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72207.030455                       # average overall mshr miss latency
system.cpu.dcache.replacements                 500369                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40913539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40913539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       261518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        261518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15117747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15117747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41175057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41175057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57807.672894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57807.672894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       261482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       261482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14593271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14593271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55809.849244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55809.849244                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10691902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10691902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       285153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       285153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23009749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23009749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80692.642196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80692.642196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       233025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       233025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20877876000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20877876000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021228                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89595.004828                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89595.004828                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           506                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7913                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    806675999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    806675999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939185                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102020.488049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102020.488049                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.689538                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52108436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            502417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.715511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.689538                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987641                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209144845                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209144845                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703736                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555017                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057091                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235415                       # number of overall hits
system.cpu.icache.overall_hits::total        10235415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68965000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236092                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236092                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101868.537666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101868.537666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101868.537666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101868.537666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67611000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67611000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99868.537666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99868.537666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99868.537666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99868.537666                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101868.537666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101868.537666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99868.537666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99868.537666                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           552.230707                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15119.781388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   552.230707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.269644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.269644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          677                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.330566                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40945045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40945045                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162083503000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               220070                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220085                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              220070                       # number of overall hits
system.l2.overall_hits::total                  220085                       # number of overall hits
system.l2.demand_misses::.cpu.inst                662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             282348                       # number of demand (read+write) misses
system.l2.demand_misses::total                 283010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               662                       # number of overall misses
system.l2.overall_misses::.cpu.data            282348                       # number of overall misses
system.l2.overall_misses::total                283010                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30141502000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30206736000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30141502000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30206736000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           502418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               503095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          502418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              503095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.561978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.562538                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.561978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.562538                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98540.785498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106753.021095                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106733.811526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98540.785498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106753.021095                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106733.811526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              194770                       # number of writebacks
system.l2.writebacks::total                    194770                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        282343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            283005                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       282343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           283005                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24494251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24546245000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24494251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24546245000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.561968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.561968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.562528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78540.785498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86753.526739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86734.315648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78540.785498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86753.526739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86734.315648                       # average overall mshr miss latency
system.l2.replacements                         303048                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       409258                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           409258                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       409258                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       409258                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10019                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10019                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             59265                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          173760                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18927496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18927496000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        233025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            233025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.745671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108928.959484                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108928.959484                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       173760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173760                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15452316000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15452316000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.745671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88929.074586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88929.074586                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              662                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65234000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65234000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98540.785498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98540.785498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51994000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51994000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78540.785498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78540.785498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        160805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11214006000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11214006000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       269393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        269393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.403084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.403084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103271.134932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103271.134932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9041935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9041935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.403065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.403065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83272.105210                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83272.105210                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8080.421920                       # Cycle average of tags in use
system.l2.tags.total_refs                      993384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    311240                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.191698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     413.876068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.727276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7650.818576                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.933938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986380                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2099                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          535                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2318058                       # Number of tag accesses
system.l2.tags.data_accesses                  2318058                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    194769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    281771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005304502500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              788394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             183579                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      283005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     194770                       # Number of write requests accepted
system.mem_ctrls.readBursts                    283005                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   194770                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    572                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                283005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               194770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  227642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.710561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.200465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.553887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11206     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          166      1.45%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.09%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.039374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.004911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5775     50.53%     50.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              168      1.47%     52.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4786     41.88%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              665      5.82%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   36608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18112320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12465280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    111.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162083472000                       # Total gap between requests
system.mem_ctrls.avgGap                     339246.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18033344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12463552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 261396.127402305719                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 111259589.447545453906                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76895870.149104565382                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          662                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       282343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       194770                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18006250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9967502750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3829002949000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27199.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35302.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19659100.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18069888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18112256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12465280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12465280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          662                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       282342                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         283004                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       194770                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        194770                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       261396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    111485053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        111746450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       261396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       261396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76906531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76906531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76906531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       261396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    111485053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188652981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               282433                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              194743                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11765                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4689890250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1412165000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9985509000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16605.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35355.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146572                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             100547                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       230045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.749262                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.825968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.715987                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       176834     76.87%     76.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28483     12.38%     89.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5577      2.42%     91.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1547      0.67%     92.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9257      4.02%     96.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          597      0.26%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          495      0.22%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          633      0.28%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6622      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       230045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18075712                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12463552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              111.520986                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.895870                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       839742540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       446314770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1013394480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514613700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12794346240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  39148717200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29272724640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84029853570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.435572                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75689343250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5412160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  80981999750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       802864440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       426706005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1003170000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     501944760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12794346240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40227378930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28364377920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84120788295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.996608                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  73321942000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5412160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  83349401000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194770                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79219                       # Transaction distribution
system.membus.trans_dist::ReadExReq            173760                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       839998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 839998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30577536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30577536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            283005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  283005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              283005                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1336074000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1540277250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            270070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       604028                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          199389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           233025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          233024                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       269393                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1354                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1505204                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1506558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58347200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58390528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          303048                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12465280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806143                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 767008     95.15%     95.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39123      4.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806143                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162083503000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1821980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2031000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1507255995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
