
---------- Begin Simulation Statistics ----------
final_tick                               190182046421000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34065                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828044                       # Number of bytes of host memory used
host_op_rate                                    59833                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.55                       # Real time elapsed on the host
host_tick_rate                              107346924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031512                       # Number of seconds simulated
sim_ticks                                 31512152250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               20                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  20                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1863884                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       958843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1921853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3020349                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       170121                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4168090                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1873849                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3020349                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1146500                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4224294                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           30575                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       113065                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15634338                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9198011                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       170145                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1368607                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6403655                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62028843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.283162                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.290062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     57818817     93.21%     93.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1102385      1.78%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       406433      0.66%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       961970      1.55%     97.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       160993      0.26%     97.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       122375      0.20%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        52481      0.08%     97.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        34782      0.06%     97.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1368607      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62028843                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.302428                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.302428                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      58102368                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26241357                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1210739                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1964215                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         170448                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1572711                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4579989                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1390140                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              383210                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10271                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4224294                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            875456                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              61879429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16508099                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          213                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          340896                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.067026                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       970375                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1904424                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.261932                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63020488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.455969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.694114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         58071308     92.15%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           295636      0.47%     92.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           304509      0.48%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           330531      0.52%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552215      0.88%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           807951      1.28%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           229566      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217053      0.34%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2211719      3.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63020488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       217552                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3091073                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.531716                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16936998                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             383201                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19269529                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5071158                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        25622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       569713                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23960950                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16553797                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       374202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33511031                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         255299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8429461                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         170448                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8885077                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1225585                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43207                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          396                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          734                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1147151                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       303242                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          734                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       176773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21930888                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21190035                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.709566                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15561420                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.336220                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21246426                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         51447441                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17654921                       # number of integer regfile writes
system.switch_cpus.ipc                       0.158669                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.158669                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99043      0.29%      0.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16748119     49.43%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          526      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16631559     49.08%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       405988      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33885235                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2397785                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.070762                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87545      3.65%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2292411     95.61%     99.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17829      0.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36183977                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    133317334                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21190035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30357933                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23960950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33885235                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6396604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       128593                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9557442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63020488                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.537686                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.380733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     51608343     81.89%     81.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3635891      5.77%     87.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1769221      2.81%     90.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1366189      2.17%     92.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2272270      3.61%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1191973      1.89%     98.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       819003      1.30%     99.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       211412      0.34%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       146186      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63020488                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.537654                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              875511                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    58                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       203448                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       174325                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5071158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       569713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23579924                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 63024282                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32133661                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8500114                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1756284                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23245841                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        125954                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67120727                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25364679                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31923387                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2786601                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          64064                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         170448                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26171049                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9308692                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34275502                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2438                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2083                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9205661                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2076                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84628115                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48937404                       # The number of ROB writes
system.switch_cpus.timesIdled                      46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        41028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2835970                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          41028                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             959130                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49130                       # Transaction distribution
system.membus.trans_dist::CleanEvict           909713                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3879                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        959131                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2884862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2884862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2884862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64776896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64776896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64776896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            963010                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  963010    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              963010                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2254923000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5397857000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  31512152250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       139385                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2241358                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7970                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96558016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96561984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          963338                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3144320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2381868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.130109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2340840     98.28%     98.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41028      1.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2381868                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1508238500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127693000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       455539                       # number of demand (read+write) hits
system.l2.demand_hits::total                   455539                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       455539                       # number of overall hits
system.l2.overall_hits::total                  455539                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       962927                       # number of demand (read+write) misses
system.l2.demand_misses::total                 962991                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       962927                       # number of overall misses
system.l2.overall_misses::total                962991                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  97719987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97725182000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  97719987000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97725182000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418530                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418530                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.678851                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678865                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.678851                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678865                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85163.934426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101482.238010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101480.888191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85163.934426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101482.238010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101480.888191                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         8                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               49130                       # number of writebacks
system.l2.writebacks::total                     49130                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       962927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            962988                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       962927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           963008                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  88090737000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  88095322000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1571985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  88090737000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  88096893985                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.678851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.678863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.678851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.678877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75163.934426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91482.258780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91481.225104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78599.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75163.934426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91482.258780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91480.957567                       # average overall mshr miss latency
system.l2.replacements                         963303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90255                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        36569                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36569                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           20                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             20                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1571985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1571985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78599.250000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78599.250000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4091                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4091                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3879                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    333447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     333447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7970                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.486700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85962.232534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85962.232534                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    294657500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    294657500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.486700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.486700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75962.232534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75962.232534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85163.934426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83790.322581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75163.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75163.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       451448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            451448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       959048                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          959050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  97386539500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97386539500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.679937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101545.010782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101544.799020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       959048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       959048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  87796079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  87796079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.679937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91545.031636                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91545.031636                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.860744                       # Cycle average of tags in use
system.l2.tags.total_refs                     2782028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    963303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.888009                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.129955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.087715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.173940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4055.462195                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998013                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12311279                       # Number of tag accesses
system.l2.tags.data_accesses                 12311279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     61627200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61632576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3144320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3144320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       962925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              963009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49130                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49130                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher        40619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       123889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1955664580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1955835181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       123889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99781188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99781188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99781188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        40619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       123889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1955664580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2055616369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    961435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023029036500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1861717                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963007                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49130                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963007                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1491                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    60                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            61119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30295433750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4807580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48323858750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31507.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50257.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    66702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14961                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963007                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  212378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  396968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  291895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       928886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.626559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.302523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.955629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       873534     94.04%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49284      5.31%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4449      0.48%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1078      0.12%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          299      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          118      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           67      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       928886                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     309.191552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.123970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7671.303321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         3050     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.060576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.056701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.369928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2964     97.05%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      0.62%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50      1.64%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.59%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61537024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3139136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61632448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3144320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1952.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1955.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31512054500                       # Total gap between requests
system.mem_ctrls.avgGap                      31134.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     61531840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3139136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 40619.250308426650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 123888.713440701278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1952638446.014108657837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99616680.418900921941                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       962926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher       939500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2078000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  48320841250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 641811177500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46975.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34065.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50181.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13063528.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3315330480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1762109580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3430270200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          130813200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2487448080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14194647300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        147218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25467837720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        808.190996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    267812000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1052220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30192109000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3317029800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1763012790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3434954040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          125222580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2487448080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14189825670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        151313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        25468806720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        808.221746                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    277906500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1052220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30182014500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31512141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       875337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           875348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       875337                       # number of overall hits
system.cpu.icache.overall_hits::total          875348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8753000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       875456                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875468                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       875456                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875468                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72941.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72941.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5286500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86663.934426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86663.934426                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       875337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          875348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       875456                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875468                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72941.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86663.934426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1750998                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1750998                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1766663                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1766663                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1766663                       # number of overall hits
system.cpu.dcache.overall_hits::total         1766663                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2931639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2931641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2931639                       # number of overall misses
system.cpu.dcache.overall_misses::total       2931641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 206356071021                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 206356071021                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 206356071021                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 206356071021                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4698302                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4698304                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4698302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4698304                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.623978                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.623979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.623978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.623979                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70389.318406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70389.270385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70389.318406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70389.270385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     44625983                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1238921                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.020039                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90255                       # number of writebacks
system.cpu.dcache.writebacks::total             90255                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1513173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1513173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1513173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1513173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418466                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 104700141557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 104700141557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 104700141557                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 104700141557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.301910                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.301910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.301910                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.301910                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73812.232057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73812.232057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73812.232057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73812.232057                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417440                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1508214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1508214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2923617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2923619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 205957091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 205957091000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4431831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4431833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.659686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.659686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70445.988992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70445.940801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1513008                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1513008                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410609                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 104311907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104311907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73948.136939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73948.136939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258449                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8022                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    398980021                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    398980021                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030105                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49735.729369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49735.729369                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7857                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    388234057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    388234057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49412.505664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49412.505664                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190182046421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.169576                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183578                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.246005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.169575                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          581                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10815072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10815072                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190280591380500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828312                       # Number of bytes of host memory used
host_op_rate                                    84911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   836.28                       # Real time elapsed on the host
host_tick_rate                              117837135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      71009643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.098545                       # Number of seconds simulated
sim_ticks                                 98544959500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              112                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 112                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7313120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3459074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6918147                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5236091                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107085                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9560790                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4625692                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5236091                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       610399                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9583178                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13282                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        60101                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45720797                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26320572                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107085                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501736                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4578303                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4333266                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445399                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    196419036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.272099                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.290383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    184461930     93.91%     93.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2533234      1.29%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1351082      0.69%     95.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2937221      1.50%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       180625      0.09%     97.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       250020      0.13%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        87033      0.04%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39588      0.02%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4578303      2.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    196419036                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428652                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661122     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445399                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.569664                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.569664                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     187199115                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59105101                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2253020                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2518751                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107136                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5011897                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13154214                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118486                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              202003                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6027                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9583178                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            473224                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             196455983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34482838                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          214272                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.048623                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       526800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4638974                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.174960                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    197089919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.310440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.397299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        186274193     94.51%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           681970      0.35%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           684159      0.35%     95.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           679569      0.34%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1184715      0.60%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2298326      1.17%     97.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           474373      0.24%     97.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           482127      0.24%     97.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4330487      2.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    197089919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       130871                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8745205                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.537303                       # Inst execution rate
system.switch_cpus.iew.exec_refs             63069452                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             201999                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43248474                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13471187                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       299528                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57768635                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      62867453                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       209155                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     105896917                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         792518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      33725886                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107136                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      35180259                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4972889                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23573                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          278                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       842503                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       159018                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       106422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55862941                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55844731                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.739917                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41333914                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.283346                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55872029                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        171116118                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46853889                       # number of integer regfile writes
system.switch_cpus.ipc                       0.152215                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.152215                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64021      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42910736     40.44%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          300      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     62916264     59.30%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       214750      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      106106071                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9563653                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.090133                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           53086      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9499857     99.33%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10710      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      115605703                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    419024407                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55844731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62091968                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57768635                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         106106071                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4323241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       158692                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6808635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    197089919                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.538364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.360188                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    160935320     81.66%     81.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11623195      5.90%     87.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5382902      2.73%     90.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3909642      1.98%     92.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8205871      4.16%     96.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3924773      1.99%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2477744      1.26%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       369443      0.19%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261029      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    197089919                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.538364                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              473224                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        83165                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13471187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       299528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        80904682                       # number of misc regfile reads
system.switch_cpus.numCycles                197089919                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        85815875                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303541                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       32008850                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3778501                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       93112283                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        193242                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156518447                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58535851                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76554308                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5457196                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          46149                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107136                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     101930099                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6250776                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75907338                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1112                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1066                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30355626                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1064                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            249619398                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116232866                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       144506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10309168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         144506                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3457968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23943                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3435131                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1105                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3457968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10377220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10377220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10377220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    222913024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    222913024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               222913024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3459073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3459073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3459073                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7400160000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19470048500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  98544959500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79023                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8537329                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2928                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151656                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15463752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15463752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    333418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              333418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3461950                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1532352                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8616534                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.128412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8472028     98.32%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 144506      1.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8616534                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5209664000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731876000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1695614                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1695614                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1695614                       # number of overall hits
system.l2.overall_hits::total                 1695614                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3458970                       # number of demand (read+write) misses
system.l2.demand_misses::total                3458970                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3458970                       # number of overall misses
system.l2.overall_misses::total               3458970                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 352468148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     352468148500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 352468148500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    352468148500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.671047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.671047                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.671047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.671047                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101899.741397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101899.741397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101899.741397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101899.741397                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        95                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               23943                       # number of writebacks
system.l2.writebacks::total                     23943                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3458970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3458970                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3458970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3459073                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 317878458500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 317878458500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      9348420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 317878458500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 317887806920                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.671047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.671047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.671047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.671067                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91899.744288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91899.744288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90761.359223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91899.744288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91899.710391                       # average overall mshr miss latency
system.l2.replacements                        3461768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        55080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            55080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        55080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        55080                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       141812                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        141812                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          103                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            103                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      9348420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      9348420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90761.359223                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90761.359223                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1823                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1823                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1105                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    102522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     102522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.377391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.377391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92780.542986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92780.542986                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     91472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     91472500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.377391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82780.542986                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82780.542986                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1693791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1693791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3457865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3457865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 352365626000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 352365626000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.671214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.671214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101902.655540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101902.655540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3457865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3457865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 317786986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 317786986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.671214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.671214                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91902.658432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91902.658432                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10184849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3465864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.938618                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.381979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.137809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4088.480212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.998164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44698440                       # Number of tag accesses
system.l2.tags.data_accesses                 44698440                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98544959500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    221374080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          221380672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1532352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1532352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3458970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3459073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        23943                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              23943                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher        66893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2246427226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2246494119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15549776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15549776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15549776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        66893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2246427226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2262043895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     23880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3455913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.101753064250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6598250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3459073                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23943                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3459073                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23943                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3057                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            216467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            213784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            214563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            216032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            213161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            216123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            213913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           211196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           215542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           212617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           213989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           219480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1507                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 110364554250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17280080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175164854250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31934.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50684.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3459073                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23943                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  619925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1474755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1136754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  224487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3365184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.181587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.409253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.983146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3267612     97.10%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        94757      2.82%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1996      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          460      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          166      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3365184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2266.439139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.226988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  34309.062086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767         1477     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            3      0.20%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            1      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-294911            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.057835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.053949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.371446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1447     97.31%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.54%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      1.34%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.67%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221185024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  195648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1528192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               221380672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1532352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2244.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2246.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   98544962000                       # Total gap between requests
system.mem_ctrls.avgGap                      28293.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         6592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    221178432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1528192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 66893.324970111731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2244441858.033337593079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15507561.297440078110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3458970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23943                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      6098000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 175158756250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2513745175750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59203.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50638.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 104988730.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12017862360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6387645330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12330822840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           65255220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7778883840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44610278790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        274714080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83465462460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        846.978505                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    354919000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3290560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  94899480500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12009551400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6383227950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12345131400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           59387940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7778883840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44612372970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        272950560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83461506060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        846.938357                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    350531250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3290560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94903868250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   130057100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1348561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1348572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1348561                       # number of overall hits
system.cpu.icache.overall_hits::total         1348572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8753000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1348680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1348692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1348680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1348692                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72941.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72941.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5286500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86663.934426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86663.934426                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1348561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1348572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1348680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1348692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73554.621849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72941.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86663.934426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86663.934426                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1348634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21752.161290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000684                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038206                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2697446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2697446                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4492536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4492536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4492536                       # number of overall hits
system.cpu.dcache.overall_hits::total         4492536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13332585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13332587                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13332585                       # number of overall misses
system.cpu.dcache.overall_misses::total      13332587                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 940089028912                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 940089028912                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 940089028912                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 940089028912                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17825121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17825123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17825121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17825123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.747966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.747966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.747966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.747966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70510.634578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70510.624001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70510.634578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70510.624001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    222136431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6256631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.504160                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       145335                       # number of writebacks
system.cpu.dcache.writebacks::total            145335                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6759535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6759535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6759535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6759535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573050                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 482844670497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 482844670497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 482844670497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 482844670497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368752                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73458.237880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73458.237880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73458.237880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73458.237880                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572024                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4096566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4096566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13321574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13321576                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 939558649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 939558649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17418140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17418142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.764810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.764810                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70529.101854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70529.091265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6759269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6759269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 482330426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 482330426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73500.153681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73500.153681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        11011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    530379412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    530379412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027055                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48168.142040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48168.142040                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    514244497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    514244497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47858.957376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47858.957376                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190280591380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.699810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11065584                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573048                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.683478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.699810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42223294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42223294                       # Number of data accesses

---------- End Simulation Statistics   ----------
