=====
SETUP
0.582
17.127
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n317_s3
14.584
15.154
u_v9958/u_command/n317_s2
15.158
15.611
u_v9958/u_command/n319_s0
16.557
17.127
u_v9958/u_command/ff_sx_6_s1
17.127
=====
SETUP
0.582
17.127
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n317_s3
14.584
15.154
u_v9958/u_command/n317_s2
15.158
15.611
u_v9958/u_command/n318_s0
16.557
17.127
u_v9958/u_command/ff_sx_7_s1
17.127
=====
SETUP
0.712
16.997
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_13_s0
16.997
=====
SETUP
0.712
16.997
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_16_s0
16.997
=====
SETUP
0.747
16.962
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_15_s0
16.962
=====
SETUP
0.775
16.933
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_4_s0
16.933
=====
SETUP
0.824
16.885
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1037_s3
14.705
15.076
u_v9958/u_command/n604_s4
15.513
15.884
u_v9958/u_command/n605_s3
16.315
16.885
u_v9958/u_command/ff_dx_7_s1
16.885
=====
SETUP
0.905
16.804
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/n1938_s19
12.786
13.157
u_v9958/u_command/n1938_s13
13.327
13.844
u_v9958/u_command/n1935_s11
14.549
15.119
u_v9958/u_command/n1935_s7
15.120
15.690
u_v9958/u_command/n1938_s8
15.693
16.064
u_v9958/u_command/n1938_s6
16.234
16.804
u_v9958/u_command/ff_state_0_s1
16.804
=====
SETUP
0.932
16.777
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1037_s3
14.705
15.076
u_v9958/u_command/n604_s4
15.513
15.884
u_v9958/u_command/n609_s3
16.315
16.777
u_v9958/u_command/ff_dx_3_s1
16.777
=====
SETUP
0.951
16.758
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n317_s3
14.584
15.154
u_v9958/u_command/n317_s2
15.158
15.611
u_v9958/u_command/n324_s0
16.188
16.758
u_v9958/u_command/ff_sx_1_s1
16.758
=====
SETUP
0.963
16.746
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_3_s0
16.746
=====
SETUP
0.967
16.741
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1077_s3
14.358
14.913
u_v9958/u_command/n1077_s2
15.310
15.772
u_v9958/u_command/n1077_s1
15.775
16.237
u_v9958/u_command/ff_ny_8_s1
16.741
=====
SETUP
0.967
16.741
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1077_s3
14.358
14.913
u_v9958/u_command/n1077_s2
15.310
15.772
u_v9958/u_command/n1077_s1
15.775
16.237
u_v9958/u_command/ff_ny_9_s1
16.741
=====
SETUP
1.004
16.705
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/n6693_s12
12.192
12.563
u_v9958/u_command/u_cache/ff_vram_address_16_s11
13.496
13.949
u_v9958/u_command/u_cache/ff_vram_valid_s5
14.864
15.235
u_v9958/u_command/u_cache/ff_vram_address_16_s12
15.653
15.980
u_v9958/u_command/u_cache/ff_vram_address_2_s0
16.705
=====
SETUP
1.017
16.691
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1037_s3
14.705
15.076
u_v9958/u_command/n604_s4
15.513
15.884
u_v9958/u_command/n610_s3
16.320
16.691
u_v9958/u_command/ff_dx_2_s1
16.691
=====
SETUP
1.017
16.691
17.709
u_v9958/u_cpu_interface/ff_screen_mode_1_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s4
7.009
7.462
u_v9958/u_command/w_next_0_s4
7.659
8.214
u_v9958/u_command/w_next_0_s3
9.219
9.672
u_v9958/u_command/w_next_1_s3
10.103
10.673
u_v9958/u_command/w_next_dx[1]_1_s
10.848
11.418
u_v9958/u_command/w_next_dx[2]_1_s
11.418
11.453
u_v9958/u_command/w_next_dx[3]_1_s
11.453
11.489
u_v9958/u_command/w_next_dx[4]_1_s
11.489
11.524
u_v9958/u_command/w_next_dx[5]_1_s
11.524
11.559
u_v9958/u_command/w_next_dx[6]_1_s
11.559
11.594
u_v9958/u_command/w_next_dx[7]_1_s
11.594
11.629
u_v9958/u_command/w_next_dx[8]_1_s
11.629
11.665
u_v9958/u_command/w_next_dx[9]_1_s
11.665
12.135
u_v9958/u_command/ff_state_5_s16
12.393
12.963
u_v9958/u_command/ff_state_5_s10
12.965
13.427
u_v9958/u_command/n317_s6
13.602
14.157
u_v9958/u_command/n1037_s3
14.705
15.076
u_v9958/u_command/n604_s4
15.513
15.884
u_v9958/u_command/n606_s3
16.320
16.691
u_v9958/u_command/ff_dx_6_s1
16.691
=====
SETUP
1.029
16.680
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.497
12.950
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.351
13.906
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s10
14.424
14.979
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s6
15.407
15.956
u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0
16.680
=====
SETUP
1.035
16.674
17.709
u_v9958/u_command/u_cache/ff_cache2_address_8_s0
6.103
6.335
u_v9958/u_command/u_cache/n44_s0
7.809
8.358
u_v9958/u_command/u_cache/n45_s0
8.358
8.394
u_v9958/u_command/u_cache/n46_s0
8.394
8.429
u_v9958/u_command/u_cache/n47_s0
8.429
8.464
u_v9958/u_command/u_cache/n48_s0
8.464
8.499
u_v9958/u_command/u_cache/n49_s0
8.499
8.534
u_v9958/u_command/u_cache/n50_s0
8.534
8.570
u_v9958/u_command/u_cache/n51_s0
8.570
8.605
u_v9958/u_command/u_cache/n52_s0
8.605
8.640
u_v9958/u_command/u_cache/ff_cache1_already_read_s5
10.102
10.555
u_v9958/u_command/u_cache/ff_vram_wdata_31_s7
11.091
11.544
u_v9958/u_command/u_cache/ff_cache1_address_16_s8
12.497
12.950
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11
13.351
13.906
u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s10
14.424
14.979
u_v9958/u_command/u_cache/ff_cache1_data_mask_0_s6
15.401
15.950
u_v9958/u_command/u_cache/ff_cache1_data_mask_0_s0
16.674
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_0_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_1_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_2_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_3_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_4_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_5_s0
10.767
=====
SETUP
1.084
10.767
11.851
ff_reset_n2_1_s0
6.103
6.335
u_dvi/rgb2dvi_inst/n36_s2
8.568
9.138
u_sdram/ff_sdr_read_data_6_s0
10.767
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_b_5_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_tap0_b_4_s0
5.343
5.544
u_v9958/u_video_out/ff_tap1_b_0_s6
5.669
=====
HOLD
0.326
5.680
5.354
ff_reset_n2_1_s0
5.343
5.545
u_v9958/u_cpu_interface/ff_bus_rdata_7_s0
5.680
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.685
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.685
=====
HOLD
0.330
5.685
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.685
=====
HOLD
0.332
5.793
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.793
=====
HOLD
0.344
5.697
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_2_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_0_s
5.697
=====
HOLD
0.344
5.698
5.353
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_current_plane_1_s1
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_0_s
5.698
=====
HOLD
0.344
5.806
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.806
=====
HOLD
0.346
5.807
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_8_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.807
=====
HOLD
0.347
5.808
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.349
5.941
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_14_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.351
5.943
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_10_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.943
=====
HOLD
0.352
5.944
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_13_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.944
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.376
5.968
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.968
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_3_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.969
=====
HOLD
0.377
5.969
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.969
=====
HOLD
0.377
5.969
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.969
=====
HOLD
0.377
5.969
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_21_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.969
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.971
=====
HOLD
0.378
5.971
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.971
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_5_s1
5.343
5.545
u_debugger/n62_s1
5.548
5.780
u_debugger/ff_counter_5_s1
5.780
=====
HOLD
0.425
5.780
5.354
u_debugger/ff_counter_11_s1
5.343
5.545
u_debugger/n56_s1
5.548
5.780
u_debugger/ff_counter_11_s1
5.780
