Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  4 17:43:11 2018
| Host         : ce-hpc02.ewi.tudelft.nl running 64-bit unknown
| Command      : report_timing_summary -file ./Implement/psl_fpga/reports/psl_fpga_timing_summary.rpt
| Design       : psl_fpga
| Device       : 7vx690t-ffg1157
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 16 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.056       -0.081                      4               359577        0.021        0.000                      0               359498        0.000        0.000                       0                180819  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                       ------------         ----------      --------------
b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_1                                                                                                                              {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y2                                                                                                                     {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y2                                                                                                                           {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y2                                                                                                                     {0.000 2.000}        4.000           250.000         
  mmcm_fb_1                                                                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1_1                                                                                                                                {0.000 1.000}        2.000           500.000         
  userclk2_1                                                                                                                                {0.000 2.000}        4.000           250.000         
    clk_out1_clk_wiz_0_1                                                                                                                    {0.000 8.000}        16.000          62.500          
    clkfbout_clk_wiz_0_1                                                                                                                    {0.000 2.000}        4.000           250.000         
sys_clk                                                                                                                                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     2  
  clk_125mhz_1                                                                                                                                    2.161        0.000                      0                 1943        0.084        0.000                      0                 1943        2.286        0.000                       0                   855  
    clk_125mhz_mux_x0y2                                                                                                                           4.174        0.000                      0                 5795        0.062        0.000                      0                 5795        0.549        0.000                       0                  2453  
  clk_250mhz_x0y2                                                                                                                                                                                                                                                                             2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y2                                                                                                                           0.181        0.000                      0                 5795        0.062        0.000                      0                 5795        0.000        0.000                       0                  2453  
  mmcm_fb_1                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     2  
  userclk1_1                                                                                                                                      0.070        0.000                      0                 1192        0.040        0.000                      0                 1192        0.000        0.000                       0                    35  
  userclk2_1                                                                                                                                     -0.056       -0.081                      4               350246        0.021        0.000                      0               350246        0.000        0.000                       0                177330  
    clk_out1_clk_wiz_0_1                                                                                                                          6.972        0.000                      0                   94        0.174        0.000                      0                   94        6.000        0.000                       0                    54  
    clkfbout_clk_wiz_0_1                                                                                                                                                                                                                                                                      2.592        0.000                       0                     3  
sys_clk                                                                                                                                           9.027        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y2   clk_125mhz_1                4.292        0.000                      0                   47        0.227        0.000                      0                   47  
clk_250mhz_mux_x0y2   clk_125mhz_1                0.172        0.000                      0                   47        0.035        0.000                      0                   47  
clk_125mhz_1          clk_125mhz_mux_x0y2         5.686        0.000                      0                   18        0.228        0.000                      0                   18  
userclk2_1            clk_125mhz_mux_x0y2         2.309        0.000                      0                    2        0.067        0.000                      0                    2  
clk_125mhz_1          clk_250mhz_mux_x0y2         1.566        0.000                      0                   18        0.036        0.000                      0                   18  
userclk2_1            clk_250mhz_mux_x0y2         2.316        0.000                      0                    2        0.073        0.000                      0                    2  
input port clock      userclk2_1                  4.446        0.000                      0                   32                                                                        
clk_125mhz_mux_x0y2   userclk2_1                  0.983        0.000                      0                    1        0.662        0.000                      0                    1  
clk_250mhz_mux_x0y2   userclk2_1                  0.990        0.000                      0                    1        0.668        0.000                      0                    1  
clk_out1_clk_wiz_0_1  userclk2_1                  2.482        0.000                      0                    1        0.111        0.000                      0                    1  
userclk2_1            clk_out1_clk_wiz_0_1        2.347        0.000                      0                    2        0.111        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    userclk2_1           clk_125mhz_mux_x0y2        0.495        0.000                      0                    2        0.712        0.000                      0                    2  
**async_default**    userclk2_1           clk_250mhz_mux_x0y2        0.501        0.000                      0                    2        0.718        0.000                      0                    2  
**async_default**    clk_125mhz_mux_x0y2  userclk2_1                 0.579        0.000                      0                    2        0.180        0.000                      0                    2  
**async_default**    clk_250mhz_mux_x0y2  userclk2_1                 0.586        0.000                      0                    2        0.186        0.000                      0                    2  
**async_default**    userclk2_1           userclk2_1                 0.750        0.000                      0                   98        0.229        0.000                      0                   98  
**default**          userclk2_1                                      0.011        0.000                      0                   47                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
  To Clock:  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y35  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8      b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_1
  To Clock:  clk_125mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_1 rise@8.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 0.236ns (4.632%)  route 4.859ns (95.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.959     5.353    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_dclk_in
    SLICE_X212Y410       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y410       FDRE (Prop_fdre_C_Q)         0.236     5.589 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=840, routed)         4.859    10.448    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y351       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.598    12.698    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/pipe_dclk_in
    SLICE_X214Y351       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism              0.367    13.065    
                         clock uncertainty           -0.072    12.993    
    SLICE_X214Y351       FDRE (Setup_fdre_C_R)       -0.384    12.609    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  2.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_1 rise@0.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.157ns (35.163%)  route 0.289ns (64.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         0.852     2.560    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y399       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y399       FDRE (Prop_fdre_C_Q)         0.091     2.651 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/Q
                         net (fo=49, routed)          0.289     2.940    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/n_0_index_reg[0]
    SLICE_X219Y400       LUT6 (Prop_lut6_I4_O)        0.066     3.006 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.000     3.006    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/n_0_addr_reg[6]_i_1__2
    SLICE_X219Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.202     3.053    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/pipe_dclk_in
    SLICE_X219Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism             -0.191     2.862    
    SLICE_X219Y400       FDRE (Hold_fdre_C_D)         0.060     2.922    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y35  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y413       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X220Y440       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.223ns (7.062%)  route 2.935ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.961     5.355    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X211Y407       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y407       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=412, routed)         2.935     8.513    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/p_0_in__0_repN_alias
    SLICE_X214Y359       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.596    12.696    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y359       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/C
                         clock pessimism              0.367    13.063    
                         clock uncertainty           -0.072    12.991    
    SLICE_X214Y359       FDRE (Setup_fdre_C_R)       -0.304    12.687    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.264ns (58.008%)  route 0.191ns (41.992%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.851     2.559    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X212Y399       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y399       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/Q
                         net (fo=2, routed)           0.190     2.867    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]
    SLICE_X212Y399       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.972 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[17]_i_2__2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.973    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_2__2
    SLICE_X212Y400       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.014 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[21]_i_2__2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.014    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_1__2
    SLICE_X212Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.200     3.051    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X212Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/C
                         clock pessimism             -0.191     2.860    
    SLICE_X212Y400       FDRE (Hold_fdre_C_D)         0.092     2.952    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PCIE_3_0/PIPECLK  n/a              4.000         8.000       4.000      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Low Pulse Width   Slow    FDRE/C            n/a              0.400         4.000       3.600      SLICE_X205Y366  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg1_reg/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK  n/a              1.600         4.000       2.400      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK  PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y2
  To Clock:  clk_250mhz_x0y2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17   b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y8  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.223ns (7.062%)  route 2.935ns (92.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.961     5.355    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X211Y407       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y407       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=412, routed)         2.935     8.513    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/p_0_in__0_repN_alias
    SLICE_X214Y359       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.596     8.696    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/pipe_pclk_in
    SLICE_X214Y359       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg/C
                         clock pessimism              0.367     9.063    
                         clock uncertainty           -0.065     8.998    
    SLICE_X214Y359       FDRE (Setup_fdre_C_R)       -0.304     8.694    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate_i/drp_x16_reg
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.264ns (58.008%)  route 0.191ns (41.992%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.851     2.559    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X212Y399       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y399       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]/Q
                         net (fo=2, routed)           0.190     2.867    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[19]
    SLICE_X212Y399       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.972 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[17]_i_2__2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.973    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_2__2
    SLICE_X212Y400       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.014 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[21]_i_2__2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.014    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_1__2
    SLICE_X212Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.200     3.051    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pipe_pclk_in
    SLICE_X212Y400       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/C
                         clock pessimism             -0.191     2.860    
    SLICE_X212Y400       FDRE (Hold_fdre_C_D)         0.092     2.952    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.952    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PCIE_3_0/PIPECLK  n/a              4.000         4.000       0.000      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Low Pulse Width   Fast    FDRE/C            n/a              0.400         2.000       1.600      SLICE_X215Y435  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/cplllock_reg1_reg/C
High Pulse Width  Slow    PCIE_3_0/PIPECLK  n/a              1.600         2.000       0.400      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Fast    PCIE_3_0/PIPECLK  PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y2      b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_1
  To Clock:  mmcm_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1_1
  To Clock:  userclk1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[141]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1_1 rise@2.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.622ns (32.737%)  route 1.278ns (67.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 6.821 - 2.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.814     5.208    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/pipe_userclk1_in
    RAMB18_X12Y153       RAMB18E1                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y153       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      0.622     5.830 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[3].u_fifo/DOBDO[14]
                         net (fo=1, routed)           1.278     7.108    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/mim_req_rdata[126]
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMREADDATA[141]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      2.000     2.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     2.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     2.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     5.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     5.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.721     6.821    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.367     7.188    
                         clock uncertainty           -0.060     7.128    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MIREQUESTRAMREADDATA[141])
                                                      0.050     7.178    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          7.178    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  0.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.089ns (13.880%)  route 0.552ns (86.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083     3.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.716     4.816    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_userclk1_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[45])
                                                      0.089     4.905 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[45]
                         net (fo=1, routed)           0.552     5.457    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[45]
    RAMB36_X12Y83        RAMB36E1                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=33, routed)          1.974     5.368    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/pipe_userclk1_in
    RAMB36_X12Y83        RAMB36E1                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.477     4.891    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.527     5.418    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a               2.000         2.000       0.000      PCIE3_X0Y2       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a               213.360       2.000       211.360    MMCME2_ADV_X1Y8  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT2
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a               0.800         1.000       0.200      PCIE3_X0Y2       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK  0.560         0.533       0.027      PCIE3_X0Y2       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2_1
  To Clock:  userclk2_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.056ns,  Total Violation       -0.081ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.056ns  (required time - arrival time)
  Source:                 a0/afu0/f0/c0/cu0/rs_reg[basepair][2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a0/afu0/f0/c0/cu0/rs_reg[cell][0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.145ns (28.572%)  route 2.862ns (71.428%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.446     4.840    a0/afu0/f0/c0/cu0/ha0_pclock
    SLICE_X157Y331       FDRE                                         r  a0/afu0/f0/c0/cu0/rs_reg[basepair][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y331       FDRE (Prop_fdre_C_Q)         0.223     5.063 r  a0/afu0/f0/c0/cu0/rs_reg[basepair][2]/Q
                         net (fo=10, routed)          0.468     5.531    a0/afu0/f0/c0/cu0/rs_reg[basepair_n_0_][2]
    SLICE_X157Y332       LUT6 (Prop_lut6_I1_O)        0.043     5.574 f  a0/afu0/f0/c0/cu0/rs[basepair][8]_i_2/O
                         net (fo=12, routed)          0.257     5.831    a0/afu0/f0/c0/cu0/rs[basepair][8]_i_2_n_0
    SLICE_X156Y332       LUT4 (Prop_lut4_I2_O)        0.043     5.874 r  a0/afu0/f0/c0/cu0/rs[basepair][10]_i_9/O
                         net (fo=1, routed)           0.198     6.072    a0/afu0/f0/c0/cu0/rs[basepair][10]_i_9_n_0
    SLICE_X155Y331       LUT5 (Prop_lut5_I3_O)        0.043     6.115 r  a0/afu0/f0/c0/cu0/rs[basepair][10]_i_5/O
                         net (fo=1, routed)           0.000     6.115    a0/afu0/f0/c0/cu0/rs[basepair][10]_i_5_n_0
    SLICE_X155Y331       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.308 f  a0/afu0/f0/c0/cu0/rs_reg[basepair][10]_i_4/CO[3]
                         net (fo=25, routed)          0.586     6.893    a0/afu0/f0/c0/cu0/vs[basepair]1
    SLICE_X156Y331       LUT3 (Prop_lut3_I0_O)        0.043     6.936 f  a0/afu0/f0/c0/cu0/rs[basepair][8]_i_3/O
                         net (fo=13, routed)          0.143     7.079    a0/afu0/f0/c0/cu0/rs[basepair][8]_i_3_n_0
    SLICE_X156Y331       LUT5 (Prop_lut5_I4_O)        0.043     7.122 r  a0/afu0/f0/c0/cu0/rs[cell][1]_i_21/O
                         net (fo=1, routed)           0.198     7.320    a0/afu0/f0/c0/cu0/rs[cell][1]_i_21_n_0
    SLICE_X155Y330       LUT5 (Prop_lut5_I0_O)        0.043     7.363 r  a0/afu0/f0/c0/cu0/rs[cell][1]_i_15/O
                         net (fo=1, routed)           0.215     7.578    a0/afu0/f0/c0/cu0/rs[cell][1]_i_15_n_0
    SLICE_X154Y330       LUT6 (Prop_lut6_I5_O)        0.043     7.621 r  a0/afu0/f0/c0/cu0/rs[cell][1]_i_6/O
                         net (fo=1, routed)           0.000     7.621    a0/afu0/f0/c0/cu0/rs[cell][1]_i_6_n_0
    SLICE_X154Y330       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.877 f  a0/afu0/f0/c0/cu0/rs_reg[cell][1]_i_2/CO[3]
                         net (fo=3, routed)           0.323     8.200    a0/afu0/f0/c0/cu0/vs[cell]1
    SLICE_X155Y329       LUT6 (Prop_lut6_I4_O)        0.043     8.243 r  a0/afu0/f0/c0/cu0/rs[cell][0]_i_5/O
                         net (fo=1, routed)           0.099     8.342    a0/afu0/f0/c0/cu0/rs[cell][0]_i_5_n_0
    SLICE_X155Y329       LUT6 (Prop_lut6_I5_O)        0.043     8.385 f  a0/afu0/f0/c0/cu0/rs[cell][0]_i_4/O
                         net (fo=1, routed)           0.189     8.575    a0/afu0/f0/c0/cu0/rs[cell][0]_i_4_n_0
    SLICE_X154Y328       LUT6 (Prop_lut6_I4_O)        0.043     8.618 r  a0/afu0/f0/c0/cu0/rs[cell][0]_i_2/O
                         net (fo=1, routed)           0.187     8.804    a0/afu0/f0/c0/cu0/rs[cell][0]_i_2_n_0
    SLICE_X154Y329       LUT6 (Prop_lut6_I0_O)        0.043     8.847 r  a0/afu0/f0/c0/cu0/rs[cell][0]_i_1/O
                         net (fo=1, routed)           0.000     8.847    a0/afu0/f0/c0/cu0/rs[cell][0]_i_1_n_0
    SLICE_X154Y329       FDRE                                         r  a0/afu0/f0/c0/cu0/rs_reg[cell][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.274     8.374    a0/afu0/f0/c0/cu0/ha0_pclock
    SLICE_X154Y329       FDRE                                         r  a0/afu0/f0/c0/cu0/rs_reg[cell][0]/C
                         clock pessimism              0.417     8.791    
                         clock uncertainty           -0.065     8.726    
    SLICE_X154Y329       FDRE (Setup_fdre_C_D)        0.066     8.792    a0/afu0/f0/c0/cu0/rs_reg[cell][0]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 -0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.075%)  route 0.138ns (57.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.761     2.469    a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X193Y300       FDRE                                         r  a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y300       FDRE (Prop_fdre_C_Q)         0.100     2.569 r  a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.138     2.707    a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/first_q[3]
    SLICE_X192Y299       SRL16E                                       r  a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.891     2.742    a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclk
    SLICE_X192Y299       SRL16E                                       r  a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK
                         clock pessimism             -0.151     2.591    
    SLICE_X192Y299       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.686    a0/afu0/f0/c0/cu0/pairhmm_core/P[13].O.PECORE/mul_gamma/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/USERCLK   n/a            4.000         4.000       0.000      PCIE3_X0Y2       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y9  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y9  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PCIE_3_0/USERCLK   n/a            1.600         2.000       0.400      PCIE3_X0Y2       b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 b/axihwicap/dff_icap_mltbt_rdwrb/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            b/crc/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out1_clk_wiz_0_1 rise@16.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.223ns (7.001%)  route 2.962ns (92.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 20.248 - 16.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      2.064     5.458    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.568     0.890 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.411     3.301    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     4.958    b/axihwicap/dff_icap_mltbt_rdwrb/I2
    SLICE_X90Y351        FDRE                                         r  b/axihwicap/dff_icap_mltbt_rdwrb/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y351        FDRE (Prop_fdre_C_Q)         0.223     5.181 r  b/axihwicap/dff_icap_mltbt_rdwrb/dout_int_reg/Q
                         net (fo=1, routed)           2.962     8.143    b/crc/icap_mltbt_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  b/crc/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000    16.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949    16.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    17.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    19.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.781    20.881    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.074    16.807 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.210    19.017    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    19.100 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          1.148    20.248    b/crc/icap_clk
    ICAP_X0Y1            ICAPE2                                       r  b/crc/ICAPE2_inst/CLK
                         clock pessimism              0.294    20.542    
                         clock uncertainty           -0.071    20.471    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356    15.115    b/crc/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                  6.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b/axihwicap/dff_count_l/dout_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            b/axihwicap/dff_count_l/dout_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.231%)  route 0.117ns (47.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.913     2.621    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.297     0.324 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.358     1.682    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          0.706     2.414    b/axihwicap/dff_count_l/I3
    SLICE_X86Y351        FDRE                                         r  b/axihwicap/dff_count_l/dout_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y351        FDRE (Prop_fdre_C_Q)         0.100     2.514 r  b/axihwicap/dff_count_l/dout_int_reg[3]/Q
                         net (fo=27, routed)          0.117     2.631    b/axihwicap/dff_count_l/Q[0]
    SLICE_X87Y351        LUT5 (Prop_lut5_I2_O)        0.028     2.659 r  b/axihwicap/dff_count_l/dout_int[0]_i_1__27/O
                         net (fo=1, routed)           0.000     2.659    b/axihwicap/dff_count_l/n_0_dout_int[0]_i_1__27
    SLICE_X87Y351        FDRE                                         r  b/axihwicap/dff_count_l/dout_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.210     3.061    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.675     0.386 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.435     1.821    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          0.953     2.804    b/axihwicap/dff_count_l/I3
    SLICE_X87Y351        FDRE                                         r  b/axihwicap/dff_count_l/dout_int_reg[0]/C
                         clock pessimism             -0.379     2.425    
    SLICE_X87Y351        FDRE (Hold_fdre_C_D)         0.060     2.485    b/axihwicap/dff_count_l/dout_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        16.000      6.000      ICAP_X0Y1        b/crc/ICAPE2_inst/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y9  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.400         8.000       7.600      SLICE_X88Y350    b/axihwicap/dff_icap_mltbt_writedata/dout_int_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         8.000       7.650      SLICE_X87Y351    b/axihwicap/dff_count_l/dout_int_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y22   b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y9  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.027ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.010ns = ( 14.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.449ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2                  0.000     0.000 r  b/pcihip0/IBUFDS_GTE2_inst/O
                         net (fo=11, routed)          2.397     2.397    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.490 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.959     4.449    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y436       SRLC32E                                      r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y436       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.449 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.449    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X220Y436       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2                  0.000    10.000 r  b/pcihip0/IBUFDS_GTE2_inst/O
                         net (fo=11, routed)          2.202    12.202    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    12.285 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.725    14.010    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y436       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.439    14.449    
                         clock uncertainty           -0.037    14.412    
    SLICE_X220Y436       FDRE (Setup_fdre_C_D)        0.064    14.476    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -5.449    
  -------------------------------------------------------------------
                         slack                                  9.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2                  0.000     0.000 r  b/pcihip0/IBUFDS_GTE2_inst/O
                         net (fo=11, routed)          1.306     1.306    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.332 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.926     2.258    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y416       SRLC32E                                      r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y416       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.529 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.529    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X216Y416       SRLC32E                                      r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2                  0.000     0.000 r  b/pcihip0/IBUFDS_GTE2_inst/O
                         net (fo=11, routed)          1.400     1.400    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.430 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.194     2.624    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y416       SRLC32E                                      r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.366     2.258    
    SLICE_X216Y416       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.357    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { b/pcihip0/IBUFDS_GTE2_inst/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         5.000       4.358      SLICE_X220Y432  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.642         5.000       4.358      SLICE_X220Y435  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  clk_125mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_1 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.863ns (28.290%)  route 2.187ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.964     5.358    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     6.221 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.187     8.408    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y378       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.586    12.686    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y378       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.791    
                         clock uncertainty           -0.072    12.719    
    SLICE_X218Y378       FDRE (Setup_fdre_C_D)       -0.019    12.700    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  4.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_1 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.145ns (21.657%)  route 0.525ns (78.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.924     2.632    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y418       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y418       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.525     3.275    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/p_0_in95_in
    SLICE_X216Y417       LUT2 (Prop_lut2_I1_O)        0.027     3.302 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     3.302    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y417       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.193     3.044    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y417       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.979    
    SLICE_X216Y417       FDRE (Hold_fdre_C_D)         0.096     3.075    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  clk_125mhz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_1 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        3.050ns  (logic 0.863ns (28.290%)  route 2.187ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.964     9.358    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863    10.221 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=26, routed)          2.187    12.408    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/PIPETXRATE[1]
    SLICE_X218Y378       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.586    12.686    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X218Y378       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.791    
                         clock uncertainty           -0.192    12.599    
    SLICE_X218Y378       FDRE (Setup_fdre_C_D)       -0.019    12.580    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.408    
  -------------------------------------------------------------------
                         slack                                  0.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_1 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.145ns (21.657%)  route 0.525ns (78.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.924     2.632    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pipe_pclk_in
    SLICE_X216Y418       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y418       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.525     3.275    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/p_0_in95_in
    SLICE_X216Y417       LUT2 (Prop_lut2_I1_O)        0.027     3.302 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     3.302    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y417       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.193     3.044    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/pipe_dclk_in
    SLICE_X216Y417       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.979    
                         clock uncertainty            0.192     3.171    
    SLICE_X216Y417       FDRE (Hold_fdre_C_D)         0.096     3.267    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.302    
  -------------------------------------------------------------------
                         slack                                  0.035    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_1
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.223ns (12.070%)  route 1.625ns (87.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.785     5.179    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y375       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y375       FDRE (Prop_fdre_C_Q)         0.223     5.402 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.625     7.027    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y398       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.598    12.698    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y398       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.072    12.731    
    SLICE_X215Y398       FDRE (Setup_fdre_C_D)       -0.019    12.712    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.635%)  route 0.501ns (83.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         0.840     2.548    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X217Y372       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y372       FDRE (Prop_fdre_C_Q)         0.100     2.648 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     3.149    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[1]
    SLICE_X217Y388       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.099     2.950    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X217Y388       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.885    
    SLICE_X217Y388       FDRE (Hold_fdre_C_D)         0.036     2.921    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.921    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2_1
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        2.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - userclk2_1 rise@4.000ns)
  Data Path Delay:        1.016ns  (logic 0.204ns (20.083%)  route 0.812ns (79.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 12.674 - 8.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 9.169 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     7.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.775     9.169    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y375       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y375       FDRE (Prop_fdre_C_Q)         0.204     9.373 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.812    10.185    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X194Y376       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.574    12.674    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X194Y376       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105    12.779    
                         clock uncertainty           -0.192    12.587    
    SLICE_X194Y376       FDRE (Setup_fdre_C_D)       -0.093    12.494    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  2.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.091ns (15.329%)  route 0.503ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.834     2.542    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y380       FDRE (Prop_fdre_C_Q)         0.091     2.633 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=1, routed)           0.503     3.136    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/I1
    SLICE_X194Y381       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.082     2.933    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X194Y381       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.868    
                         clock uncertainty            0.192     3.060    
    SLICE_X194Y381       FDRE (Hold_fdre_C_D)         0.009     3.069    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_1
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.223ns (12.070%)  route 1.625ns (87.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.698 - 4.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         1.785     5.179    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/pipe_dclk_in
    SLICE_X215Y375       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y375       FDRE (Prop_fdre_C_Q)         0.223     5.402 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.625     7.027    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[5]
    SLICE_X215Y398       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.598     8.698    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/pipe_pclk_in
    SLICE_X215Y398       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]/C
                         clock pessimism              0.105     8.803    
                         clock uncertainty           -0.192     8.611    
    SLICE_X215Y398       FDRE (Setup_fdre_C_D)       -0.019     8.592    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.635%)  route 0.501ns (83.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=852, routed)         0.840     2.548    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X217Y372       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y372       FDRE (Prop_fdre_C_Q)         0.100     2.648 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     3.149    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QRST_DRP_DONE[1]
    SLICE_X217Y388       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.099     2.950    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pipe_pclk_in
    SLICE_X217Y388       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.192     3.077    
    SLICE_X217Y388       FDRE (Hold_fdre_C_D)         0.036     3.113    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.113    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.036    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2_1
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        2.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.204ns (20.083%)  route 0.812ns (79.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 8.674 - 4.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.775     5.169    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y375       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y375       FDRE (Prop_fdre_C_Q)         0.204     5.373 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg/Q
                         net (fo=1, routed)           0.812     6.185    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback
    SLICE_X194Y376       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.574     8.674    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X194Y376       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg/C
                         clock pessimism              0.105     8.779    
                         clock uncertainty           -0.185     8.594    
    SLICE_X194Y376       FDRE (Setup_fdre_C_D)       -0.093     8.501    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  2.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.091ns (15.329%)  route 0.503ns (84.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.834     2.542    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X194Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y380       FDRE (Prop_fdre_C_Q)         0.091     2.633 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg/Q
                         net (fo=1, routed)           0.503     3.136    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/I1
    SLICE_X194Y381       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.082     2.933    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_pclk_in
    SLICE_X194Y381       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg/C
                         clock pessimism             -0.065     2.868    
                         clock uncertainty            0.185     3.053    
    SLICE_X194Y381       FDRE (Hold_fdre_C_D)         0.009     3.062    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 b_flash_dq[11]
                            (input port)
  Destination:            b/f/endff_fdatain_hi/dout_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        7.540ns  (logic 0.681ns (9.032%)  route 6.859ns (90.968%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ30                                              0.000     0.000 r  b_flash_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    b/fdq/io_11/IOBUF_inst/IO
    AJ30                 IBUF (Prop_ibuf_I_O)         0.681     0.681 r  b/fdq/io_11/IOBUF_inst/IBUF/O
                         net (fo=2, routed)           6.859     7.540    b/f/endff_fdatain_hi/D[4]
    SLICE_X195Y363       FDRE                                         r  b/f/endff_fdatain_hi/dout_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X195Y363       FDRE (Setup_fdre_C_D)       -0.013    11.987    b/f/endff_fdatain_hi/dout_int_reg[11]
  -------------------------------------------------------------------
                         required time                         11.987    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  4.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.875ns (38.308%)  route 1.409ns (61.692%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 8.679 - 4.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.964     5.358    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     6.147 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.143     7.290    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y380       LUT6 (Prop_lut6_I3_O)        0.043     7.333 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.266     7.599    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y380       LUT6 (Prop_lut6_I0_O)        0.043     7.642 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     7.642    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/n_0_gen3_flag_i_1
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.579     8.679    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105     8.784    
                         clock uncertainty           -0.192     8.592    
    SLICE_X195Y380       FDRE (Setup_fdre_C_D)        0.033     8.625    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.336ns (29.444%)  route 0.805ns (70.556%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.932     2.640    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.920 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.676     3.596    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y380       LUT6 (Prop_lut6_I3_O)        0.028     3.624 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.129     3.753    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y380       LUT6 (Prop_lut6_I0_O)        0.028     3.781 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     3.781    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/n_0_gen3_flag_i_1
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.081     2.932    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.867    
                         clock uncertainty            0.192     3.059    
    SLICE_X195Y380       FDRE (Hold_fdre_C_D)         0.060     3.119    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.662    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.875ns (38.308%)  route 1.409ns (61.692%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 8.679 - 4.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.964     5.358    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.789     6.147 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           1.143     7.290    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y380       LUT6 (Prop_lut6_I3_O)        0.043     7.333 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.266     7.599    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y380       LUT6 (Prop_lut6_I0_O)        0.043     7.642 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     7.642    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/n_0_gen3_flag_i_1
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.579     8.679    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism              0.105     8.784    
                         clock uncertainty           -0.185     8.599    
    SLICE_X195Y380       FDRE (Setup_fdre_C_D)        0.033     8.632    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  0.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.336ns (29.444%)  route 0.805ns (70.556%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.932     2.640    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/pipe_pclk_in
    PCIE3_X0Y2           PCIE_3_0                                     r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETX0EQCONTROL[0])
                                                      0.280     2.920 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQCONTROL[0]
                         net (fo=2, routed)           0.676     3.596    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/EQ_TXEQ_CONTROL[0]
    SLICE_X194Y380       LUT6 (Prop_lut6_I3_O)        0.028     3.624 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_2/O
                         net (fo=1, routed)           0.129     3.753    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag0
    SLICE_X195Y380       LUT6 (Prop_lut6_I0_O)        0.028     3.781 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_i_1/O
                         net (fo=1, routed)           0.000     3.781    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/n_0_gen3_flag_i_1
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.081     2.932    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/pipe_userclk2_in
    SLICE_X195Y380       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg/C
                         clock pessimism             -0.065     2.867    
                         clock uncertainty            0.185     3.052    
    SLICE_X195Y380       FDRE (Hold_fdre_C_D)         0.060     3.112    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/force_adapt_i/gen3_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.668    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        2.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 b/crc/dff_configuration_error_q/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            b/p/jm/dff_crc_errord1/dout_int_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.424%)  route 0.869ns (79.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 8.460 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      2.064     5.458    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.568     0.890 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.411     3.301    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          1.564     4.958    b/crc/dff_configuration_error_q/icap_clk
    SLICE_X90Y350        FDRE                                         r  b/crc/dff_configuration_error_q/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y350        FDRE (Prop_fdre_C_Q)         0.223     5.181 r  b/crc/dff_configuration_error_q/dout_int_reg/Q
                         net (fo=2, routed)           0.869     6.050    b/p/jm/dff_crc_errord1/crc_error
    SLICE_X94Y350        FDRE                                         r  b/p/jm/dff_crc_errord1/dout_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.360     8.460    b/p/jm/dff_crc_errord1/psl_clk
    SLICE_X94Y350        FDRE                                         r  b/p/jm/dff_crc_errord1/dout_int_reg/C
                         clock pessimism              0.294     8.754    
                         clock uncertainty           -0.200     8.554    
    SLICE_X94Y350        FDRE (Setup_fdre_C_D)       -0.022     8.532    b/p/jm/dff_crc_errord1/dout_int_reg
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 b/crc/dff_configuration_error_q/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            b/p/jm/dff_crc_errord1/dout_int_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.100ns (16.812%)  route 0.495ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.913     2.621    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.297     0.324 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.358     1.682    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          0.704     2.412    b/crc/dff_configuration_error_q/icap_clk
    SLICE_X90Y350        FDRE                                         r  b/crc/dff_configuration_error_q/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y350        FDRE (Prop_fdre_C_Q)         0.100     2.512 r  b/crc/dff_configuration_error_q/dout_int_reg/Q
                         net (fo=2, routed)           0.495     3.007    b/p/jm/dff_crc_errord1/crc_error
    SLICE_X94Y350        FDRE                                         r  b/p/jm/dff_crc_errord1/dout_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.948     2.799    b/p/jm/dff_crc_errord1/psl_clk
    SLICE_X94Y350        FDRE                                         r  b/p/jm/dff_crc_errord1/dout_int_reg/C
                         clock pessimism             -0.143     2.656    
                         clock uncertainty            0.200     2.856    
    SLICE_X94Y350        FDRE (Hold_fdre_C_D)         0.040     2.896    b/p/jm/dff_crc_errord1/dout_int_reg
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 b/v/scfg/dff_cpld_user_bs_req/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/axihwicap/dff_wbstart_addrl1/dout_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@16.000ns - userclk2_1 rise@12.000ns)
  Data Path Delay:        1.231ns  (logic 0.223ns (18.116%)  route 1.008ns (81.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 20.458 - 16.000 ) 
    Source Clock Delay      (SCD):    4.951ns = ( 16.951 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                     12.000    12.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000    12.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050    13.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    13.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174    15.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    15.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.557    16.951    b/v/scfg/dff_cpld_user_bs_req/I2
    SLICE_X93Y363        FDRE                                         r  b/v/scfg/dff_cpld_user_bs_req/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y363        FDRE (Prop_fdre_C_Q)         0.223    17.174 r  b/v/scfg/dff_cpld_user_bs_req/dout_int_reg/Q
                         net (fo=1, routed)           1.008    18.182    b/axihwicap/dff_wbstart_addrl1/D[0]
    SLICE_X90Y363        FDRE                                         r  b/axihwicap/dff_wbstart_addrl1/dout_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000    16.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949    16.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    17.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995    19.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    19.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.781    20.881    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.074    16.807 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.210    19.017    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    19.100 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          1.358    20.458    b/axihwicap/dff_wbstart_addrl1/I1
    SLICE_X90Y363        FDRE                                         r  b/axihwicap/dff_wbstart_addrl1/dout_int_reg[1]/C
                         clock pessimism              0.294    20.752    
                         clock uncertainty           -0.201    20.551    
    SLICE_X90Y363        FDRE (Setup_fdre_C_D)       -0.022    20.529    b/axihwicap/dff_wbstart_addrl1/dout_int_reg[1]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -18.182    
  -------------------------------------------------------------------
                         slack                                  2.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 b/axihwicap/dff_start/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/axihwicap/dff_startl1/dout_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.100ns (16.785%)  route 0.496ns (83.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.717     2.425    b/axihwicap/dff_start/coreclkout_hip
    SLICE_X65Y350        FDRE                                         r  b/axihwicap/dff_start/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y350        FDRE (Prop_fdre_C_Q)         0.100     2.525 r  b/axihwicap/dff_start/dout_int_reg/Q
                         net (fo=2, routed)           0.496     3.021    b/axihwicap/dff_startl1/din
    SLICE_X66Y350        FDRE                                         r  b/axihwicap/dff_startl1/dout_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.210     3.061    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_in1
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.675     0.386 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.435     1.821    b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/axihwicap/CLOCK_GEN_INST/Clk_Wiz/inst/clkout1_buf/O
                         net (fo=52, routed)          0.963     2.814    b/axihwicap/dff_startl1/I1
    SLICE_X66Y350        FDRE                                         r  b/axihwicap/dff_startl1/dout_int_reg/C
                         clock pessimism             -0.143     2.671    
                         clock uncertainty            0.201     2.872    
    SLICE_X66Y350        FDRE (Hold_fdre_C_D)         0.037     2.909    b/axihwicap/dff_startl1/dout_int_reg
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2_1
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - userclk2_1 rise@4.000ns)
  Data Path Delay:        2.763ns  (logic 0.309ns (11.183%)  route 2.454ns (88.817%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 12.764 - 8.000 ) 
    Source Clock Delay      (SCD):    5.232ns = ( 9.232 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     7.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.838     9.232    b/p/li/txctl0/dff_pcihip_freeze_q/psl_clk
    SLICE_X169Y446       FDRE                                         r  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.223     9.455 f  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/Q
                         net (fo=2, routed)           0.785    10.240    b/p/li/txctl0/dff_pcihip_freeze_q/din288_in
    SLICE_X168Y434       LUT2 (Prop_lut2_I0_O)        0.043    10.283 f  b/p/li/txctl0/dff_pcihip_freeze_q/psl_pcihip0_freeze_INST_0/O
                         net (fo=1, routed)           0.633    10.916    b/pcihip0/psl_pcihip0_inst/psl_pcihip0_freeze
    SLICE_X168Y409       LUT2 (Prop_lut2_I0_O)        0.043    10.959 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i_i_550/O
                         net (fo=3, routed)           1.036    11.995    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X190Y410       FDCE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.664    12.764    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X190Y410       FDCE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
                         clock pessimism              0.105    12.869    
                         clock uncertainty           -0.192    12.677    
    SLICE_X190Y410       FDCE (Recov_fdce_C_CLR)     -0.187    12.490    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  0.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.199ns (16.002%)  route 1.045ns (83.998%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.848     2.556    b/p/li/txctl0/dff_pcihip_freeze_qq/psl_clk
    SLICE_X168Y434       FDRE                                         r  b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y434       FDRE (Prop_fdre_C_Q)         0.107     2.663 r  b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/Q
                         net (fo=1, routed)           0.122     2.785    b/p/li/txctl0/dff_pcihip_freeze_q/I1
    SLICE_X168Y434       LUT2 (Prop_lut2_I1_O)        0.064     2.849 f  b/p/li/txctl0/dff_pcihip_freeze_q/psl_pcihip0_freeze_INST_0/O
                         net (fo=1, routed)           0.321     3.169    b/pcihip0/psl_pcihip0_inst/psl_pcihip0_freeze
    SLICE_X168Y409       LUT2 (Prop_lut2_I0_O)        0.028     3.197 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i_i_550/O
                         net (fo=3, routed)           0.602     3.800    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X190Y410       FDCE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.160     3.011    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X190Y410       FDCE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
                         clock pessimism             -0.065     2.946    
                         clock uncertainty            0.192     3.138    
    SLICE_X190Y410       FDCE (Remov_fdce_C_CLR)     -0.050     3.088    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2_1
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.309ns (11.183%)  route 2.454ns (88.817%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 8.764 - 4.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.838     5.232    b/p/li/txctl0/dff_pcihip_freeze_q/psl_clk
    SLICE_X169Y446       FDRE                                         r  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.223     5.455 f  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/Q
                         net (fo=2, routed)           0.785     6.240    b/p/li/txctl0/dff_pcihip_freeze_q/din288_in
    SLICE_X168Y434       LUT2 (Prop_lut2_I0_O)        0.043     6.283 f  b/p/li/txctl0/dff_pcihip_freeze_q/psl_pcihip0_freeze_INST_0/O
                         net (fo=1, routed)           0.633     6.916    b/pcihip0/psl_pcihip0_inst/psl_pcihip0_freeze
    SLICE_X168Y409       LUT2 (Prop_lut2_I0_O)        0.043     6.959 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i_i_550/O
                         net (fo=3, routed)           1.036     7.995    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X190Y410       FDCE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.664     8.764    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X190Y410       FDCE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
                         clock pessimism              0.105     8.869    
                         clock uncertainty           -0.185     8.684    
    SLICE_X190Y410       FDCE (Recov_fdce_C_CLR)     -0.187     8.497    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.199ns (16.002%)  route 1.045ns (83.998%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.848     2.556    b/p/li/txctl0/dff_pcihip_freeze_qq/psl_clk
    SLICE_X168Y434       FDRE                                         r  b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y434       FDRE (Prop_fdre_C_Q)         0.107     2.663 r  b/p/li/txctl0/dff_pcihip_freeze_qq/dout_int_reg/Q
                         net (fo=1, routed)           0.122     2.785    b/p/li/txctl0/dff_pcihip_freeze_q/I1
    SLICE_X168Y434       LUT2 (Prop_lut2_I1_O)        0.064     2.849 f  b/p/li/txctl0/dff_pcihip_freeze_q/psl_pcihip0_freeze_INST_0/O
                         net (fo=1, routed)           0.321     3.169    b/pcihip0/psl_pcihip0_inst/psl_pcihip0_freeze
    SLICE_X168Y409       LUT2 (Prop_lut2_I0_O)        0.028     3.197 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i_i_550/O
                         net (fo=3, routed)           0.602     3.800    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_reset
    SLICE_X190Y410       FDCE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.160     3.011    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_pclk_in
    SLICE_X190Y410       FDCE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C
                         clock pessimism             -0.065     2.946    
                         clock uncertainty            0.185     3.131    
    SLICE_X190Y410       FDCE (Remov_fdce_C_CLR)     -0.050     3.081    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/reset_n_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.345ns (13.746%)  route 2.165ns (86.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.948     5.342    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X216Y422       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y422       FDRE (Prop_fdre_C_Q)         0.259     5.601 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.142     6.743    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/p_2_in_4
    SLICE_X215Y403       LUT6 (Prop_lut6_I4_O)        0.043     6.786 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/reg_phy_rdy[1]_i_2/O
                         net (fo=1, routed)           0.509     7.294    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/I1
    SLICE_X214Y392       LUT3 (Prop_lut3_I2_O)        0.043     7.337 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.514     7.852    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/phy_rdy_int
    SLICE_X211Y392       FDPE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.596     8.696    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_userclk2_in
    SLICE_X211Y392       FDPE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.192     8.609    
    SLICE_X211Y392       FDPE (Recov_fdpe_C_PRE)     -0.178     8.431    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.429%)  route 0.499ns (79.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.849     2.557    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y389       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y389       FDRE (Prop_fdre_C_Q)         0.100     2.657 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.235     2.892    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2
    SLICE_X214Y392       LUT3 (Prop_lut3_I0_O)        0.028     2.920 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.263     3.184    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/phy_rdy_int
    SLICE_X211Y392       FDPE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.098     2.949    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_userclk2_in
    SLICE_X211Y392       FDPE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.884    
                         clock uncertainty            0.192     3.076    
    SLICE_X211Y392       FDPE (Remov_fdpe_C_PRE)     -0.072     3.004    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (recovery check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.345ns (13.746%)  route 2.165ns (86.254%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.342ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        1.948     5.342    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pipe_rxusrclk_in
    SLICE_X216Y422       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y422       FDRE (Prop_fdre_C_Q)         0.259     5.601 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           1.142     6.743    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/p_2_in_4
    SLICE_X215Y403       LUT6 (Prop_lut6_I4_O)        0.043     6.786 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/reg_phy_rdy[1]_i_2/O
                         net (fo=1, routed)           0.509     7.294    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/I1
    SLICE_X214Y392       LUT3 (Prop_lut3_I2_O)        0.043     7.337 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.514     7.852    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/phy_rdy_int
    SLICE_X211Y392       FDPE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.596     8.696    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_userclk2_in
    SLICE_X211Y392       FDPE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.185     8.616    
    SLICE_X211Y392       FDPE (Recov_fdpe_C_PRE)     -0.178     8.438    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
                            (removal check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.128ns (20.429%)  route 0.499ns (79.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2453, routed)        0.849     2.557    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/pipe_rxusrclk_in
    SLICE_X214Y389       FDRE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y389       FDRE (Prop_fdre_C_Q)         0.100     2.657 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2_reg/Q
                         net (fo=4, routed)           0.235     2.892    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2
    SLICE_X214Y392       LUT3 (Prop_lut3_I0_O)        0.028     2.920 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/reg_phy_rdy[1]_i_1/O
                         net (fo=2, routed)           0.263     3.184    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/phy_rdy_int
    SLICE_X211Y392       FDPE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.098     2.949    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_userclk2_in
    SLICE_X211Y392       FDPE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.065     2.884    
                         clock uncertainty            0.185     3.069    
    SLICE_X211Y392       FDPE (Remov_fdpe_C_PRE)     -0.072     2.997    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2_1
  To Clock:  userclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2_1 rise@4.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.352ns (11.518%)  route 2.704ns (88.482%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 8.814 - 4.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.074ns
      User System Jitter         :    0.052ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.127 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           2.174     3.301    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.394 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.838     5.232    b/p/li/txctl0/dff_pcihip_freeze_q/psl_clk
    SLICE_X169Y446       FDRE                                         r  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y446       FDRE (Prop_fdre_C_Q)         0.223     5.455 f  b/p/li/txctl0/dff_pcihip_freeze_q/dout_int_reg/Q
                         net (fo=2, routed)           0.785     6.240    b/p/li/txctl0/dff_pcihip_freeze_q/din288_in
    SLICE_X168Y434       LUT2 (Prop_lut2_I0_O)        0.043     6.283 f  b/p/li/txctl0/dff_pcihip_freeze_q/psl_pcihip0_freeze_INST_0/O
                         net (fo=1, routed)           0.633     6.916    b/pcihip0/psl_pcihip0_inst/psl_pcihip0_freeze
    SLICE_X168Y409       LUT2 (Prop_lut2_I0_O)        0.043     6.959 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i_i_550/O
                         net (fo=3, routed)           0.863     7.822    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/sys_reset
    SLICE_X191Y409       LUT2 (Prop_lut2_I0_O)        0.043     7.865 f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pcie_top_i/pcie_7vx_i/user_reset_i_1/O
                         net (fo=2, routed)           0.423     8.288    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/n_1672_pcie_top_i
    SLICE_X192Y410       FDPE                                         f  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.022 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.995     7.017    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.100 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.714     8.814    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/pipe_userclk2_in
    SLICE_X192Y410       FDPE                                         r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/user_reset_int_reg/C
                         clock pessimism              0.477     9.291    
                         clock uncertainty           -0.065     9.226    
    SLICE_X192Y410       FDPE (Recov_fdpe_C_PRE)     -0.187     9.039    b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          9.039    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2_1 rise@0.000ns - userclk2_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.157ns (34.296%)  route 0.301ns (65.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.521 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.161     1.682    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.708 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      0.813     2.521    b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X183Y399       FDPE                                         r  b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y399       FDPE (Prop_fdpe_C_Q)         0.091     2.612 f  b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.123     2.735    b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X183Y399       LUT2 (Prop_lut2_I0_O)        0.066     2.801 f  b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.178     2.979    b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X182Y400       FDPE                                         f  b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  b/pcihip0/psl_pcihip0_inst/pcie3_7x_0_i/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/pipe_txoutclk_in
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.586 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.235     1.821    b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.851 r  b/pcihip0/psl_pcihip0_inst/pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=177377, routed)      1.162     3.013    b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X182Y400       FDPE                                         r  b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.191     2.822    
    SLICE_X182Y400       FDPE (Remov_fdpe_C_PRE)     -0.072     2.750    b/pcihip0/shim_inst/PIO_i/PIO_EP/EP_TX/tx_wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  userclk2_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 b/f/dff_flash_intf_oe/dout_int_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by userclk2_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            o_flash_a[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        11.989ns  (logic 2.182ns (18.196%)  route 9.808ns (81.804%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y359                                    0.000     0.000 r  b/f/dff_flash_intf_oe/dout_int_reg_inv/C
    SLICE_X206Y359       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  b/f/dff_flash_intf_oe/dout_int_reg_inv/Q
                         net (fo=31, routed)          9.808    10.067    b/fadr/io_4/tconv
    AN28                 OBUFT (TriStatE_obuft_T_O)
                                                      1.923    11.989 r  b/fadr/io_4/OBUFT_inst/O
                         net (fo=0)                   0.000    11.989    o_flash_a[5]
    AN28                                                              r  o_flash_a[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
                         output delay                -0.000    12.000    
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.011    





