acom -O3 -e 100 -work fulladder -2002  $dsn/src/halfadder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/xorgate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Warning: ELAB1_0026: fulladder.vhd : (24, 0): There is no default binding for component "halfadder". (Port "sum" is not on the entity).
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/xorgate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => fulladder
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Architecture "structural" of Entity "fulladder"
# Warning: ELAB1_0026: fulladder.vhd : (24, 0): There is no default binding for component "halfadder". (Port "sum" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Warning: ELAB1_0026: fulladder.vhd : (24, 0): There is no default binding for component "halfadder". (Port "sum" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  47.0 [ms]
# Clearing workspace libraries...
# Library Manager: Library "fulladder" contents cleared.
acom -reorder -O3 -e 100 -work fulladder -2002  $dsn/src/xorgate.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Top-level unit(s) detected:
# Entity => fulladder
# Warning: ELAB1_0026: fulladder.vhd : (24, 0): There is no default binding for component "halfadder". (Port "sum" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Warning: ELAB1_0026: fulladder.vhd : (24, 0): There is no default binding for component "halfadder". (Port "sum" is not on the entity).
# Error: COMP96_0078: fulladder.vhd : (24, 66): Unknown identifier "carry".
# Error: COMP96_0078: fulladder.vhd : (25, 69): Unknown identifier "carry".
# Compile failure 2 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Error: COMP96_0078: fulladder.vhd : (24, 51): Unknown identifier "R".
# Error: COMP96_0078: fulladder.vhd : (24, 64): Unknown identifier "Carry".
# Error: COMP96_0078: fulladder.vhd : (25, 55): Unknown identifier "R".
# Error: COMP96_0078: fulladder.vhd : (25, 68): Unknown identifier "Carry".
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Error: COMP96_0078: fulladder.vhd : (25, 27): Unknown identifier "sum1".
# Error: COMP96_0078: fulladder.vhd : (25, 38): Unknown identifier "cin".
# Error: COMP96_0133: fulladder.vhd : (25, 27): Cannot find object declaration.
# Error: COMP96_0112: fulladder.vhd : (25, 27): "sum1" does not match the formal name.
# Error: COMP96_0207: fulladder.vhd : (25, 2): No actual specified for local port "A".
# Error: COMP96_0207: fulladder.vhd : (25, 2): No actual specified for local port "B".
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Error: COMP96_0113: fulladder.vhd : (24, 42): Positional associations must precede named associations.
# Error: COMP96_0078: fulladder.vhd : (25, 32): Unknown identifier "cin".
# Error: COMP96_0133: fulladder.vhd : (25, 32): Cannot find object declaration.
# Error: COMP96_0112: fulladder.vhd : (25, 32): "cin" does not match the formal name.
# Error: COMP96_0207: fulladder.vhd : (25, 2): No actual specified for local port "B".
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/xorgate.vhd $dsn/src/andgate.vhd $dsn/src/halfadder.vhd $dsn/src/fulladder.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/xorgate.vhd
# Compile Entity "xorgate"
# Compile Architecture "behavioral" of Entity "xorgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/andgate.vhd
# Compile Entity "andgate"
# Compile Architecture "behavioral" of Entity "andgate"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/halfadder.vhd
# Compile Entity "halfadder"
# Compile Architecture "structural" of Entity "halfadder"
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/fulladder.vhd
# Compile Entity "fulladder"
# Compile Architecture "structural" of Entity "fulladder"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work fulladder -2002  $dsn/src/TestBench/fulladder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/TestBench/fulladder_TB.vhd
# Compile Entity "fulladder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fulladder_tb"
# Compile Configuration "TESTBENCH_FOR_fulladder"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+fulladder fulladder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=256 elab2=5652 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Seth\Desktop\aldec-fall2025\alu-project\full_adder\fulladder\src\wave.asdb
#  12:52 PM, Sunday, October 19, 2025
#  Simulation has been initialized
acom -O3 -e 100 -work fulladder -2002  $dsn/src/TestBench/fulladder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/TestBench/fulladder_TB.vhd
# Compile Entity "fulladder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fulladder_tb"
# Compile Configuration "TESTBENCH_FOR_fulladder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+fulladder fulladder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=256 elab2=5652 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Seth\Desktop\aldec-fall2025\alu-project\full_adder\fulladder\src\wave.asdb
#  12:52 PM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+fulladder_tb fulladder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=256 elab2=5652 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Seth\Desktop\aldec-fall2025\alu-project\full_adder\fulladder\src\wave.asdb
#  12:53 PM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work fulladder -2002  $dsn/src/TestBench/fulladder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Seth/Desktop/aldec-fall2025/alu-project/full_adder/fulladder/src/TestBench/fulladder_TB.vhd
# Compile Entity "fulladder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "fulladder_tb"
# Compile Configuration "TESTBENCH_FOR_fulladder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+fulladder_tb fulladder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6046 kB (elbread=256 elab2=5652 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Seth\Desktop\aldec-fall2025\alu-project\full_adder\fulladder\src\wave.asdb
#  12:53 PM, Sunday, October 19, 2025
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
