
Control_Ebike_Throttle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007138  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  080072d8  080072d8  000172d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007664  08007664  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007664  08007664  00017664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800766c  0800766c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800766c  0800766c  0001766c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007670  08007670  00017670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  200001d4  08007848  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  08007848  00020440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e84b  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ce  00000000  00000000  0002ea92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee8  00000000  00000000  00031060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b85  00000000  00000000  00031f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000193f7  00000000  00000000  00032acd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013216  00000000  00000000  0004bec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c2a4  00000000  00000000  0005f0da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004de0  00000000  00000000  000fb380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00100160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080072c0 	.word	0x080072c0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080072c0 	.word	0x080072c0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <MCP4725_init>:

    Constructor
*/
/**************************************************************************/ 
MCP4725 MCP4725_init(I2C_HandleTypeDef* hi2c, MCP4725Ax_ADDRESS addr, float refV)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	ed87 0a00 	vstr	s0, [r7]
 8000f64:	71fb      	strb	r3, [r7, #7]
	MCP4725 _MCP4725;

	_MCP4725._i2cAddress = (uint16_t)(addr<<1);
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	753b      	strb	r3, [r7, #20]
	_MCP4725.hi2c = hi2c;
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	613b      	str	r3, [r7, #16]

	MCP4725_setReferenceVoltage(&_MCP4725, refV); //set _refVoltage & _bitsPerVolt variables
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	ed97 0a00 	vldr	s0, [r7]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 f822 	bl	8000fc4 <MCP4725_setReferenceVoltage>

	return _MCP4725;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	461c      	mov	r4, r3
 8000f84:	f107 0310 	add.w	r3, r7, #16
 8000f88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000f8e:	68f8      	ldr	r0, [r7, #12]
 8000f90:	3724      	adds	r7, #36	; 0x24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd90      	pop	{r4, r7, pc}

08000f96 <MCP4725_isConnected>:

    Check the connection 
*/
/**************************************************************************/ 
uint8_t MCP4725_isConnected(MCP4725* _MCP4725)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b082      	sub	sp, #8
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
	return HAL_I2C_IsDeviceReady(_MCP4725->hi2c, _MCP4725->_i2cAddress, 2, 100) == HAL_OK;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6818      	ldr	r0, [r3, #0]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	791b      	ldrb	r3, [r3, #4]
 8000fa6:	b299      	uxth	r1, r3
 8000fa8:	2364      	movs	r3, #100	; 0x64
 8000faa:	2202      	movs	r2, #2
 8000fac:	f002 f94e 	bl	800324c <HAL_I2C_IsDeviceReady>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	bf0c      	ite	eq
 8000fb6:	2301      	moveq	r3, #1
 8000fb8:	2300      	movne	r3, #0
 8000fba:	b2db      	uxtb	r3, r3
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <MCP4725_setReferenceVoltage>:

    Set reference voltage
*/
/**************************************************************************/
void MCP4725_setReferenceVoltage(MCP4725* _MCP4725, float value)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	ed87 0a00 	vstr	s0, [r7]
   if   (value == 0) _MCP4725->_refVoltage = MCP4725_REFERENCE_VOLTAGE; //sanity check, avoid division by zero
 8000fd0:	edd7 7a00 	vldr	s15, [r7]
 8000fd4:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	d103      	bne.n	8000fe6 <MCP4725_setReferenceVoltage+0x22>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a0c      	ldr	r2, [pc, #48]	; (8001014 <MCP4725_setReferenceVoltage+0x50>)
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	e002      	b.n	8000fec <MCP4725_setReferenceVoltage+0x28>
   else              _MCP4725->_refVoltage = value;    
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	683a      	ldr	r2, [r7, #0]
 8000fea:	609a      	str	r2, [r3, #8]

   _MCP4725->_bitsPerVolt = (float)MCP4725_STEPS / _MCP4725->_refVoltage;         //TODO: check accuracy with +0.5
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	ed93 7a02 	vldr	s14, [r3, #8]
 8000ff2:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001018 <MCP4725_setReferenceVoltage+0x54>
 8000ff6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ffe:	ee17 3a90 	vmov	r3, s15
 8001002:	b29a      	uxth	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	819a      	strh	r2, [r3, #12]
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr
 8001014:	40a00000 	.word	0x40a00000
 8001018:	45800000 	.word	0x45800000

0800101c <MCP4725_setVoltage>:

    Set output voltage to a fraction of Vref
*/
/**************************************************************************/ 
uint8_t MCP4725_setVoltage(MCP4725* _MCP4725, float voltage, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	ed87 0a02 	vstr	s0, [r7, #8]
 8001028:	460b      	mov	r3, r1
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	4613      	mov	r3, r2
 800102e:	71bb      	strb	r3, [r7, #6]
  uint16_t value = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	82fb      	strh	r3, [r7, #22]
  #ifndef MCP4725_DISABLE_SANITY_CHECK
  if      (voltage >= _MCP4725->_refVoltage) value = MCP4725_MAX_VALUE;      					 //make sure value never exceeds threshold
  else if (voltage <= 0)					           value = 0;
  else                            					 value = voltage * _MCP4725->_bitsPerVolt; //xx,xx,xx,xx,D11,D10,D9,D8 ,D7,D6,D4,D3,D2,D9,D1,D0
  #else
  value = voltage * _MCP4725->_bitsPerVolt;                                											 //xx,xx,xx,xx,D11,D10,D9,D8 ,D7,D6,D4,D3,D2,D9,D1,D0
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	899b      	ldrh	r3, [r3, #12]
 8001038:	ee07 3a90 	vmov	s15, r3
 800103c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001040:	edd7 7a02 	vldr	s15, [r7, #8]
 8001044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800104c:	ee17 3a90 	vmov	r3, s15
 8001050:	82fb      	strh	r3, [r7, #22]
  #endif

  return MCP4725_writeComand(_MCP4725, value, mode, powerType);
 8001052:	79bb      	ldrb	r3, [r7, #6]
 8001054:	79fa      	ldrb	r2, [r7, #7]
 8001056:	8af9      	ldrh	r1, [r7, #22]
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f000 f822 	bl	80010a2 <MCP4725_writeComand>
 800105e:	4603      	mov	r3, r0
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <MCP4725_getEepromBusyFlag>:
      is ignored
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/ 
uint8_t MCP4725_getEepromBusyFlag(MCP4725* _MCP4725)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint16_t value = MCP4725_readRegister(_MCP4725, MCP4725_READ_SETTINGS); //BSY,POR,xx,xx,xx,PD1,PD0,xx
 8001070:	2101      	movs	r1, #1
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	f000 f895 	bl	80011a2 <MCP4725_readRegister>
 8001078:	4603      	mov	r3, r0
 800107a:	81fb      	strh	r3, [r7, #14]

  if (value != MCP4725_ERROR) return (value & 0x80)==0x80;		//1 - completed, 0 - incompleted
 800107c:	89fb      	ldrh	r3, [r7, #14]
 800107e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001082:	4293      	cmp	r3, r2
 8001084:	d008      	beq.n	8001098 <MCP4725_getEepromBusyFlag+0x30>
 8001086:	89fb      	ldrh	r3, [r7, #14]
 8001088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800108c:	2b00      	cmp	r3, #0
 800108e:	bf14      	ite	ne
 8001090:	2301      	movne	r3, #1
 8001092:	2300      	moveq	r3, #0
 8001094:	b2db      	uxtb	r3, r3
 8001096:	e000      	b.n	800109a <MCP4725_getEepromBusyFlag+0x32>
                              return 0;										//collision on i2c bus
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <MCP4725_writeComand>:
    - "MCP4725_POWER_DOWN_500KOHM"
      1,  1
*/
/**************************************************************************/ 
uint8_t	MCP4725_writeComand(MCP4725* _MCP4725, uint16_t value, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b086      	sub	sp, #24
 80010a6:	af02      	add	r7, sp, #8
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	4608      	mov	r0, r1
 80010ac:	4611      	mov	r1, r2
 80010ae:	461a      	mov	r2, r3
 80010b0:	4603      	mov	r3, r0
 80010b2:	807b      	strh	r3, [r7, #2]
 80010b4:	460b      	mov	r3, r1
 80010b6:	707b      	strb	r3, [r7, #1]
 80010b8:	4613      	mov	r3, r2
 80010ba:	703b      	strb	r3, [r7, #0]
	uint8_t buffer[3];
	HAL_StatusTypeDef I2C_Stat;
  //Wire.beginTransmission(_i2cAddress);

  switch (mode)
 80010bc:	787b      	ldrb	r3, [r7, #1]
 80010be:	2b60      	cmp	r3, #96	; 0x60
 80010c0:	d028      	beq.n	8001114 <MCP4725_writeComand+0x72>
 80010c2:	2b60      	cmp	r3, #96	; 0x60
 80010c4:	dc4a      	bgt.n	800115c <MCP4725_writeComand+0xba>
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d002      	beq.n	80010d0 <MCP4725_writeComand+0x2e>
 80010ca:	2b40      	cmp	r3, #64	; 0x40
 80010cc:	d022      	beq.n	8001114 <MCP4725_writeComand+0x72>
 80010ce:	e045      	b.n	800115c <MCP4725_writeComand+0xba>
    case MCP4725_FAST_MODE:                                            //see MCP4725 datasheet on p.18
		
      //Wire.send(mode | (powerType << 4)  | highByte(value));
      //Wire.send(lowByte(value));
		
			buffer[0] = mode | (powerType << 4)  | highByte(value);
 80010d0:	783b      	ldrb	r3, [r7, #0]
 80010d2:	011b      	lsls	r3, r3, #4
 80010d4:	b25a      	sxtb	r2, r3
 80010d6:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80010da:	4313      	orrs	r3, r2
 80010dc:	b25a      	sxtb	r2, r3
 80010de:	887b      	ldrh	r3, [r7, #2]
 80010e0:	0a1b      	lsrs	r3, r3, #8
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	733b      	strb	r3, [r7, #12]
			buffer[1] = lowByte(value);
 80010ee:	887b      	ldrh	r3, [r7, #2]
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	737b      	strb	r3, [r7, #13]
		
			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 2, 1000);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6818      	ldr	r0, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	791b      	ldrb	r3, [r3, #4]
 80010fc:	b299      	uxth	r1, r3
 80010fe:	f107 020c 	add.w	r2, r7, #12
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2302      	movs	r3, #2
 800110a:	f001 fd7b 	bl	8002c04 <HAL_I2C_Master_Transmit>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
		
      break;
 8001112:	e023      	b.n	800115c <MCP4725_writeComand+0xba>

    case MCP4725_REGISTER_MODE: case MCP4725_EEPROM_MODE:              //see MCP4725 datasheet on p.19
      value = value << 4;                                              //D11,D10,D9,D8,D7,D6,D5,D4,  D3,D2,D1,D0,xx,xx,xx,xx
 8001114:	887b      	ldrh	r3, [r7, #2]
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	807b      	strh	r3, [r7, #2]
      //Wire.send(mode  | (powerType << 1));
      //Wire.send(highByte(value));
      //Wire.send(lowByte(value));
      
			buffer[0] = mode  | (powerType << 1);
 800111a:	783b      	ldrb	r3, [r7, #0]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	b25a      	sxtb	r2, r3
 8001120:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001124:	4313      	orrs	r3, r2
 8001126:	b25b      	sxtb	r3, r3
 8001128:	b2db      	uxtb	r3, r3
 800112a:	733b      	strb	r3, [r7, #12]
			buffer[1] = highByte(value);
 800112c:	887b      	ldrh	r3, [r7, #2]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	b29b      	uxth	r3, r3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	737b      	strb	r3, [r7, #13]
			buffer[2] = lowByte(value);
 8001136:	887b      	ldrh	r3, [r7, #2]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	73bb      	strb	r3, [r7, #14]
		
			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 3, 1000);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	791b      	ldrb	r3, [r3, #4]
 8001144:	b299      	uxth	r1, r3
 8001146:	f107 020c 	add.w	r2, r7, #12
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	2303      	movs	r3, #3
 8001152:	f001 fd57 	bl	8002c04 <HAL_I2C_Master_Transmit>
 8001156:	4603      	mov	r3, r0
 8001158:	73fb      	strb	r3, [r7, #15]
		
			break;
 800115a:	bf00      	nop
  }

  if (I2C_Stat != HAL_OK) return 0;                   //send data over i2c & check for collision on i2c bus
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MCP4725_writeComand+0xc4>
 8001162:	2300      	movs	r3, #0
 8001164:	e019      	b.n	800119a <MCP4725_writeComand+0xf8>

  if (mode == MCP4725_EEPROM_MODE)
 8001166:	787b      	ldrb	r3, [r7, #1]
 8001168:	2b60      	cmp	r3, #96	; 0x60
 800116a:	d115      	bne.n	8001198 <MCP4725_writeComand+0xf6>
  {
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ff7b 	bl	8001068 <MCP4725_getEepromBusyFlag>
 8001172:	4603      	mov	r3, r0
 8001174:	2b01      	cmp	r3, #1
 8001176:	d101      	bne.n	800117c <MCP4725_writeComand+0xda>
 8001178:	2301      	movs	r3, #1
 800117a:	e00e      	b.n	800119a <MCP4725_writeComand+0xf8>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //typical EEPROM write time 25 msec
 800117c:	2019      	movs	r0, #25
 800117e:	f000 fd63 	bl	8001c48 <HAL_Delay>
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff ff70 	bl	8001068 <MCP4725_getEepromBusyFlag>
 8001188:	4603      	mov	r3, r0
 800118a:	2b01      	cmp	r3, #1
 800118c:	d101      	bne.n	8001192 <MCP4725_writeComand+0xf0>
 800118e:	2301      	movs	r3, #1
 8001190:	e003      	b.n	800119a <MCP4725_writeComand+0xf8>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //maximum EEPROM write time 25 + 25 = 50 msec
 8001192:	2019      	movs	r0, #25
 8001194:	f000 fd58 	bl	8001c48 <HAL_Delay>
  }

  return 1;                                                         //success!!!
 8001198:	2301      	movs	r3, #1
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <MCP4725_readRegister>:
      ------ Settings data ------  ---------------- DAC register data ---------------  ------------------- EEPROM data --------------------
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/ 
uint16_t MCP4725_readRegister(MCP4725* _MCP4725, MCP4725_READ_TYPE dataType)
{
 80011a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011a6:	b089      	sub	sp, #36	; 0x24
 80011a8:	af02      	add	r7, sp, #8
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	460b      	mov	r3, r1
 80011ae:	70fb      	strb	r3, [r7, #3]
 80011b0:	466b      	mov	r3, sp
 80011b2:	461e      	mov	r6, r3
  uint16_t value = dataType;                             //convert enum to integer to avoid compiler warnings                                    
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	82bb      	strh	r3, [r7, #20]
	uint16_t ret_val = 0 ;
 80011b8:	2300      	movs	r3, #0
 80011ba:	82fb      	strh	r3, [r7, #22]
	uint8_t buffer[dataType];
 80011bc:	78f9      	ldrb	r1, [r7, #3]
 80011be:	460b      	mov	r3, r1
 80011c0:	3b01      	subs	r3, #1
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	b2cb      	uxtb	r3, r1
 80011c6:	2200      	movs	r2, #0
 80011c8:	4698      	mov	r8, r3
 80011ca:	4691      	mov	r9, r2
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011e0:	b2cb      	uxtb	r3, r1
 80011e2:	2200      	movs	r2, #0
 80011e4:	461c      	mov	r4, r3
 80011e6:	4615      	mov	r5, r2
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	f04f 0300 	mov.w	r3, #0
 80011f0:	00eb      	lsls	r3, r5, #3
 80011f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011f6:	00e2      	lsls	r2, r4, #3
 80011f8:	460b      	mov	r3, r1
 80011fa:	3307      	adds	r3, #7
 80011fc:	08db      	lsrs	r3, r3, #3
 80011fe:	00db      	lsls	r3, r3, #3
 8001200:	ebad 0d03 	sub.w	sp, sp, r3
 8001204:	ab02      	add	r3, sp, #8
 8001206:	3300      	adds	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef I2C_Stat;
	
	I2C_Stat = HAL_I2C_Master_Receive(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, dataType, 1000);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6818      	ldr	r0, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	791b      	ldrb	r3, [r3, #4]
 8001212:	b299      	uxth	r1, r3
 8001214:	78fb      	ldrb	r3, [r7, #3]
 8001216:	b29b      	uxth	r3, r3
 8001218:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800121c:	9200      	str	r2, [sp, #0]
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	f001 fdee 	bl	8002e00 <HAL_I2C_Master_Receive>
 8001224:	4603      	mov	r3, r0
 8001226:	72fb      	strb	r3, [r7, #11]

  if (I2C_Stat != HAL_OK) return MCP4725_ERROR;
 8001228:	7afb      	ldrb	r3, [r7, #11]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d002      	beq.n	8001234 <MCP4725_readRegister+0x92>
 800122e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001232:	e01f      	b.n	8001274 <MCP4725_readRegister+0xd2>


  /* read data from buffer */
  switch (dataType)
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	2b05      	cmp	r3, #5
 8001238:	d00a      	beq.n	8001250 <MCP4725_readRegister+0xae>
 800123a:	2b05      	cmp	r3, #5
 800123c:	dc19      	bgt.n	8001272 <MCP4725_readRegister+0xd0>
 800123e:	2b01      	cmp	r3, #1
 8001240:	d002      	beq.n	8001248 <MCP4725_readRegister+0xa6>
 8001242:	2b03      	cmp	r3, #3
 8001244:	d004      	beq.n	8001250 <MCP4725_readRegister+0xae>
 8001246:	e014      	b.n	8001272 <MCP4725_readRegister+0xd0>
  {
    case MCP4725_READ_SETTINGS:
      ret_val = buffer[0];
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	82fb      	strh	r3, [r7, #22]

      break;
 800124e:	e010      	b.n	8001272 <MCP4725_readRegister+0xd0>

    case MCP4725_READ_DAC_REG: case MCP4725_READ_EEPROM:

      ret_val = buffer[value-2];
 8001250:	8abb      	ldrh	r3, [r7, #20]
 8001252:	3b02      	subs	r3, #2
 8001254:	68fa      	ldr	r2, [r7, #12]
 8001256:	5cd3      	ldrb	r3, [r2, r3]
 8001258:	82fb      	strh	r3, [r7, #22]
      ret_val = (ret_val << 8) | buffer[value-1];
 800125a:	8afb      	ldrh	r3, [r7, #22]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	b21a      	sxth	r2, r3
 8001260:	8abb      	ldrh	r3, [r7, #20]
 8001262:	3b01      	subs	r3, #1
 8001264:	68f9      	ldr	r1, [r7, #12]
 8001266:	5ccb      	ldrb	r3, [r1, r3]
 8001268:	b21b      	sxth	r3, r3
 800126a:	4313      	orrs	r3, r2
 800126c:	b21b      	sxth	r3, r3
 800126e:	82fb      	strh	r3, [r7, #22]
      break;
 8001270:	bf00      	nop
  }

  return ret_val;
 8001272:	8afb      	ldrh	r3, [r7, #22]
 8001274:	46b5      	mov	sp, r6
}
 8001276:	4618      	mov	r0, r3
 8001278:	371c      	adds	r7, #28
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001280 <Throttle_Get_ADC_Value>:
#include "ThrottleADC.h"
#include "adc.h"


uint32_t Throttle_Get_ADC_Value(ADC_HandleTypeDef* hadc)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 fd45 	bl	8001d18 <HAL_ADC_Start>

    uint32_t adc_val;
    HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 800128e:	f04f 31ff 	mov.w	r1, #4294967295
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 fe27 	bl	8001ee6 <HAL_ADC_PollForConversion>
    adc_val = HAL_ADC_GetValue(hadc);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 feaf 	bl	8001ffc <HAL_ADC_GetValue>
 800129e:	60f8      	str	r0, [r7, #12]
    return adc_val;
 80012a0:	68fb      	ldr	r3, [r7, #12]
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	0000      	movs	r0, r0
 80012ac:	0000      	movs	r0, r0
	...

080012b0 <Throttle_Get_Voltage>:


float Throttle_Get_Voltage(ADC_HandleTypeDef* hadc)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	float outputVoltage;
    uint32_t adc_val = Throttle_Get_ADC_Value(hadc);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ffe1 	bl	8001280 <Throttle_Get_ADC_Value>
 80012be:	60f8      	str	r0, [r7, #12]
    outputVoltage = (((float)adc_val - 1000) / ADC_RESOLUTION) * (VMAX - VMIN) + VMIN;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	ee07 3a90 	vmov	s15, r3
 80012c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ca:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001340 <Throttle_Get_Voltage+0x90>
 80012ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012d2:	ee17 0a90 	vmov	r0, s15
 80012d6:	f7ff f93f 	bl	8000558 <__aeabi_f2d>
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <Throttle_Get_Voltage+0x94>)
 80012e0:	f7ff fabc 	bl	800085c <__aeabi_ddiv>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	4610      	mov	r0, r2
 80012ea:	4619      	mov	r1, r3
 80012ec:	a310      	add	r3, pc, #64	; (adr r3, 8001330 <Throttle_Get_Voltage+0x80>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	f7ff f989 	bl	8000608 <__aeabi_dmul>
 80012f6:	4602      	mov	r2, r0
 80012f8:	460b      	mov	r3, r1
 80012fa:	4610      	mov	r0, r2
 80012fc:	4619      	mov	r1, r3
 80012fe:	a30e      	add	r3, pc, #56	; (adr r3, 8001338 <Throttle_Get_Voltage+0x88>)
 8001300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001304:	f7fe ffca 	bl	800029c <__adddf3>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f7ff fc52 	bl	8000bb8 <__aeabi_d2f>
 8001314:	4603      	mov	r3, r0
 8001316:	60bb      	str	r3, [r7, #8]
    HAL_ADC_Stop(hadc);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f000 fdb1 	bl	8001e80 <HAL_ADC_Stop>
    return outputVoltage;
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	ee07 3a90 	vmov	s15, r3
}
 8001324:	eeb0 0a67 	vmov.f32	s0, s15
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	33333334 	.word	0x33333334
 8001334:	400b3333 	.word	0x400b3333
 8001338:	9999999a 	.word	0x9999999a
 800133c:	3fe99999 	.word	0x3fe99999
 8001340:	447a0000 	.word	0x447a0000
 8001344:	409f4000 	.word	0x409f4000

08001348 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	463b      	mov	r3, r7
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800135a:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <MX_ADC1_Init+0x98>)
 800135c:	4a21      	ldr	r2, [pc, #132]	; (80013e4 <MX_ADC1_Init+0x9c>)
 800135e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001360:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001362:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001366:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001368:	4b1d      	ldr	r3, [pc, #116]	; (80013e0 <MX_ADC1_Init+0x98>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800136e:	4b1c      	ldr	r3, [pc, #112]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001374:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001376:	2201      	movs	r2, #1
 8001378:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800137a:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <MX_ADC1_Init+0x98>)
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001382:	4b17      	ldr	r3, [pc, #92]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001384:	2200      	movs	r2, #0
 8001386:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001388:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <MX_ADC1_Init+0x98>)
 800138a:	4a17      	ldr	r2, [pc, #92]	; (80013e8 <MX_ADC1_Init+0xa0>)
 800138c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800138e:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001390:	2200      	movs	r2, #0
 8001392:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001394:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <MX_ADC1_Init+0x98>)
 8001396:	2201      	movs	r2, #1
 8001398:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800139a:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <MX_ADC1_Init+0x98>)
 800139c:	2200      	movs	r2, #0
 800139e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <MX_ADC1_Init+0x98>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013a8:	480d      	ldr	r0, [pc, #52]	; (80013e0 <MX_ADC1_Init+0x98>)
 80013aa:	f000 fc71 	bl	8001c90 <HAL_ADC_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80013b4:	f000 fa0a 	bl	80017cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80013b8:	2309      	movs	r3, #9
 80013ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80013bc:	2301      	movs	r3, #1
 80013be:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013c0:	2300      	movs	r3, #0
 80013c2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013c4:	463b      	mov	r3, r7
 80013c6:	4619      	mov	r1, r3
 80013c8:	4805      	ldr	r0, [pc, #20]	; (80013e0 <MX_ADC1_Init+0x98>)
 80013ca:	f000 fe25 	bl	8002018 <HAL_ADC_ConfigChannel>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80013d4:	f000 f9fa 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	200001f0 	.word	0x200001f0
 80013e4:	40012000 	.word	0x40012000
 80013e8:	0f000001 	.word	0x0f000001

080013ec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a17      	ldr	r2, [pc, #92]	; (8001468 <HAL_ADC_MspInit+0x7c>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d127      	bne.n	800145e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	4b16      	ldr	r3, [pc, #88]	; (800146c <HAL_ADC_MspInit+0x80>)
 8001414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001416:	4a15      	ldr	r2, [pc, #84]	; (800146c <HAL_ADC_MspInit+0x80>)
 8001418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800141c:	6453      	str	r3, [r2, #68]	; 0x44
 800141e:	4b13      	ldr	r3, [pc, #76]	; (800146c <HAL_ADC_MspInit+0x80>)
 8001420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	4b0f      	ldr	r3, [pc, #60]	; (800146c <HAL_ADC_MspInit+0x80>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a0e      	ldr	r2, [pc, #56]	; (800146c <HAL_ADC_MspInit+0x80>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b0c      	ldr	r3, [pc, #48]	; (800146c <HAL_ADC_MspInit+0x80>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001446:	2302      	movs	r3, #2
 8001448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800144a:	2303      	movs	r3, #3
 800144c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 0314 	add.w	r3, r7, #20
 8001456:	4619      	mov	r1, r3
 8001458:	4805      	ldr	r0, [pc, #20]	; (8001470 <HAL_ADC_MspInit+0x84>)
 800145a:	f001 f8f1 	bl	8002640 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800145e:	bf00      	nop
 8001460:	3728      	adds	r7, #40	; 0x28
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40012000 	.word	0x40012000
 800146c:	40023800 	.word	0x40023800
 8001470:	40020400 	.word	0x40020400

08001474 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	; 0x28
 8001478:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	613b      	str	r3, [r7, #16]
 800148e:	4b27      	ldr	r3, [pc, #156]	; (800152c <MX_GPIO_Init+0xb8>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a26      	ldr	r2, [pc, #152]	; (800152c <MX_GPIO_Init+0xb8>)
 8001494:	f043 0304 	orr.w	r3, r3, #4
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b24      	ldr	r3, [pc, #144]	; (800152c <MX_GPIO_Init+0xb8>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	613b      	str	r3, [r7, #16]
 80014a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	4b20      	ldr	r3, [pc, #128]	; (800152c <MX_GPIO_Init+0xb8>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	4a1f      	ldr	r2, [pc, #124]	; (800152c <MX_GPIO_Init+0xb8>)
 80014b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014b4:	6313      	str	r3, [r2, #48]	; 0x30
 80014b6:	4b1d      	ldr	r3, [pc, #116]	; (800152c <MX_GPIO_Init+0xb8>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	4b19      	ldr	r3, [pc, #100]	; (800152c <MX_GPIO_Init+0xb8>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	4a18      	ldr	r2, [pc, #96]	; (800152c <MX_GPIO_Init+0xb8>)
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	6313      	str	r3, [r2, #48]	; 0x30
 80014d2:	4b16      	ldr	r3, [pc, #88]	; (800152c <MX_GPIO_Init+0xb8>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	4b12      	ldr	r3, [pc, #72]	; (800152c <MX_GPIO_Init+0xb8>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	4a11      	ldr	r2, [pc, #68]	; (800152c <MX_GPIO_Init+0xb8>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	6313      	str	r3, [r2, #48]	; 0x30
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <MX_GPIO_Init+0xb8>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014fa:	2200      	movs	r2, #0
 80014fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001500:	480b      	ldr	r0, [pc, #44]	; (8001530 <MX_GPIO_Init+0xbc>)
 8001502:	f001 fa21 	bl	8002948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001506:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800150a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150c:	2301      	movs	r3, #1
 800150e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	4804      	ldr	r0, [pc, #16]	; (8001530 <MX_GPIO_Init+0xbc>)
 8001520:	f001 f88e 	bl	8002640 <HAL_GPIO_Init>

}
 8001524:	bf00      	nop
 8001526:	3728      	adds	r7, #40	; 0x28
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40023800 	.word	0x40023800
 8001530:	40020800 	.word	0x40020800

08001534 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C2_Init+0x50>)
 800153a:	4a13      	ldr	r2, [pc, #76]	; (8001588 <MX_I2C2_Init+0x54>)
 800153c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C2_Init+0x50>)
 8001540:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_I2C2_Init+0x58>)
 8001542:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C2_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_I2C2_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_I2C2_Init+0x50>)
 8001552:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001556:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <MX_I2C2_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_I2C2_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <MX_I2C2_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_I2C2_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <MX_I2C2_Init+0x50>)
 8001572:	f001 fa03 	bl	800297c <HAL_I2C_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800157c:	f000 f926 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000238 	.word	0x20000238
 8001588:	40005800 	.word	0x40005800
 800158c:	000186a0 	.word	0x000186a0

08001590 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	; 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a21      	ldr	r2, [pc, #132]	; (8001634 <HAL_I2C_MspInit+0xa4>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d13c      	bne.n	800162c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	613b      	str	r3, [r7, #16]
 80015b6:	4b20      	ldr	r3, [pc, #128]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	4a1f      	ldr	r2, [pc, #124]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6313      	str	r3, [r2, #48]	; 0x30
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d4:	2312      	movs	r3, #18
 80015d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015dc:	2303      	movs	r3, #3
 80015de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015e0:	2304      	movs	r3, #4
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4619      	mov	r1, r3
 80015ea:	4814      	ldr	r0, [pc, #80]	; (800163c <HAL_I2C_MspInit+0xac>)
 80015ec:	f001 f828 	bl	8002640 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015f0:	2308      	movs	r3, #8
 80015f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015f4:	2312      	movs	r3, #18
 80015f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001600:	2309      	movs	r3, #9
 8001602:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	480c      	ldr	r0, [pc, #48]	; (800163c <HAL_I2C_MspInit+0xac>)
 800160c:	f001 f818 	bl	8002640 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	4b08      	ldr	r3, [pc, #32]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	4a07      	ldr	r2, [pc, #28]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 800161a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800161e:	6413      	str	r3, [r2, #64]	; 0x40
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <HAL_I2C_MspInit+0xa8>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800162c:	bf00      	nop
 800162e:	3728      	adds	r7, #40	; 0x28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40005800 	.word	0x40005800
 8001638:	40023800 	.word	0x40023800
 800163c:	40020400 	.word	0x40020400

08001640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001640:	b590      	push	{r4, r7, lr}
 8001642:	b09b      	sub	sp, #108	; 0x6c
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001646:	f000 fa8d 	bl	8001b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800164a:	f000 f857 	bl	80016fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164e:	f7ff ff11 	bl	8001474 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001652:	f7ff ff6f 	bl	8001534 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001656:	f000 f9e9 	bl	8001a2c <MX_TIM1_Init>
  MX_ADC1_Init();
 800165a:	f7ff fe75 	bl	8001348 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  Throttle_Get_ADC_Value(&hadc1);
 800165e:	4821      	ldr	r0, [pc, #132]	; (80016e4 <main+0xa4>)
 8001660:	f7ff fe0e 	bl	8001280 <Throttle_Get_ADC_Value>
  /* Initialize I2C */
   I2C_HandleTypeDef hi2c;
   // Init the structure according to your controller settings

   /* Initialize DAC */
   myDAC = MCP4725_init(&hi2c2, MCP4725A0_ADDR_A00, MCP4725_REFERENCE_VOLTAGE);
 8001664:	4c20      	ldr	r4, [pc, #128]	; (80016e8 <main+0xa8>)
 8001666:	463b      	mov	r3, r7
 8001668:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 800166c:	2260      	movs	r2, #96	; 0x60
 800166e:	491f      	ldr	r1, [pc, #124]	; (80016ec <main+0xac>)
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fc6f 	bl	8000f54 <MCP4725_init>
 8001676:	463b      	mov	r3, r7
 8001678:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800167a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

   /* Check connection with DAC */
   if (!MCP4725_isConnected(&myDAC))
 800167e:	481a      	ldr	r0, [pc, #104]	; (80016e8 <main+0xa8>)
 8001680:	f7ff fc89 	bl	8000f96 <MCP4725_isConnected>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d106      	bne.n	8001698 <main+0x58>
   {
       HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800168a:	2201      	movs	r2, #1
 800168c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001690:	4817      	ldr	r0, [pc, #92]	; (80016f0 <main+0xb0>)
 8001692:	f001 f959 	bl	8002948 <HAL_GPIO_WritePin>
 8001696:	e005      	b.n	80016a4 <main+0x64>
   }
   else
   {
       HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800169e:	4814      	ldr	r0, [pc, #80]	; (80016f0 <main+0xb0>)
 80016a0:	f001 f952 	bl	8002948 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    outputVoltage = Throttle_Get_Voltage(&hadc1);
 80016a4:	480f      	ldr	r0, [pc, #60]	; (80016e4 <main+0xa4>)
 80016a6:	f7ff fe03 	bl	80012b0 <Throttle_Get_Voltage>
 80016aa:	eef0 7a40 	vmov.f32	s15, s0
 80016ae:	4b11      	ldr	r3, [pc, #68]	; (80016f4 <main+0xb4>)
 80016b0:	edc3 7a00 	vstr	s15, [r3]
	    adc_val = Throttle_Get_ADC_Value(&hadc1);
 80016b4:	480b      	ldr	r0, [pc, #44]	; (80016e4 <main+0xa4>)
 80016b6:	f7ff fde3 	bl	8001280 <Throttle_Get_ADC_Value>
 80016ba:	ee07 0a90 	vmov	s15, r0
 80016be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016c2:	4b0d      	ldr	r3, [pc, #52]	; (80016f8 <main+0xb8>)
 80016c4:	edc3 7a00 	vstr	s15, [r3]
	    if (!MCP4725_setVoltage(&myDAC, outputVoltage , MCP4725_FAST_MODE, MCP4725_POWER_DOWN_OFF))
 80016c8:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <main+0xb4>)
 80016ca:	edd3 7a00 	vldr	s15, [r3]
 80016ce:	2200      	movs	r2, #0
 80016d0:	2100      	movs	r1, #0
 80016d2:	eeb0 0a67 	vmov.f32	s0, s15
 80016d6:	4804      	ldr	r0, [pc, #16]	; (80016e8 <main+0xa8>)
 80016d8:	f7ff fca0 	bl	800101c <MCP4725_setVoltage>
	    {
	      /* Handle error */
	    }
	    HAL_Delay(20);  /* 20 ms delay for smoother control */
 80016dc:	2014      	movs	r0, #20
 80016de:	f000 fab3 	bl	8001c48 <HAL_Delay>
	    outputVoltage = Throttle_Get_Voltage(&hadc1);
 80016e2:	e7df      	b.n	80016a4 <main+0x64>
 80016e4:	200001f0 	.word	0x200001f0
 80016e8:	2000028c 	.word	0x2000028c
 80016ec:	20000238 	.word	0x20000238
 80016f0:	40020800 	.word	0x40020800
 80016f4:	2000029c 	.word	0x2000029c
 80016f8:	200002a0 	.word	0x200002a0

080016fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b094      	sub	sp, #80	; 0x50
 8001700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001702:	f107 0320 	add.w	r3, r7, #32
 8001706:	2230      	movs	r2, #48	; 0x30
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f003 fe87 	bl	800541e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001710:	f107 030c 	add.w	r3, r7, #12
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	4b27      	ldr	r3, [pc, #156]	; (80017c4 <SystemClock_Config+0xc8>)
 8001726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001728:	4a26      	ldr	r2, [pc, #152]	; (80017c4 <SystemClock_Config+0xc8>)
 800172a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800172e:	6413      	str	r3, [r2, #64]	; 0x40
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <SystemClock_Config+0xc8>)
 8001732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800173c:	2300      	movs	r3, #0
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	4b21      	ldr	r3, [pc, #132]	; (80017c8 <SystemClock_Config+0xcc>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a20      	ldr	r2, [pc, #128]	; (80017c8 <SystemClock_Config+0xcc>)
 8001746:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	4b1e      	ldr	r3, [pc, #120]	; (80017c8 <SystemClock_Config+0xcc>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001758:	2302      	movs	r3, #2
 800175a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800175c:	2301      	movs	r3, #1
 800175e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001760:	2310      	movs	r3, #16
 8001762:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001764:	2302      	movs	r3, #2
 8001766:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001768:	2300      	movs	r3, #0
 800176a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800176c:	2308      	movs	r3, #8
 800176e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001770:	2354      	movs	r3, #84	; 0x54
 8001772:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001774:	2302      	movs	r3, #2
 8001776:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001778:	2304      	movs	r3, #4
 800177a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800177c:	f107 0320 	add.w	r3, r7, #32
 8001780:	4618      	mov	r0, r3
 8001782:	f002 f9bf 	bl	8003b04 <HAL_RCC_OscConfig>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800178c:	f000 f81e 	bl	80017cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001790:	230f      	movs	r3, #15
 8001792:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001794:	2302      	movs	r3, #2
 8001796:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001798:	2300      	movs	r3, #0
 800179a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800179c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017a6:	f107 030c 	add.w	r3, r7, #12
 80017aa:	2102      	movs	r1, #2
 80017ac:	4618      	mov	r0, r3
 80017ae:	f002 fc21 	bl	8003ff4 <HAL_RCC_ClockConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80017b8:	f000 f808 	bl	80017cc <Error_Handler>
  }
}
 80017bc:	bf00      	nop
 80017be:	3750      	adds	r7, #80	; 0x50
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40023800 	.word	0x40023800
 80017c8:	40007000 	.word	0x40007000

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <Error_Handler+0x8>
	...

080017d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <HAL_MspInit+0x4c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <HAL_MspInit+0x4c>)
 80017e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <HAL_MspInit+0x4c>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_MspInit+0x4c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	4a08      	ldr	r2, [pc, #32]	; (8001824 <HAL_MspInit+0x4c>)
 8001804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001808:	6413      	str	r3, [r2, #64]	; 0x40
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_MspInit+0x4c>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800

08001828 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800182c:	e7fe      	b.n	800182c <NMI_Handler+0x4>

0800182e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001832:	e7fe      	b.n	8001832 <HardFault_Handler+0x4>

08001834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001838:	e7fe      	b.n	8001838 <MemManage_Handler+0x4>

0800183a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183e:	e7fe      	b.n	800183e <BusFault_Handler+0x4>

08001840 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001844:	e7fe      	b.n	8001844 <UsageFault_Handler+0x4>

08001846 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001874:	f000 f9c8 	bl	8001c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}

0800187c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return 1;
 8001880:	2301      	movs	r3, #1
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <_kill>:

int _kill(int pid, int sig)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001896:	f003 fe15 	bl	80054c4 <__errno>
 800189a:	4603      	mov	r3, r0
 800189c:	2216      	movs	r2, #22
 800189e:	601a      	str	r2, [r3, #0]
  return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <_exit>:

void _exit (int status)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ffe7 	bl	800188c <_kill>
  while (1) {}    /* Make sure we hang here */
 80018be:	e7fe      	b.n	80018be <_exit+0x12>

080018c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	e00a      	b.n	80018e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018d2:	f3af 8000 	nop.w
 80018d6:	4601      	mov	r1, r0
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	b2ca      	uxtb	r2, r1
 80018e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbf0      	blt.n	80018d2 <_read+0x12>
  }

  return len;
 80018f0:	687b      	ldr	r3, [r7, #4]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e009      	b.n	8001920 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf1      	blt.n	800190c <_write+0x12>
  }
  return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_close>:

int _close(int file)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800194a:	b480      	push	{r7}
 800194c:	b083      	sub	sp, #12
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
 8001952:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800195a:	605a      	str	r2, [r3, #4]
  return 0;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <_isatty>:

int _isatty(int file)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001972:	2301      	movs	r3, #1
}
 8001974:	4618      	mov	r0, r3
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a4:	4a14      	ldr	r2, [pc, #80]	; (80019f8 <_sbrk+0x5c>)
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <_sbrk+0x60>)
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b0:	4b13      	ldr	r3, [pc, #76]	; (8001a00 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d102      	bne.n	80019be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <_sbrk+0x64>)
 80019ba:	4a12      	ldr	r2, [pc, #72]	; (8001a04 <_sbrk+0x68>)
 80019bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019be:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <_sbrk+0x64>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d207      	bcs.n	80019dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019cc:	f003 fd7a 	bl	80054c4 <__errno>
 80019d0:	4603      	mov	r3, r0
 80019d2:	220c      	movs	r2, #12
 80019d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	e009      	b.n	80019f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019dc:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <_sbrk+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019e2:	4b07      	ldr	r3, [pc, #28]	; (8001a00 <_sbrk+0x64>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	4a05      	ldr	r2, [pc, #20]	; (8001a00 <_sbrk+0x64>)
 80019ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ee:	68fb      	ldr	r3, [r7, #12]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20020000 	.word	0x20020000
 80019fc:	00000400 	.word	0x00000400
 8001a00:	200002a4 	.word	0x200002a4
 8001a04:	20000440 	.word	0x20000440

08001a08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <SystemInit+0x20>)
 8001a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a12:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <SystemInit+0x20>)
 8001a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a32:	f107 0308 	add.w	r3, r7, #8
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a40:	463b      	mov	r3, r7
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a48:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a4a:	4a1f      	ldr	r2, [pc, #124]	; (8001ac8 <MX_TIM1_Init+0x9c>)
 8001a4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 70-1;
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a50:	2245      	movs	r2, #69	; 0x45
 8001a52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a54:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65500;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a5c:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8001a60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a62:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a68:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a74:	4813      	ldr	r0, [pc, #76]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a76:	f002 fcc9 	bl	800440c <HAL_TIM_Base_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a80:	f7ff fea4 	bl	80017cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a88:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a8a:	f107 0308 	add.w	r3, r7, #8
 8001a8e:	4619      	mov	r1, r3
 8001a90:	480c      	ldr	r0, [pc, #48]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001a92:	f002 fd0a 	bl	80044aa <HAL_TIM_ConfigClockSource>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a9c:	f7ff fe96 	bl	80017cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001aa8:	463b      	mov	r3, r7
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4805      	ldr	r0, [pc, #20]	; (8001ac4 <MX_TIM1_Init+0x98>)
 8001aae:	f002 fedd 	bl	800486c <HAL_TIMEx_MasterConfigSynchronization>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ab8:	f7ff fe88 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001abc:	bf00      	nop
 8001abe:	3718      	adds	r7, #24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200002a8 	.word	0x200002a8
 8001ac8:	40010000 	.word	0x40010000

08001acc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a0b      	ldr	r2, [pc, #44]	; (8001b08 <HAL_TIM_Base_MspInit+0x3c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d10d      	bne.n	8001afa <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <HAL_TIM_Base_MspInit+0x40>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae6:	4a09      	ldr	r2, [pc, #36]	; (8001b0c <HAL_TIM_Base_MspInit+0x40>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6453      	str	r3, [r2, #68]	; 0x44
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_TIM_Base_MspInit+0x40>)
 8001af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001afa:	bf00      	nop
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	40010000 	.word	0x40010000
 8001b0c:	40023800 	.word	0x40023800

08001b10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b14:	480d      	ldr	r0, [pc, #52]	; (8001b4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b16:	490e      	ldr	r1, [pc, #56]	; (8001b50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b18:	4a0e      	ldr	r2, [pc, #56]	; (8001b54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b1c:	e002      	b.n	8001b24 <LoopCopyDataInit>

08001b1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b22:	3304      	adds	r3, #4

08001b24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b28:	d3f9      	bcc.n	8001b1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b2a:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b2c:	4c0b      	ldr	r4, [pc, #44]	; (8001b5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b30:	e001      	b.n	8001b36 <LoopFillZerobss>

08001b32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b34:	3204      	adds	r2, #4

08001b36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b38:	d3fb      	bcc.n	8001b32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b3a:	f7ff ff65 	bl	8001a08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b3e:	f003 fcc7 	bl	80054d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b42:	f7ff fd7d 	bl	8001640 <main>
  bx  lr    
 8001b46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b50:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001b54:	08007674 	.word	0x08007674
  ldr r2, =_sbss
 8001b58:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001b5c:	20000440 	.word	0x20000440

08001b60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b60:	e7fe      	b.n	8001b60 <ADC_IRQHandler>
	...

08001b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b68:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <HAL_Init+0x40>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ba4 <HAL_Init+0x40>)
 8001b6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b74:	4b0b      	ldr	r3, [pc, #44]	; (8001ba4 <HAL_Init+0x40>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <HAL_Init+0x40>)
 8001b7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <HAL_Init+0x40>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a07      	ldr	r2, [pc, #28]	; (8001ba4 <HAL_Init+0x40>)
 8001b86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b8c:	2003      	movs	r0, #3
 8001b8e:	f000 fd23 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b92:	200f      	movs	r0, #15
 8001b94:	f000 f808 	bl	8001ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b98:	f7ff fe1e 	bl	80017d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023c00 	.word	0x40023c00

08001ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <HAL_InitTick+0x54>)
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <HAL_InitTick+0x58>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f000 fd2d 	bl	8002626 <HAL_SYSTICK_Config>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e00e      	b.n	8001bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2b0f      	cmp	r3, #15
 8001bda:	d80a      	bhi.n	8001bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	f04f 30ff 	mov.w	r0, #4294967295
 8001be4:	f000 fd03 	bl	80025ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be8:	4a06      	ldr	r2, [pc, #24]	; (8001c04 <HAL_InitTick+0x5c>)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e000      	b.n	8001bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	20000008 	.word	0x20000008
 8001c04:	20000004 	.word	0x20000004

08001c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_IncTick+0x20>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_IncTick+0x24>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4413      	add	r3, r2
 8001c18:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <HAL_IncTick+0x24>)
 8001c1a:	6013      	str	r3, [r2, #0]
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20000008 	.word	0x20000008
 8001c2c:	200002f0 	.word	0x200002f0

08001c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  return uwTick;
 8001c34:	4b03      	ldr	r3, [pc, #12]	; (8001c44 <HAL_GetTick+0x14>)
 8001c36:	681b      	ldr	r3, [r3, #0]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	200002f0 	.word	0x200002f0

08001c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c50:	f7ff ffee 	bl	8001c30 <HAL_GetTick>
 8001c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c60:	d005      	beq.n	8001c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <HAL_Delay+0x44>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	461a      	mov	r2, r3
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c6e:	bf00      	nop
 8001c70:	f7ff ffde 	bl	8001c30 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d8f7      	bhi.n	8001c70 <HAL_Delay+0x28>
  {
  }
}
 8001c80:	bf00      	nop
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000008 	.word	0x20000008

08001c90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e033      	b.n	8001d0e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff fb9c 	bl	80013ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	f003 0310 	and.w	r3, r3, #16
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d118      	bne.n	8001d00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cd6:	f023 0302 	bic.w	r3, r3, #2
 8001cda:	f043 0202 	orr.w	r2, r3, #2
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 faca 	bl	800227c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2200      	movs	r2, #0
 8001cec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f023 0303 	bic.w	r3, r3, #3
 8001cf6:	f043 0201 	orr.w	r2, r3, #1
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	641a      	str	r2, [r3, #64]	; 0x40
 8001cfe:	e001      	b.n	8001d04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_ADC_Start+0x1a>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e097      	b.n	8001e62 <HAL_ADC_Start+0x14a>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d018      	beq.n	8001d7a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d58:	4b45      	ldr	r3, [pc, #276]	; (8001e70 <HAL_ADC_Start+0x158>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a45      	ldr	r2, [pc, #276]	; (8001e74 <HAL_ADC_Start+0x15c>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	0c9a      	lsrs	r2, r3, #18
 8001d64:	4613      	mov	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4413      	add	r3, r2
 8001d6a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001d6c:	e002      	b.n	8001d74 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f9      	bne.n	8001d6e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d15f      	bne.n	8001e48 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d90:	f023 0301 	bic.w	r3, r3, #1
 8001d94:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d007      	beq.n	8001dba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001db2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dc6:	d106      	bne.n	8001dd6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dcc:	f023 0206 	bic.w	r2, r3, #6
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	645a      	str	r2, [r3, #68]	; 0x44
 8001dd4:	e002      	b.n	8001ddc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001de4:	4b24      	ldr	r3, [pc, #144]	; (8001e78 <HAL_ADC_Start+0x160>)
 8001de6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001df0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f003 031f 	and.w	r3, r3, #31
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d10f      	bne.n	8001e1e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d129      	bne.n	8001e60 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	e020      	b.n	8001e60 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a16      	ldr	r2, [pc, #88]	; (8001e7c <HAL_ADC_Start+0x164>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d11b      	bne.n	8001e60 <HAL_ADC_Start+0x148>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d114      	bne.n	8001e60 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	e00b      	b.n	8001e60 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f043 0210 	orr.w	r2, r3, #16
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e58:	f043 0201 	orr.w	r2, r3, #1
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000000 	.word	0x20000000
 8001e74:	431bde83 	.word	0x431bde83
 8001e78:	40012300 	.word	0x40012300
 8001e7c:	40012000 	.word	0x40012000

08001e80 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_Stop+0x16>
 8001e92:	2302      	movs	r3, #2
 8001e94:	e021      	b.n	8001eda <HAL_ADC_Stop+0x5a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d109      	bne.n	8001ed0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	f043 0201 	orr.w	r2, r3, #1
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	b084      	sub	sp, #16
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
 8001eee:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001efe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f02:	d113      	bne.n	8001f2c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f12:	d10b      	bne.n	8001f2c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f18:	f043 0220 	orr.w	r2, r3, #32
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e063      	b.n	8001ff4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001f2c:	f7ff fe80 	bl	8001c30 <HAL_GetTick>
 8001f30:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f32:	e021      	b.n	8001f78 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3a:	d01d      	beq.n	8001f78 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d007      	beq.n	8001f52 <HAL_ADC_PollForConversion+0x6c>
 8001f42:	f7ff fe75 	bl	8001c30 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d212      	bcs.n	8001f78 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d00b      	beq.n	8001f78 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f64:	f043 0204 	orr.w	r2, r3, #4
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e03d      	b.n	8001ff4 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d1d6      	bne.n	8001f34 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f06f 0212 	mvn.w	r2, #18
 8001f8e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d123      	bne.n	8001ff2 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d11f      	bne.n	8001ff2 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d111      	bne.n	8001ff2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d105      	bne.n	8001ff2 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fea:	f043 0201 	orr.w	r2, r3, #1
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800202c:	2b01      	cmp	r3, #1
 800202e:	d101      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x1c>
 8002030:	2302      	movs	r3, #2
 8002032:	e113      	b.n	800225c <HAL_ADC_ConfigChannel+0x244>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b09      	cmp	r3, #9
 8002042:	d925      	bls.n	8002090 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68d9      	ldr	r1, [r3, #12]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	b29b      	uxth	r3, r3
 8002050:	461a      	mov	r2, r3
 8002052:	4613      	mov	r3, r2
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	4413      	add	r3, r2
 8002058:	3b1e      	subs	r3, #30
 800205a:	2207      	movs	r2, #7
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43da      	mvns	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	400a      	ands	r2, r1
 8002068:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68d9      	ldr	r1, [r3, #12]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	b29b      	uxth	r3, r3
 800207a:	4618      	mov	r0, r3
 800207c:	4603      	mov	r3, r0
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4403      	add	r3, r0
 8002082:	3b1e      	subs	r3, #30
 8002084:	409a      	lsls	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	e022      	b.n	80020d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6919      	ldr	r1, [r3, #16]
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	b29b      	uxth	r3, r3
 800209c:	461a      	mov	r2, r3
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	2207      	movs	r2, #7
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	400a      	ands	r2, r1
 80020b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	6919      	ldr	r1, [r3, #16]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	4618      	mov	r0, r3
 80020c6:	4603      	mov	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	4403      	add	r3, r0
 80020cc:	409a      	lsls	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b06      	cmp	r3, #6
 80020dc:	d824      	bhi.n	8002128 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	3b05      	subs	r3, #5
 80020f0:	221f      	movs	r2, #31
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43da      	mvns	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	400a      	ands	r2, r1
 80020fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	4618      	mov	r0, r3
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	4613      	mov	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	3b05      	subs	r3, #5
 800211a:	fa00 f203 	lsl.w	r2, r0, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	635a      	str	r2, [r3, #52]	; 0x34
 8002126:	e04c      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b0c      	cmp	r3, #12
 800212e:	d824      	bhi.n	800217a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	3b23      	subs	r3, #35	; 0x23
 8002142:	221f      	movs	r2, #31
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	43da      	mvns	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	400a      	ands	r2, r1
 8002150:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	b29b      	uxth	r3, r3
 800215e:	4618      	mov	r0, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	3b23      	subs	r3, #35	; 0x23
 800216c:	fa00 f203 	lsl.w	r2, r0, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	631a      	str	r2, [r3, #48]	; 0x30
 8002178:	e023      	b.n	80021c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	4413      	add	r3, r2
 800218a:	3b41      	subs	r3, #65	; 0x41
 800218c:	221f      	movs	r2, #31
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	400a      	ands	r2, r1
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	4618      	mov	r0, r3
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	4413      	add	r3, r2
 80021b4:	3b41      	subs	r3, #65	; 0x41
 80021b6:	fa00 f203 	lsl.w	r2, r0, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c2:	4b29      	ldr	r3, [pc, #164]	; (8002268 <HAL_ADC_ConfigChannel+0x250>)
 80021c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a28      	ldr	r2, [pc, #160]	; (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d10f      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2b12      	cmp	r3, #18
 80021d6:	d10b      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a1d      	ldr	r2, [pc, #116]	; (800226c <HAL_ADC_ConfigChannel+0x254>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d12b      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a1c      	ldr	r2, [pc, #112]	; (8002270 <HAL_ADC_ConfigChannel+0x258>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d003      	beq.n	800220c <HAL_ADC_ConfigChannel+0x1f4>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b11      	cmp	r3, #17
 800220a:	d122      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a11      	ldr	r2, [pc, #68]	; (8002270 <HAL_ADC_ConfigChannel+0x258>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d111      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_ADC_ConfigChannel+0x25c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a11      	ldr	r2, [pc, #68]	; (8002278 <HAL_ADC_ConfigChannel+0x260>)
 8002234:	fba2 2303 	umull	r2, r3, r2, r3
 8002238:	0c9a      	lsrs	r2, r3, #18
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002244:	e002      	b.n	800224c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	3b01      	subs	r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f9      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40012300 	.word	0x40012300
 800226c:	40012000 	.word	0x40012000
 8002270:	10000012 	.word	0x10000012
 8002274:	20000000 	.word	0x20000000
 8002278:	431bde83 	.word	0x431bde83

0800227c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002284:	4b79      	ldr	r3, [pc, #484]	; (800246c <ADC_Init+0x1f0>)
 8002286:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	431a      	orrs	r2, r3
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	691b      	ldr	r3, [r3, #16]
 80022bc:	021a      	lsls	r2, r3, #8
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6859      	ldr	r1, [r3, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689a      	ldr	r2, [r3, #8]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689a      	ldr	r2, [r3, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	4a58      	ldr	r2, [pc, #352]	; (8002470 <ADC_Init+0x1f4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d022      	beq.n	800235a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002322:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6899      	ldr	r1, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	609a      	str	r2, [r3, #8]
 8002358:	e00f      	b.n	800237a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002368:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002378:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0202 	bic.w	r2, r2, #2
 8002388:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6899      	ldr	r1, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7e1b      	ldrb	r3, [r3, #24]
 8002394:	005a      	lsls	r2, r3, #1
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d01b      	beq.n	80023e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6859      	ldr	r1, [r3, #4]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d2:	3b01      	subs	r3, #1
 80023d4:	035a      	lsls	r2, r3, #13
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	e007      	b.n	80023f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	3b01      	subs	r3, #1
 800240c:	051a      	lsls	r2, r3, #20
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002424:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6899      	ldr	r1, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002432:	025a      	lsls	r2, r3, #9
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800244a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6899      	ldr	r1, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	029a      	lsls	r2, r3, #10
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
}
 8002460:	bf00      	nop
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	40012300 	.word	0x40012300
 8002470:	0f000001 	.word	0x0f000001

08002474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002484:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800249c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024a6:	4a04      	ldr	r2, [pc, #16]	; (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	60d3      	str	r3, [r2, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c0:	4b04      	ldr	r3, [pc, #16]	; (80024d4 <__NVIC_GetPriorityGrouping+0x18>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	f003 0307 	and.w	r3, r3, #7
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	db0a      	blt.n	8002502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	490c      	ldr	r1, [pc, #48]	; (8002524 <__NVIC_SetPriority+0x4c>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	0112      	lsls	r2, r2, #4
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	440b      	add	r3, r1
 80024fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002500:	e00a      	b.n	8002518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4908      	ldr	r1, [pc, #32]	; (8002528 <__NVIC_SetPriority+0x50>)
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	3b04      	subs	r3, #4
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	440b      	add	r3, r1
 8002516:	761a      	strb	r2, [r3, #24]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	; 0x24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f1c3 0307 	rsb	r3, r3, #7
 8002546:	2b04      	cmp	r3, #4
 8002548:	bf28      	it	cs
 800254a:	2304      	movcs	r3, #4
 800254c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3304      	adds	r3, #4
 8002552:	2b06      	cmp	r3, #6
 8002554:	d902      	bls.n	800255c <NVIC_EncodePriority+0x30>
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3b03      	subs	r3, #3
 800255a:	e000      	b.n	800255e <NVIC_EncodePriority+0x32>
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	f04f 32ff 	mov.w	r2, #4294967295
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43da      	mvns	r2, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002574:	f04f 31ff 	mov.w	r1, #4294967295
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	43d9      	mvns	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	4313      	orrs	r3, r2
         );
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	; 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a4:	d301      	bcc.n	80025aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00f      	b.n	80025ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025aa:	4a0a      	ldr	r2, [pc, #40]	; (80025d4 <SysTick_Config+0x40>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b2:	210f      	movs	r1, #15
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f7ff ff8e 	bl	80024d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <SysTick_Config+0x40>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <SysTick_Config+0x40>)
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	e000e010 	.word	0xe000e010

080025d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff47 	bl	8002474 <__NVIC_SetPriorityGrouping>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	4603      	mov	r3, r0
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
 80025fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002600:	f7ff ff5c 	bl	80024bc <__NVIC_GetPriorityGrouping>
 8002604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	6978      	ldr	r0, [r7, #20]
 800260c:	f7ff ff8e 	bl	800252c <NVIC_EncodePriority>
 8002610:	4602      	mov	r2, r0
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff5d 	bl	80024d8 <__NVIC_SetPriority>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffb0 	bl	8002594 <SysTick_Config>
 8002634:	4603      	mov	r3, r0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002640:	b480      	push	{r7}
 8002642:	b089      	sub	sp, #36	; 0x24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800264e:	2300      	movs	r3, #0
 8002650:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002652:	2300      	movs	r3, #0
 8002654:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
 800265a:	e159      	b.n	8002910 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800265c:	2201      	movs	r2, #1
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	429a      	cmp	r2, r3
 8002676:	f040 8148 	bne.w	800290a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0303 	and.w	r3, r3, #3
 8002682:	2b01      	cmp	r3, #1
 8002684:	d005      	beq.n	8002692 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800268e:	2b02      	cmp	r3, #2
 8002690:	d130      	bne.n	80026f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	4013      	ands	r3, r2
 80026a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026c8:	2201      	movs	r2, #1
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43db      	mvns	r3, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4013      	ands	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	f003 0201 	and.w	r2, r3, #1
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 0303 	and.w	r3, r3, #3
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d017      	beq.n	8002730 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	2203      	movs	r2, #3
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4313      	orrs	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f003 0303 	and.w	r3, r3, #3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d123      	bne.n	8002784 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	08da      	lsrs	r2, r3, #3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3208      	adds	r2, #8
 8002744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	220f      	movs	r2, #15
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	4013      	ands	r3, r2
 800275e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4313      	orrs	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	08da      	lsrs	r2, r3, #3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3208      	adds	r2, #8
 800277e:	69b9      	ldr	r1, [r7, #24]
 8002780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	2203      	movs	r2, #3
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0203 	and.w	r2, r3, #3
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	f000 80a2 	beq.w	800290a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	4b57      	ldr	r3, [pc, #348]	; (8002928 <HAL_GPIO_Init+0x2e8>)
 80027cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ce:	4a56      	ldr	r2, [pc, #344]	; (8002928 <HAL_GPIO_Init+0x2e8>)
 80027d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d4:	6453      	str	r3, [r2, #68]	; 0x44
 80027d6:	4b54      	ldr	r3, [pc, #336]	; (8002928 <HAL_GPIO_Init+0x2e8>)
 80027d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027e2:	4a52      	ldr	r2, [pc, #328]	; (800292c <HAL_GPIO_Init+0x2ec>)
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	089b      	lsrs	r3, r3, #2
 80027e8:	3302      	adds	r3, #2
 80027ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	220f      	movs	r2, #15
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a49      	ldr	r2, [pc, #292]	; (8002930 <HAL_GPIO_Init+0x2f0>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d019      	beq.n	8002842 <HAL_GPIO_Init+0x202>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a48      	ldr	r2, [pc, #288]	; (8002934 <HAL_GPIO_Init+0x2f4>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d013      	beq.n	800283e <HAL_GPIO_Init+0x1fe>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a47      	ldr	r2, [pc, #284]	; (8002938 <HAL_GPIO_Init+0x2f8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d00d      	beq.n	800283a <HAL_GPIO_Init+0x1fa>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a46      	ldr	r2, [pc, #280]	; (800293c <HAL_GPIO_Init+0x2fc>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d007      	beq.n	8002836 <HAL_GPIO_Init+0x1f6>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a45      	ldr	r2, [pc, #276]	; (8002940 <HAL_GPIO_Init+0x300>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d101      	bne.n	8002832 <HAL_GPIO_Init+0x1f2>
 800282e:	2304      	movs	r3, #4
 8002830:	e008      	b.n	8002844 <HAL_GPIO_Init+0x204>
 8002832:	2307      	movs	r3, #7
 8002834:	e006      	b.n	8002844 <HAL_GPIO_Init+0x204>
 8002836:	2303      	movs	r3, #3
 8002838:	e004      	b.n	8002844 <HAL_GPIO_Init+0x204>
 800283a:	2302      	movs	r3, #2
 800283c:	e002      	b.n	8002844 <HAL_GPIO_Init+0x204>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <HAL_GPIO_Init+0x204>
 8002842:	2300      	movs	r3, #0
 8002844:	69fa      	ldr	r2, [r7, #28]
 8002846:	f002 0203 	and.w	r2, r2, #3
 800284a:	0092      	lsls	r2, r2, #2
 800284c:	4093      	lsls	r3, r2
 800284e:	69ba      	ldr	r2, [r7, #24]
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002854:	4935      	ldr	r1, [pc, #212]	; (800292c <HAL_GPIO_Init+0x2ec>)
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	089b      	lsrs	r3, r3, #2
 800285a:	3302      	adds	r3, #2
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002862:	4b38      	ldr	r3, [pc, #224]	; (8002944 <HAL_GPIO_Init+0x304>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	43db      	mvns	r3, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4013      	ands	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002886:	4a2f      	ldr	r2, [pc, #188]	; (8002944 <HAL_GPIO_Init+0x304>)
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800288c:	4b2d      	ldr	r3, [pc, #180]	; (8002944 <HAL_GPIO_Init+0x304>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028b0:	4a24      	ldr	r2, [pc, #144]	; (8002944 <HAL_GPIO_Init+0x304>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028b6:	4b23      	ldr	r3, [pc, #140]	; (8002944 <HAL_GPIO_Init+0x304>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	43db      	mvns	r3, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4013      	ands	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d003      	beq.n	80028da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028da:	4a1a      	ldr	r2, [pc, #104]	; (8002944 <HAL_GPIO_Init+0x304>)
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e0:	4b18      	ldr	r3, [pc, #96]	; (8002944 <HAL_GPIO_Init+0x304>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d003      	beq.n	8002904 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4313      	orrs	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002904:	4a0f      	ldr	r2, [pc, #60]	; (8002944 <HAL_GPIO_Init+0x304>)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3301      	adds	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	f67f aea2 	bls.w	800265c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002918:	bf00      	nop
 800291a:	bf00      	nop
 800291c:	3724      	adds	r7, #36	; 0x24
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40023800 	.word	0x40023800
 800292c:	40013800 	.word	0x40013800
 8002930:	40020000 	.word	0x40020000
 8002934:	40020400 	.word	0x40020400
 8002938:	40020800 	.word	0x40020800
 800293c:	40020c00 	.word	0x40020c00
 8002940:	40021000 	.word	0x40021000
 8002944:	40013c00 	.word	0x40013c00

08002948 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	807b      	strh	r3, [r7, #2]
 8002954:	4613      	mov	r3, r2
 8002956:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002958:	787b      	ldrb	r3, [r7, #1]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800295e:	887a      	ldrh	r2, [r7, #2]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002964:	e003      	b.n	800296e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002966:	887b      	ldrh	r3, [r7, #2]
 8002968:	041a      	lsls	r2, r3, #16
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	619a      	str	r2, [r3, #24]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e12b      	b.n	8002be6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d106      	bne.n	80029a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7fe fdf4 	bl	8001590 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2224      	movs	r2, #36	; 0x24
 80029ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0201 	bic.w	r2, r2, #1
 80029be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029e0:	f001 fd00 	bl	80043e4 <HAL_RCC_GetPCLK1Freq>
 80029e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	4a81      	ldr	r2, [pc, #516]	; (8002bf0 <HAL_I2C_Init+0x274>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d807      	bhi.n	8002a00 <HAL_I2C_Init+0x84>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4a80      	ldr	r2, [pc, #512]	; (8002bf4 <HAL_I2C_Init+0x278>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	bf94      	ite	ls
 80029f8:	2301      	movls	r3, #1
 80029fa:	2300      	movhi	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	e006      	b.n	8002a0e <HAL_I2C_Init+0x92>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4a7d      	ldr	r2, [pc, #500]	; (8002bf8 <HAL_I2C_Init+0x27c>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	bf94      	ite	ls
 8002a08:	2301      	movls	r3, #1
 8002a0a:	2300      	movhi	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e0e7      	b.n	8002be6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4a78      	ldr	r2, [pc, #480]	; (8002bfc <HAL_I2C_Init+0x280>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	0c9b      	lsrs	r3, r3, #18
 8002a20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	430a      	orrs	r2, r1
 8002a34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	4a6a      	ldr	r2, [pc, #424]	; (8002bf0 <HAL_I2C_Init+0x274>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d802      	bhi.n	8002a50 <HAL_I2C_Init+0xd4>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	e009      	b.n	8002a64 <HAL_I2C_Init+0xe8>
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	4a69      	ldr	r2, [pc, #420]	; (8002c00 <HAL_I2C_Init+0x284>)
 8002a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a60:	099b      	lsrs	r3, r3, #6
 8002a62:	3301      	adds	r3, #1
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	430b      	orrs	r3, r1
 8002a6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	495c      	ldr	r1, [pc, #368]	; (8002bf0 <HAL_I2C_Init+0x274>)
 8002a80:	428b      	cmp	r3, r1
 8002a82:	d819      	bhi.n	8002ab8 <HAL_I2C_Init+0x13c>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1e59      	subs	r1, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a92:	1c59      	adds	r1, r3, #1
 8002a94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a98:	400b      	ands	r3, r1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00a      	beq.n	8002ab4 <HAL_I2C_Init+0x138>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1e59      	subs	r1, r3, #1
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002aac:	3301      	adds	r3, #1
 8002aae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab2:	e051      	b.n	8002b58 <HAL_I2C_Init+0x1dc>
 8002ab4:	2304      	movs	r3, #4
 8002ab6:	e04f      	b.n	8002b58 <HAL_I2C_Init+0x1dc>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d111      	bne.n	8002ae4 <HAL_I2C_Init+0x168>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1e58      	subs	r0, r3, #1
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6859      	ldr	r1, [r3, #4]
 8002ac8:	460b      	mov	r3, r1
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	440b      	add	r3, r1
 8002ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	bf0c      	ite	eq
 8002adc:	2301      	moveq	r3, #1
 8002ade:	2300      	movne	r3, #0
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	e012      	b.n	8002b0a <HAL_I2C_Init+0x18e>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	1e58      	subs	r0, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	460b      	mov	r3, r1
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	0099      	lsls	r1, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afa:	3301      	adds	r3, #1
 8002afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bf0c      	ite	eq
 8002b04:	2301      	moveq	r3, #1
 8002b06:	2300      	movne	r3, #0
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_I2C_Init+0x196>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e022      	b.n	8002b58 <HAL_I2C_Init+0x1dc>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10e      	bne.n	8002b38 <HAL_I2C_Init+0x1bc>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	1e58      	subs	r0, r3, #1
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6859      	ldr	r1, [r3, #4]
 8002b22:	460b      	mov	r3, r1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	440b      	add	r3, r1
 8002b28:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b36:	e00f      	b.n	8002b58 <HAL_I2C_Init+0x1dc>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1e58      	subs	r0, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6859      	ldr	r1, [r3, #4]
 8002b40:	460b      	mov	r3, r1
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	0099      	lsls	r1, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4e:	3301      	adds	r3, #1
 8002b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	6809      	ldr	r1, [r1, #0]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69da      	ldr	r2, [r3, #28]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	431a      	orrs	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	6911      	ldr	r1, [r2, #16]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	68d2      	ldr	r2, [r2, #12]
 8002b92:	4311      	orrs	r1, r2
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	430b      	orrs	r3, r1
 8002b9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695a      	ldr	r2, [r3, #20]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 0201 	orr.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2220      	movs	r2, #32
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	000186a0 	.word	0x000186a0
 8002bf4:	001e847f 	.word	0x001e847f
 8002bf8:	003d08ff 	.word	0x003d08ff
 8002bfc:	431bde83 	.word	0x431bde83
 8002c00:	10624dd3 	.word	0x10624dd3

08002c04 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b088      	sub	sp, #32
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	460b      	mov	r3, r1
 8002c12:	817b      	strh	r3, [r7, #10]
 8002c14:	4613      	mov	r3, r2
 8002c16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7ff f80a 	bl	8001c30 <HAL_GetTick>
 8002c1c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b20      	cmp	r3, #32
 8002c28:	f040 80e0 	bne.w	8002dec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2319      	movs	r3, #25
 8002c32:	2201      	movs	r2, #1
 8002c34:	4970      	ldr	r1, [pc, #448]	; (8002df8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 fd86 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0d3      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d101      	bne.n	8002c54 <HAL_I2C_Master_Transmit+0x50>
 8002c50:	2302      	movs	r3, #2
 8002c52:	e0cc      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d007      	beq.n	8002c7a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0201 	orr.w	r2, r2, #1
 8002c78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2221      	movs	r2, #33	; 0x21
 8002c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2210      	movs	r2, #16
 8002c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	893a      	ldrh	r2, [r7, #8]
 8002caa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	4a50      	ldr	r2, [pc, #320]	; (8002dfc <HAL_I2C_Master_Transmit+0x1f8>)
 8002cba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cbc:	8979      	ldrh	r1, [r7, #10]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	6a3a      	ldr	r2, [r7, #32]
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 fbf0 	bl	80034a8 <I2C_MasterRequestWrite>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e08d      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	613b      	str	r3, [r7, #16]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	613b      	str	r3, [r7, #16]
 8002ce6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ce8:	e066      	b.n	8002db8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	6a39      	ldr	r1, [r7, #32]
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fe00 	bl	80038f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00d      	beq.n	8002d16 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	2b04      	cmp	r3, #4
 8002d00:	d107      	bne.n	8002d12 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e06b      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1a:	781a      	ldrb	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	1c5a      	adds	r2, r3, #1
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b04      	cmp	r3, #4
 8002d52:	d11b      	bne.n	8002d8c <HAL_I2C_Master_Transmit+0x188>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d017      	beq.n	8002d8c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	6a39      	ldr	r1, [r7, #32]
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fdf0 	bl	8003976 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00d      	beq.n	8002db8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d107      	bne.n	8002db4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e01a      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d194      	bne.n	8002cea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002de8:	2300      	movs	r3, #0
 8002dea:	e000      	b.n	8002dee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002dec:	2302      	movs	r3, #2
  }
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3718      	adds	r7, #24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	00100002 	.word	0x00100002
 8002dfc:	ffff0000 	.word	0xffff0000

08002e00 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08c      	sub	sp, #48	; 0x30
 8002e04:	af02      	add	r7, sp, #8
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	607a      	str	r2, [r7, #4]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	817b      	strh	r3, [r7, #10]
 8002e10:	4613      	mov	r3, r2
 8002e12:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e14:	f7fe ff0c 	bl	8001c30 <HAL_GetTick>
 8002e18:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b20      	cmp	r3, #32
 8002e24:	f040 820b 	bne.w	800323e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	2319      	movs	r3, #25
 8002e2e:	2201      	movs	r2, #1
 8002e30:	497c      	ldr	r1, [pc, #496]	; (8003024 <HAL_I2C_Master_Receive+0x224>)
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 fc88 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e1fe      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d101      	bne.n	8002e50 <HAL_I2C_Master_Receive+0x50>
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e1f7      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d007      	beq.n	8002e76 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f042 0201 	orr.w	r2, r2, #1
 8002e74:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e84:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2222      	movs	r2, #34	; 0x22
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2210      	movs	r2, #16
 8002e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	893a      	ldrh	r2, [r7, #8]
 8002ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	4a5c      	ldr	r2, [pc, #368]	; (8003028 <HAL_I2C_Master_Receive+0x228>)
 8002eb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002eb8:	8979      	ldrh	r1, [r7, #10]
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ebe:	68f8      	ldr	r0, [r7, #12]
 8002ec0:	f000 fb74 	bl	80035ac <I2C_MasterRequestRead>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e1b8      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d113      	bne.n	8002efe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	623b      	str	r3, [r7, #32]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	623b      	str	r3, [r7, #32]
 8002eea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e18c      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d11b      	bne.n	8002f3e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	61fb      	str	r3, [r7, #28]
 8002f2a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e16c      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d11b      	bne.n	8002f7e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f54:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	e14c      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	617b      	str	r3, [r7, #20]
 8002fa2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002fa4:	e138      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	f200 80f1 	bhi.w	8003192 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d123      	bne.n	8003000 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	f000 fd1b 	bl	80039f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e139      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691a      	ldr	r2, [r3, #16]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ffe:	e10b      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003004:	2b02      	cmp	r3, #2
 8003006:	d14e      	bne.n	80030a6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800300e:	2200      	movs	r2, #0
 8003010:	4906      	ldr	r1, [pc, #24]	; (800302c <HAL_I2C_Master_Receive+0x22c>)
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 fb98 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d008      	beq.n	8003030 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e10e      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
 8003022:	bf00      	nop
 8003024:	00100002 	.word	0x00100002
 8003028:	ffff0000 	.word	0xffff0000
 800302c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800303e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304a:	b2d2      	uxtb	r2, r2
 800304c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003068:	b29b      	uxth	r3, r3
 800306a:	3b01      	subs	r3, #1
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	b2d2      	uxtb	r2, r2
 800307e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003084:	1c5a      	adds	r2, r3, #1
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800308e:	3b01      	subs	r3, #1
 8003090:	b29a      	uxth	r2, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309a:	b29b      	uxth	r3, r3
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030a4:	e0b8      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ac:	2200      	movs	r2, #0
 80030ae:	4966      	ldr	r1, [pc, #408]	; (8003248 <HAL_I2C_Master_Receive+0x448>)
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fb49 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d001      	beq.n	80030c0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0bf      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	691a      	ldr	r2, [r3, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	b2d2      	uxtb	r2, r2
 80030dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003108:	2200      	movs	r2, #0
 800310a:	494f      	ldr	r1, [pc, #316]	; (8003248 <HAL_I2C_Master_Receive+0x448>)
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 fb1b 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e091      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800312a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691a      	ldr	r2, [r3, #16]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	b2d2      	uxtb	r2, r2
 8003138:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	691a      	ldr	r2, [r3, #16]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003168:	b2d2      	uxtb	r2, r2
 800316a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003170:	1c5a      	adds	r2, r3, #1
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003190:	e042      	b.n	8003218 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003194:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 fc2e 	bl	80039f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e04c      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b8:	1c5a      	adds	r2, r3, #1
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c2:	3b01      	subs	r3, #1
 80031c4:	b29a      	uxth	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d118      	bne.n	8003218 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691a      	ldr	r2, [r3, #16]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	b2d2      	uxtb	r2, r2
 80031f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003202:	3b01      	subs	r3, #1
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800320e:	b29b      	uxth	r3, r3
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321c:	2b00      	cmp	r3, #0
 800321e:	f47f aec2 	bne.w	8002fa6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2220      	movs	r2, #32
 8003226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	e000      	b.n	8003240 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
  }
}
 8003240:	4618      	mov	r0, r3
 8003242:	3728      	adds	r7, #40	; 0x28
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	00010004 	.word	0x00010004

0800324c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	; 0x28
 8003250:	af02      	add	r7, sp, #8
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	603b      	str	r3, [r7, #0]
 8003258:	460b      	mov	r3, r1
 800325a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800325c:	f7fe fce8 	bl	8001c30 <HAL_GetTick>
 8003260:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326c:	b2db      	uxtb	r3, r3
 800326e:	2b20      	cmp	r3, #32
 8003270:	f040 8111 	bne.w	8003496 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2319      	movs	r3, #25
 800327a:	2201      	movs	r2, #1
 800327c:	4988      	ldr	r1, [pc, #544]	; (80034a0 <HAL_I2C_IsDeviceReady+0x254>)
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fa62 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800328a:	2302      	movs	r3, #2
 800328c:	e104      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003294:	2b01      	cmp	r3, #1
 8003296:	d101      	bne.n	800329c <HAL_I2C_IsDeviceReady+0x50>
 8003298:	2302      	movs	r3, #2
 800329a:	e0fd      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d007      	beq.n	80032c2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f042 0201 	orr.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2224      	movs	r2, #36	; 0x24
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4a70      	ldr	r2, [pc, #448]	; (80034a4 <HAL_I2C_IsDeviceReady+0x258>)
 80032e4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032f4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa20 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00d      	beq.n	800332a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003318:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800331c:	d103      	bne.n	8003326 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003324:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e0b6      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800332a:	897b      	ldrh	r3, [r7, #10]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	461a      	mov	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003338:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800333a:	f7fe fc79 	bl	8001c30 <HAL_GetTick>
 800333e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b02      	cmp	r3, #2
 800334c:	bf0c      	ite	eq
 800334e:	2301      	moveq	r3, #1
 8003350:	2300      	movne	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003364:	bf0c      	ite	eq
 8003366:	2301      	moveq	r3, #1
 8003368:	2300      	movne	r3, #0
 800336a:	b2db      	uxtb	r3, r3
 800336c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800336e:	e025      	b.n	80033bc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003370:	f7fe fc5e 	bl	8001c30 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	429a      	cmp	r2, r3
 800337e:	d302      	bcc.n	8003386 <HAL_I2C_IsDeviceReady+0x13a>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d103      	bne.n	800338e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	22a0      	movs	r2, #160	; 0xa0
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b02      	cmp	r3, #2
 800339a:	bf0c      	ite	eq
 800339c:	2301      	moveq	r3, #1
 800339e:	2300      	movne	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2ba0      	cmp	r3, #160	; 0xa0
 80033c6:	d005      	beq.n	80033d4 <HAL_I2C_IsDeviceReady+0x188>
 80033c8:	7dfb      	ldrb	r3, [r7, #23]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d102      	bne.n	80033d4 <HAL_I2C_IsDeviceReady+0x188>
 80033ce:	7dbb      	ldrb	r3, [r7, #22]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d0cd      	beq.n	8003370 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d129      	bne.n	800343e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	2319      	movs	r3, #25
 8003416:	2201      	movs	r2, #1
 8003418:	4921      	ldr	r1, [pc, #132]	; (80034a0 <HAL_I2C_IsDeviceReady+0x254>)
 800341a:	68f8      	ldr	r0, [r7, #12]
 800341c:	f000 f994 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e036      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	e02c      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003456:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	2319      	movs	r3, #25
 800345e:	2201      	movs	r2, #1
 8003460:	490f      	ldr	r1, [pc, #60]	; (80034a0 <HAL_I2C_IsDeviceReady+0x254>)
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f000 f970 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e012      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	3301      	adds	r3, #1
 8003476:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	f4ff af32 	bcc.w	80032e6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003496:	2302      	movs	r3, #2
  }
}
 8003498:	4618      	mov	r0, r3
 800349a:	3720      	adds	r7, #32
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	00100002 	.word	0x00100002
 80034a4:	ffff0000 	.word	0xffff0000

080034a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	603b      	str	r3, [r7, #0]
 80034b4:	460b      	mov	r3, r1
 80034b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d006      	beq.n	80034d2 <I2C_MasterRequestWrite+0x2a>
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d003      	beq.n	80034d2 <I2C_MasterRequestWrite+0x2a>
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80034d0:	d108      	bne.n	80034e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	e00b      	b.n	80034fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e8:	2b12      	cmp	r3, #18
 80034ea:	d107      	bne.n	80034fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 f91d 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00d      	beq.n	8003530 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800351e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003522:	d103      	bne.n	800352c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800352a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e035      	b.n	800359c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003538:	d108      	bne.n	800354c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800353a:	897b      	ldrh	r3, [r7, #10]
 800353c:	b2db      	uxtb	r3, r3
 800353e:	461a      	mov	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003548:	611a      	str	r2, [r3, #16]
 800354a:	e01b      	b.n	8003584 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800354c:	897b      	ldrh	r3, [r7, #10]
 800354e:	11db      	asrs	r3, r3, #7
 8003550:	b2db      	uxtb	r3, r3
 8003552:	f003 0306 	and.w	r3, r3, #6
 8003556:	b2db      	uxtb	r3, r3
 8003558:	f063 030f 	orn	r3, r3, #15
 800355c:	b2da      	uxtb	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	490e      	ldr	r1, [pc, #56]	; (80035a4 <I2C_MasterRequestWrite+0xfc>)
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 f943 	bl	80037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e010      	b.n	800359c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800357a:	897b      	ldrh	r3, [r7, #10]
 800357c:	b2da      	uxtb	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	4907      	ldr	r1, [pc, #28]	; (80035a8 <I2C_MasterRequestWrite+0x100>)
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f933 	bl	80037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800359a:	2300      	movs	r3, #0
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	00010008 	.word	0x00010008
 80035a8:	00010002 	.word	0x00010002

080035ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af02      	add	r7, sp, #8
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	607a      	str	r2, [r7, #4]
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	460b      	mov	r3, r1
 80035ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d006      	beq.n	80035e6 <I2C_MasterRequestRead+0x3a>
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d003      	beq.n	80035e6 <I2C_MasterRequestRead+0x3a>
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035e4:	d108      	bne.n	80035f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e00b      	b.n	8003610 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fc:	2b11      	cmp	r3, #17
 80035fe:	d107      	bne.n	8003610 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800360e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 f893 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00d      	beq.n	8003644 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003636:	d103      	bne.n	8003640 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800363e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e079      	b.n	8003738 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800364c:	d108      	bne.n	8003660 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800364e:	897b      	ldrh	r3, [r7, #10]
 8003650:	b2db      	uxtb	r3, r3
 8003652:	f043 0301 	orr.w	r3, r3, #1
 8003656:	b2da      	uxtb	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	611a      	str	r2, [r3, #16]
 800365e:	e05f      	b.n	8003720 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003660:	897b      	ldrh	r3, [r7, #10]
 8003662:	11db      	asrs	r3, r3, #7
 8003664:	b2db      	uxtb	r3, r3
 8003666:	f003 0306 	and.w	r3, r3, #6
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f063 030f 	orn	r3, r3, #15
 8003670:	b2da      	uxtb	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	4930      	ldr	r1, [pc, #192]	; (8003740 <I2C_MasterRequestRead+0x194>)
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f8b9 	bl	80037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e054      	b.n	8003738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800368e:	897b      	ldrh	r3, [r7, #10]
 8003690:	b2da      	uxtb	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	4929      	ldr	r1, [pc, #164]	; (8003744 <I2C_MasterRequestRead+0x198>)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f8a9 	bl	80037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e044      	b.n	8003738 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	613b      	str	r3, [r7, #16]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	613b      	str	r3, [r7, #16]
 80036c2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036d2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f000 f831 	bl	8003748 <I2C_WaitOnFlagUntilTimeout>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00d      	beq.n	8003708 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036fa:	d103      	bne.n	8003704 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003702:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e017      	b.n	8003738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003708:	897b      	ldrh	r3, [r7, #10]
 800370a:	11db      	asrs	r3, r3, #7
 800370c:	b2db      	uxtb	r3, r3
 800370e:	f003 0306 	and.w	r3, r3, #6
 8003712:	b2db      	uxtb	r3, r3
 8003714:	f063 030e 	orn	r3, r3, #14
 8003718:	b2da      	uxtb	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4907      	ldr	r1, [pc, #28]	; (8003744 <I2C_MasterRequestRead+0x198>)
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f865 	bl	80037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3718      	adds	r7, #24
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	00010008 	.word	0x00010008
 8003744:	00010002 	.word	0x00010002

08003748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	4613      	mov	r3, r2
 8003756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003758:	e025      	b.n	80037a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003760:	d021      	beq.n	80037a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003762:	f7fe fa65 	bl	8001c30 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	683a      	ldr	r2, [r7, #0]
 800376e:	429a      	cmp	r2, r3
 8003770:	d302      	bcc.n	8003778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d116      	bne.n	80037a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	f043 0220 	orr.w	r2, r3, #32
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e023      	b.n	80037ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	0c1b      	lsrs	r3, r3, #16
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d10d      	bne.n	80037cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4013      	ands	r3, r2
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bf0c      	ite	eq
 80037c2:	2301      	moveq	r3, #1
 80037c4:	2300      	movne	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	461a      	mov	r2, r3
 80037ca:	e00c      	b.n	80037e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	43da      	mvns	r2, r3
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	b29b      	uxth	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf0c      	ite	eq
 80037de:	2301      	moveq	r3, #1
 80037e0:	2300      	movne	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	461a      	mov	r2, r3
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d0b6      	beq.n	800375a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	60f8      	str	r0, [r7, #12]
 80037fe:	60b9      	str	r1, [r7, #8]
 8003800:	607a      	str	r2, [r7, #4]
 8003802:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003804:	e051      	b.n	80038aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003814:	d123      	bne.n	800385e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003824:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800382e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2220      	movs	r2, #32
 800383a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384a:	f043 0204 	orr.w	r2, r3, #4
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e046      	b.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003864:	d021      	beq.n	80038aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003866:	f7fe f9e3 	bl	8001c30 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	429a      	cmp	r2, r3
 8003874:	d302      	bcc.n	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d116      	bne.n	80038aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	f043 0220 	orr.w	r2, r3, #32
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e020      	b.n	80038ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	0c1b      	lsrs	r3, r3, #16
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d10c      	bne.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	43da      	mvns	r2, r3
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	4013      	ands	r3, r2
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	bf14      	ite	ne
 80038c6:	2301      	movne	r3, #1
 80038c8:	2300      	moveq	r3, #0
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	e00b      	b.n	80038e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	43da      	mvns	r2, r3
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	4013      	ands	r3, r2
 80038da:	b29b      	uxth	r3, r3
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bf14      	ite	ne
 80038e0:	2301      	movne	r3, #1
 80038e2:	2300      	moveq	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d18d      	bne.n	8003806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003900:	e02d      	b.n	800395e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 f8ce 	bl	8003aa4 <I2C_IsAcknowledgeFailed>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e02d      	b.n	800396e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d021      	beq.n	800395e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800391a:	f7fe f989 	bl	8001c30 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	429a      	cmp	r2, r3
 8003928:	d302      	bcc.n	8003930 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d116      	bne.n	800395e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2220      	movs	r2, #32
 800393a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	f043 0220 	orr.w	r2, r3, #32
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e007      	b.n	800396e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003968:	2b80      	cmp	r3, #128	; 0x80
 800396a:	d1ca      	bne.n	8003902 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3710      	adds	r7, #16
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	60f8      	str	r0, [r7, #12]
 800397e:	60b9      	str	r1, [r7, #8]
 8003980:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003982:	e02d      	b.n	80039e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 f88d 	bl	8003aa4 <I2C_IsAcknowledgeFailed>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e02d      	b.n	80039f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399a:	d021      	beq.n	80039e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800399c:	f7fe f948 	bl	8001c30 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d302      	bcc.n	80039b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d116      	bne.n	80039e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039cc:	f043 0220 	orr.w	r2, r3, #32
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e007      	b.n	80039f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d1ca      	bne.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a04:	e042      	b.n	8003a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	f003 0310 	and.w	r3, r3, #16
 8003a10:	2b10      	cmp	r3, #16
 8003a12:	d119      	bne.n	8003a48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f06f 0210 	mvn.w	r2, #16
 8003a1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e029      	b.n	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a48:	f7fe f8f2 	bl	8001c30 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d302      	bcc.n	8003a5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d116      	bne.n	8003a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e007      	b.n	8003a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a96:	2b40      	cmp	r3, #64	; 0x40
 8003a98:	d1b5      	bne.n	8003a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aba:	d11b      	bne.n	8003af4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ac4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2220      	movs	r2, #32
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae0:	f043 0204 	orr.w	r2, r3, #4
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e267      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d075      	beq.n	8003c0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b22:	4b88      	ldr	r3, [pc, #544]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 030c 	and.w	r3, r3, #12
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	d00c      	beq.n	8003b48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b2e:	4b85      	ldr	r3, [pc, #532]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b36:	2b08      	cmp	r3, #8
 8003b38:	d112      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3a:	4b82      	ldr	r3, [pc, #520]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b46:	d10b      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b48:	4b7e      	ldr	r3, [pc, #504]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d05b      	beq.n	8003c0c <HAL_RCC_OscConfig+0x108>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d157      	bne.n	8003c0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e242      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b68:	d106      	bne.n	8003b78 <HAL_RCC_OscConfig+0x74>
 8003b6a:	4b76      	ldr	r3, [pc, #472]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a75      	ldr	r2, [pc, #468]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	e01d      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x98>
 8003b82:	4b70      	ldr	r3, [pc, #448]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a6f      	ldr	r2, [pc, #444]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a6c      	ldr	r2, [pc, #432]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0xb0>
 8003b9c:	4b69      	ldr	r3, [pc, #420]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a68      	ldr	r2, [pc, #416]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b66      	ldr	r3, [pc, #408]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a65      	ldr	r2, [pc, #404]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d013      	beq.n	8003be4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbc:	f7fe f838 	bl	8001c30 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bc4:	f7fe f834 	bl	8001c30 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	; 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e207      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCC_OscConfig+0xc0>
 8003be2:	e014      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be4:	f7fe f824 	bl	8001c30 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bec:	f7fe f820 	bl	8001c30 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b64      	cmp	r3, #100	; 0x64
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e1f3      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bfe:	4b51      	ldr	r3, [pc, #324]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1f0      	bne.n	8003bec <HAL_RCC_OscConfig+0xe8>
 8003c0a:	e000      	b.n	8003c0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d063      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c1a:	4b4a      	ldr	r3, [pc, #296]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f003 030c 	and.w	r3, r3, #12
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00b      	beq.n	8003c3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c26:	4b47      	ldr	r3, [pc, #284]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c2e:	2b08      	cmp	r3, #8
 8003c30:	d11c      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c32:	4b44      	ldr	r3, [pc, #272]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d116      	bne.n	8003c6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c3e:	4b41      	ldr	r3, [pc, #260]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e1c7      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c56:	4b3b      	ldr	r3, [pc, #236]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	4937      	ldr	r1, [pc, #220]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6a:	e03a      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d020      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c74:	4b34      	ldr	r3, [pc, #208]	; (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003c76:	2201      	movs	r2, #1
 8003c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7a:	f7fd ffd9 	bl	8001c30 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c82:	f7fd ffd5 	bl	8001c30 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e1a8      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c94:	4b2b      	ldr	r3, [pc, #172]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0f0      	beq.n	8003c82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca0:	4b28      	ldr	r3, [pc, #160]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691b      	ldr	r3, [r3, #16]
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4925      	ldr	r1, [pc, #148]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	600b      	str	r3, [r1, #0]
 8003cb4:	e015      	b.n	8003ce2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cb6:	4b24      	ldr	r3, [pc, #144]	; (8003d48 <HAL_RCC_OscConfig+0x244>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cbc:	f7fd ffb8 	bl	8001c30 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cc4:	f7fd ffb4 	bl	8001c30 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e187      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cd6:	4b1b      	ldr	r3, [pc, #108]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d036      	beq.n	8003d5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d016      	beq.n	8003d24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cf6:	4b15      	ldr	r3, [pc, #84]	; (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfc:	f7fd ff98 	bl	8001c30 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d04:	f7fd ff94 	bl	8001c30 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e167      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d16:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_RCC_OscConfig+0x240>)
 8003d18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d0f0      	beq.n	8003d04 <HAL_RCC_OscConfig+0x200>
 8003d22:	e01b      	b.n	8003d5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d24:	4b09      	ldr	r3, [pc, #36]	; (8003d4c <HAL_RCC_OscConfig+0x248>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2a:	f7fd ff81 	bl	8001c30 <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d30:	e00e      	b.n	8003d50 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d32:	f7fd ff7d 	bl	8001c30 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d907      	bls.n	8003d50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e150      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003d44:	40023800 	.word	0x40023800
 8003d48:	42470000 	.word	0x42470000
 8003d4c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d50:	4b88      	ldr	r3, [pc, #544]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1ea      	bne.n	8003d32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f000 8097 	beq.w	8003e98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d6e:	4b81      	ldr	r3, [pc, #516]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10f      	bne.n	8003d9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b7d      	ldr	r3, [pc, #500]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	4a7c      	ldr	r2, [pc, #496]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d88:	6413      	str	r3, [r2, #64]	; 0x40
 8003d8a:	4b7a      	ldr	r3, [pc, #488]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d96:	2301      	movs	r3, #1
 8003d98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9a:	4b77      	ldr	r3, [pc, #476]	; (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d118      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003da6:	4b74      	ldr	r3, [pc, #464]	; (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a73      	ldr	r2, [pc, #460]	; (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db2:	f7fd ff3d 	bl	8001c30 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dba:	f7fd ff39 	bl	8001c30 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e10c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	4b6a      	ldr	r3, [pc, #424]	; (8003f78 <HAL_RCC_OscConfig+0x474>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0f0      	beq.n	8003dba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x2ea>
 8003de0:	4b64      	ldr	r3, [pc, #400]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003de4:	4a63      	ldr	r2, [pc, #396]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	6713      	str	r3, [r2, #112]	; 0x70
 8003dec:	e01c      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b05      	cmp	r3, #5
 8003df4:	d10c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x30c>
 8003df6:	4b5f      	ldr	r3, [pc, #380]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfa:	4a5e      	ldr	r2, [pc, #376]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	f043 0304 	orr.w	r3, r3, #4
 8003e00:	6713      	str	r3, [r2, #112]	; 0x70
 8003e02:	4b5c      	ldr	r3, [pc, #368]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e06:	4a5b      	ldr	r2, [pc, #364]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e0e:	e00b      	b.n	8003e28 <HAL_RCC_OscConfig+0x324>
 8003e10:	4b58      	ldr	r3, [pc, #352]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e14:	4a57      	ldr	r2, [pc, #348]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e16:	f023 0301 	bic.w	r3, r3, #1
 8003e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e1c:	4b55      	ldr	r3, [pc, #340]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e20:	4a54      	ldr	r2, [pc, #336]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e22:	f023 0304 	bic.w	r3, r3, #4
 8003e26:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d015      	beq.n	8003e5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e30:	f7fd fefe 	bl	8001c30 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e36:	e00a      	b.n	8003e4e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e38:	f7fd fefa 	bl	8001c30 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d901      	bls.n	8003e4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	e0cb      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e4e:	4b49      	ldr	r3, [pc, #292]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d0ee      	beq.n	8003e38 <HAL_RCC_OscConfig+0x334>
 8003e5a:	e014      	b.n	8003e86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e5c:	f7fd fee8 	bl	8001c30 <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e62:	e00a      	b.n	8003e7a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e64:	f7fd fee4 	bl	8001c30 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e0b5      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1ee      	bne.n	8003e64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e86:	7dfb      	ldrb	r3, [r7, #23]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e8c:	4b39      	ldr	r3, [pc, #228]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	4a38      	ldr	r2, [pc, #224]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003e92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e96:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 80a1 	beq.w	8003fe4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ea2:	4b34      	ldr	r3, [pc, #208]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 030c 	and.w	r3, r3, #12
 8003eaa:	2b08      	cmp	r3, #8
 8003eac:	d05c      	beq.n	8003f68 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d141      	bne.n	8003f3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb6:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebc:	f7fd feb8 	bl	8001c30 <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ec4:	f7fd feb4 	bl	8001c30 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e087      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed6:	4b27      	ldr	r3, [pc, #156]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f0      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69da      	ldr	r2, [r3, #28]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	019b      	lsls	r3, r3, #6
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef8:	085b      	lsrs	r3, r3, #1
 8003efa:	3b01      	subs	r3, #1
 8003efc:	041b      	lsls	r3, r3, #16
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	061b      	lsls	r3, r3, #24
 8003f06:	491b      	ldr	r1, [pc, #108]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	; (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f12:	f7fd fe8d 	bl	8001c30 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7fd fe89 	bl	8001c30 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e05c      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2c:	4b11      	ldr	r3, [pc, #68]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0f0      	beq.n	8003f1a <HAL_RCC_OscConfig+0x416>
 8003f38:	e054      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3a:	4b10      	ldr	r3, [pc, #64]	; (8003f7c <HAL_RCC_OscConfig+0x478>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7fd fe76 	bl	8001c30 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f48:	f7fd fe72 	bl	8001c30 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e045      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5a:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x444>
 8003f66:	e03d      	b.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d107      	bne.n	8003f80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e038      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
 8003f74:	40023800 	.word	0x40023800
 8003f78:	40007000 	.word	0x40007000
 8003f7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f80:	4b1b      	ldr	r3, [pc, #108]	; (8003ff0 <HAL_RCC_OscConfig+0x4ec>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d028      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d121      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d11a      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d111      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc6:	085b      	lsrs	r3, r3, #1
 8003fc8:	3b01      	subs	r3, #1
 8003fca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d107      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3718      	adds	r7, #24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800

08003ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e0cc      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004008:	4b68      	ldr	r3, [pc, #416]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d90c      	bls.n	8004030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004016:	4b65      	ldr	r3, [pc, #404]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	b2d2      	uxtb	r2, r2
 800401c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800401e:	4b63      	ldr	r3, [pc, #396]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0307 	and.w	r3, r3, #7
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	429a      	cmp	r2, r3
 800402a:	d001      	beq.n	8004030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0b8      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d020      	beq.n	800407e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004048:	4b59      	ldr	r3, [pc, #356]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	4a58      	ldr	r2, [pc, #352]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004052:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b00      	cmp	r3, #0
 800405e:	d005      	beq.n	800406c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004060:	4b53      	ldr	r3, [pc, #332]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	4a52      	ldr	r2, [pc, #328]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800406a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800406c:	4b50      	ldr	r3, [pc, #320]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	494d      	ldr	r1, [pc, #308]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d044      	beq.n	8004114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2b01      	cmp	r3, #1
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004092:	4b47      	ldr	r3, [pc, #284]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d119      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e07f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040ae:	2b03      	cmp	r3, #3
 80040b0:	d107      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b2:	4b3f      	ldr	r3, [pc, #252]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e06f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c2:	4b3b      	ldr	r3, [pc, #236]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e067      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d2:	4b37      	ldr	r3, [pc, #220]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f023 0203 	bic.w	r2, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	4934      	ldr	r1, [pc, #208]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e4:	f7fd fda4 	bl	8001c30 <HAL_GetTick>
 80040e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ea:	e00a      	b.n	8004102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ec:	f7fd fda0 	bl	8001c30 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e04f      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004102:	4b2b      	ldr	r3, [pc, #172]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f003 020c 	and.w	r2, r3, #12
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	429a      	cmp	r2, r3
 8004112:	d1eb      	bne.n	80040ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004114:	4b25      	ldr	r3, [pc, #148]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d20c      	bcs.n	800413c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004122:	4b22      	ldr	r3, [pc, #136]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800412a:	4b20      	ldr	r3, [pc, #128]	; (80041ac <HAL_RCC_ClockConfig+0x1b8>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	683a      	ldr	r2, [r7, #0]
 8004134:	429a      	cmp	r2, r3
 8004136:	d001      	beq.n	800413c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e032      	b.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004148:	4b19      	ldr	r3, [pc, #100]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	4916      	ldr	r1, [pc, #88]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	4313      	orrs	r3, r2
 8004158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b00      	cmp	r3, #0
 8004164:	d009      	beq.n	800417a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004166:	4b12      	ldr	r3, [pc, #72]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	490e      	ldr	r1, [pc, #56]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004176:	4313      	orrs	r3, r2
 8004178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800417a:	f000 f821 	bl	80041c0 <HAL_RCC_GetSysClockFreq>
 800417e:	4602      	mov	r2, r0
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	091b      	lsrs	r3, r3, #4
 8004186:	f003 030f 	and.w	r3, r3, #15
 800418a:	490a      	ldr	r1, [pc, #40]	; (80041b4 <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	5ccb      	ldrb	r3, [r1, r3]
 800418e:	fa22 f303 	lsr.w	r3, r2, r3
 8004192:	4a09      	ldr	r2, [pc, #36]	; (80041b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004196:	4b09      	ldr	r3, [pc, #36]	; (80041bc <HAL_RCC_ClockConfig+0x1c8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4618      	mov	r0, r3
 800419c:	f7fd fd04 	bl	8001ba8 <HAL_InitTick>

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40023c00 	.word	0x40023c00
 80041b0:	40023800 	.word	0x40023800
 80041b4:	080072d8 	.word	0x080072d8
 80041b8:	20000000 	.word	0x20000000
 80041bc:	20000004 	.word	0x20000004

080041c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c4:	b094      	sub	sp, #80	; 0x50
 80041c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	647b      	str	r3, [r7, #68]	; 0x44
 80041cc:	2300      	movs	r3, #0
 80041ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041d0:	2300      	movs	r3, #0
 80041d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041d8:	4b79      	ldr	r3, [pc, #484]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 030c 	and.w	r3, r3, #12
 80041e0:	2b08      	cmp	r3, #8
 80041e2:	d00d      	beq.n	8004200 <HAL_RCC_GetSysClockFreq+0x40>
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	f200 80e1 	bhi.w	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_RCC_GetSysClockFreq+0x34>
 80041ee:	2b04      	cmp	r3, #4
 80041f0:	d003      	beq.n	80041fa <HAL_RCC_GetSysClockFreq+0x3a>
 80041f2:	e0db      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041f4:	4b73      	ldr	r3, [pc, #460]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041f6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80041f8:	e0db      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041fa:	4b73      	ldr	r3, [pc, #460]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80041fc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80041fe:	e0d8      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004200:	4b6f      	ldr	r3, [pc, #444]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004208:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800420a:	4b6d      	ldr	r3, [pc, #436]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d063      	beq.n	80042de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004216:	4b6a      	ldr	r3, [pc, #424]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	099b      	lsrs	r3, r3, #6
 800421c:	2200      	movs	r2, #0
 800421e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004220:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004224:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004228:	633b      	str	r3, [r7, #48]	; 0x30
 800422a:	2300      	movs	r3, #0
 800422c:	637b      	str	r3, [r7, #52]	; 0x34
 800422e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004232:	4622      	mov	r2, r4
 8004234:	462b      	mov	r3, r5
 8004236:	f04f 0000 	mov.w	r0, #0
 800423a:	f04f 0100 	mov.w	r1, #0
 800423e:	0159      	lsls	r1, r3, #5
 8004240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004244:	0150      	lsls	r0, r2, #5
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4621      	mov	r1, r4
 800424c:	1a51      	subs	r1, r2, r1
 800424e:	6139      	str	r1, [r7, #16]
 8004250:	4629      	mov	r1, r5
 8004252:	eb63 0301 	sbc.w	r3, r3, r1
 8004256:	617b      	str	r3, [r7, #20]
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004264:	4659      	mov	r1, fp
 8004266:	018b      	lsls	r3, r1, #6
 8004268:	4651      	mov	r1, sl
 800426a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800426e:	4651      	mov	r1, sl
 8004270:	018a      	lsls	r2, r1, #6
 8004272:	4651      	mov	r1, sl
 8004274:	ebb2 0801 	subs.w	r8, r2, r1
 8004278:	4659      	mov	r1, fp
 800427a:	eb63 0901 	sbc.w	r9, r3, r1
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800428e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004292:	4690      	mov	r8, r2
 8004294:	4699      	mov	r9, r3
 8004296:	4623      	mov	r3, r4
 8004298:	eb18 0303 	adds.w	r3, r8, r3
 800429c:	60bb      	str	r3, [r7, #8]
 800429e:	462b      	mov	r3, r5
 80042a0:	eb49 0303 	adc.w	r3, r9, r3
 80042a4:	60fb      	str	r3, [r7, #12]
 80042a6:	f04f 0200 	mov.w	r2, #0
 80042aa:	f04f 0300 	mov.w	r3, #0
 80042ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042b2:	4629      	mov	r1, r5
 80042b4:	024b      	lsls	r3, r1, #9
 80042b6:	4621      	mov	r1, r4
 80042b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042bc:	4621      	mov	r1, r4
 80042be:	024a      	lsls	r2, r1, #9
 80042c0:	4610      	mov	r0, r2
 80042c2:	4619      	mov	r1, r3
 80042c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042c6:	2200      	movs	r2, #0
 80042c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80042ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042d0:	f7fc fcc2 	bl	8000c58 <__aeabi_uldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4613      	mov	r3, r2
 80042da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042dc:	e058      	b.n	8004390 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042de:	4b38      	ldr	r3, [pc, #224]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	2200      	movs	r2, #0
 80042e6:	4618      	mov	r0, r3
 80042e8:	4611      	mov	r1, r2
 80042ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042ee:	623b      	str	r3, [r7, #32]
 80042f0:	2300      	movs	r3, #0
 80042f2:	627b      	str	r3, [r7, #36]	; 0x24
 80042f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042f8:	4642      	mov	r2, r8
 80042fa:	464b      	mov	r3, r9
 80042fc:	f04f 0000 	mov.w	r0, #0
 8004300:	f04f 0100 	mov.w	r1, #0
 8004304:	0159      	lsls	r1, r3, #5
 8004306:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430a:	0150      	lsls	r0, r2, #5
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4641      	mov	r1, r8
 8004312:	ebb2 0a01 	subs.w	sl, r2, r1
 8004316:	4649      	mov	r1, r9
 8004318:	eb63 0b01 	sbc.w	fp, r3, r1
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004328:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800432c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004330:	ebb2 040a 	subs.w	r4, r2, sl
 8004334:	eb63 050b 	sbc.w	r5, r3, fp
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	00eb      	lsls	r3, r5, #3
 8004342:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004346:	00e2      	lsls	r2, r4, #3
 8004348:	4614      	mov	r4, r2
 800434a:	461d      	mov	r5, r3
 800434c:	4643      	mov	r3, r8
 800434e:	18e3      	adds	r3, r4, r3
 8004350:	603b      	str	r3, [r7, #0]
 8004352:	464b      	mov	r3, r9
 8004354:	eb45 0303 	adc.w	r3, r5, r3
 8004358:	607b      	str	r3, [r7, #4]
 800435a:	f04f 0200 	mov.w	r2, #0
 800435e:	f04f 0300 	mov.w	r3, #0
 8004362:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004366:	4629      	mov	r1, r5
 8004368:	028b      	lsls	r3, r1, #10
 800436a:	4621      	mov	r1, r4
 800436c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004370:	4621      	mov	r1, r4
 8004372:	028a      	lsls	r2, r1, #10
 8004374:	4610      	mov	r0, r2
 8004376:	4619      	mov	r1, r3
 8004378:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800437a:	2200      	movs	r2, #0
 800437c:	61bb      	str	r3, [r7, #24]
 800437e:	61fa      	str	r2, [r7, #28]
 8004380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004384:	f7fc fc68 	bl	8000c58 <__aeabi_uldivmod>
 8004388:	4602      	mov	r2, r0
 800438a:	460b      	mov	r3, r1
 800438c:	4613      	mov	r3, r2
 800438e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004390:	4b0b      	ldr	r3, [pc, #44]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	0c1b      	lsrs	r3, r3, #16
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	3301      	adds	r3, #1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80043a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80043a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043aa:	e002      	b.n	80043b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043ac:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80043ae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80043b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3750      	adds	r7, #80	; 0x50
 80043b8:	46bd      	mov	sp, r7
 80043ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800
 80043c4:	00f42400 	.word	0x00f42400
 80043c8:	007a1200 	.word	0x007a1200

080043cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d2:	681b      	ldr	r3, [r3, #0]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	20000000 	.word	0x20000000

080043e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80043e8:	f7ff fff0 	bl	80043cc <HAL_RCC_GetHCLKFreq>
 80043ec:	4602      	mov	r2, r0
 80043ee:	4b05      	ldr	r3, [pc, #20]	; (8004404 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	0a9b      	lsrs	r3, r3, #10
 80043f4:	f003 0307 	and.w	r3, r3, #7
 80043f8:	4903      	ldr	r1, [pc, #12]	; (8004408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fa:	5ccb      	ldrb	r3, [r1, r3]
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40023800 	.word	0x40023800
 8004408:	080072e8 	.word	0x080072e8

0800440c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b082      	sub	sp, #8
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e041      	b.n	80044a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d106      	bne.n	8004438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7fd fb4a 	bl	8001acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	3304      	adds	r3, #4
 8004448:	4619      	mov	r1, r3
 800444a:	4610      	mov	r0, r2
 800444c:	f000 f8f4 	bl	8004638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b084      	sub	sp, #16
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044b4:	2300      	movs	r3, #0
 80044b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d101      	bne.n	80044c6 <HAL_TIM_ConfigClockSource+0x1c>
 80044c2:	2302      	movs	r3, #2
 80044c4:	e0b4      	b.n	8004630 <HAL_TIM_ConfigClockSource+0x186>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2202      	movs	r2, #2
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044e4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044fe:	d03e      	beq.n	800457e <HAL_TIM_ConfigClockSource+0xd4>
 8004500:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004504:	f200 8087 	bhi.w	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 8004508:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450c:	f000 8086 	beq.w	800461c <HAL_TIM_ConfigClockSource+0x172>
 8004510:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004514:	d87f      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 8004516:	2b70      	cmp	r3, #112	; 0x70
 8004518:	d01a      	beq.n	8004550 <HAL_TIM_ConfigClockSource+0xa6>
 800451a:	2b70      	cmp	r3, #112	; 0x70
 800451c:	d87b      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 800451e:	2b60      	cmp	r3, #96	; 0x60
 8004520:	d050      	beq.n	80045c4 <HAL_TIM_ConfigClockSource+0x11a>
 8004522:	2b60      	cmp	r3, #96	; 0x60
 8004524:	d877      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 8004526:	2b50      	cmp	r3, #80	; 0x50
 8004528:	d03c      	beq.n	80045a4 <HAL_TIM_ConfigClockSource+0xfa>
 800452a:	2b50      	cmp	r3, #80	; 0x50
 800452c:	d873      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 800452e:	2b40      	cmp	r3, #64	; 0x40
 8004530:	d058      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x13a>
 8004532:	2b40      	cmp	r3, #64	; 0x40
 8004534:	d86f      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 8004536:	2b30      	cmp	r3, #48	; 0x30
 8004538:	d064      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0x15a>
 800453a:	2b30      	cmp	r3, #48	; 0x30
 800453c:	d86b      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	2b20      	cmp	r3, #32
 8004540:	d060      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0x15a>
 8004542:	2b20      	cmp	r3, #32
 8004544:	d867      	bhi.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
 8004546:	2b00      	cmp	r3, #0
 8004548:	d05c      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0x15a>
 800454a:	2b10      	cmp	r3, #16
 800454c:	d05a      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0x15a>
 800454e:	e062      	b.n	8004616 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6818      	ldr	r0, [r3, #0]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	6899      	ldr	r1, [r3, #8]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	68db      	ldr	r3, [r3, #12]
 8004560:	f000 f964 	bl	800482c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004572:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	609a      	str	r2, [r3, #8]
      break;
 800457c:	e04f      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	6899      	ldr	r1, [r3, #8]
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f000 f94d 	bl	800482c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045a0:	609a      	str	r2, [r3, #8]
      break;
 80045a2:	e03c      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6818      	ldr	r0, [r3, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	6859      	ldr	r1, [r3, #4]
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	461a      	mov	r2, r3
 80045b2:	f000 f8c1 	bl	8004738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2150      	movs	r1, #80	; 0x50
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 f91a 	bl	80047f6 <TIM_ITRx_SetConfig>
      break;
 80045c2:	e02c      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6818      	ldr	r0, [r3, #0]
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	6859      	ldr	r1, [r3, #4]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	461a      	mov	r2, r3
 80045d2:	f000 f8e0 	bl	8004796 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2160      	movs	r1, #96	; 0x60
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 f90a 	bl	80047f6 <TIM_ITRx_SetConfig>
      break;
 80045e2:	e01c      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	6859      	ldr	r1, [r3, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	461a      	mov	r2, r3
 80045f2:	f000 f8a1 	bl	8004738 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2140      	movs	r1, #64	; 0x40
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 f8fa 	bl	80047f6 <TIM_ITRx_SetConfig>
      break;
 8004602:	e00c      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4619      	mov	r1, r3
 800460e:	4610      	mov	r0, r2
 8004610:	f000 f8f1 	bl	80047f6 <TIM_ITRx_SetConfig>
      break;
 8004614:	e003      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	73fb      	strb	r3, [r7, #15]
      break;
 800461a:	e000      	b.n	800461e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800461c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800462e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a34      	ldr	r2, [pc, #208]	; (800471c <TIM_Base_SetConfig+0xe4>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00f      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004656:	d00b      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a31      	ldr	r2, [pc, #196]	; (8004720 <TIM_Base_SetConfig+0xe8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d007      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a30      	ldr	r2, [pc, #192]	; (8004724 <TIM_Base_SetConfig+0xec>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d003      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a2f      	ldr	r2, [pc, #188]	; (8004728 <TIM_Base_SetConfig+0xf0>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d108      	bne.n	8004682 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	4313      	orrs	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a25      	ldr	r2, [pc, #148]	; (800471c <TIM_Base_SetConfig+0xe4>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d01b      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004690:	d017      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a22      	ldr	r2, [pc, #136]	; (8004720 <TIM_Base_SetConfig+0xe8>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d013      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a21      	ldr	r2, [pc, #132]	; (8004724 <TIM_Base_SetConfig+0xec>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00f      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a20      	ldr	r2, [pc, #128]	; (8004728 <TIM_Base_SetConfig+0xf0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a1f      	ldr	r2, [pc, #124]	; (800472c <TIM_Base_SetConfig+0xf4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d007      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1e      	ldr	r2, [pc, #120]	; (8004730 <TIM_Base_SetConfig+0xf8>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d003      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1d      	ldr	r2, [pc, #116]	; (8004734 <TIM_Base_SetConfig+0xfc>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d108      	bne.n	80046d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a08      	ldr	r2, [pc, #32]	; (800471c <TIM_Base_SetConfig+0xe4>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d103      	bne.n	8004708 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	615a      	str	r2, [r3, #20]
}
 800470e:	bf00      	nop
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40010000 	.word	0x40010000
 8004720:	40000400 	.word	0x40000400
 8004724:	40000800 	.word	0x40000800
 8004728:	40000c00 	.word	0x40000c00
 800472c:	40014000 	.word	0x40014000
 8004730:	40014400 	.word	0x40014400
 8004734:	40014800 	.word	0x40014800

08004738 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004738:	b480      	push	{r7}
 800473a:	b087      	sub	sp, #28
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	f023 0201 	bic.w	r2, r3, #1
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	011b      	lsls	r3, r3, #4
 8004768:	693a      	ldr	r2, [r7, #16]
 800476a:	4313      	orrs	r3, r2
 800476c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	f023 030a 	bic.w	r3, r3, #10
 8004774:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	621a      	str	r2, [r3, #32]
}
 800478a:	bf00      	nop
 800478c:	371c      	adds	r7, #28
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004796:	b480      	push	{r7}
 8004798:	b087      	sub	sp, #28
 800479a:	af00      	add	r7, sp, #0
 800479c:	60f8      	str	r0, [r7, #12]
 800479e:	60b9      	str	r1, [r7, #8]
 80047a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f023 0210 	bic.w	r2, r3, #16
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	031b      	lsls	r3, r3, #12
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	011b      	lsls	r3, r3, #4
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	4313      	orrs	r3, r2
 80047dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	621a      	str	r2, [r3, #32]
}
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b085      	sub	sp, #20
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
 80047fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800480c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4313      	orrs	r3, r2
 8004814:	f043 0307 	orr.w	r3, r3, #7
 8004818:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	609a      	str	r2, [r3, #8]
}
 8004820:	bf00      	nop
 8004822:	3714      	adds	r7, #20
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004846:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	021a      	lsls	r2, r3, #8
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	431a      	orrs	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	4313      	orrs	r3, r2
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	4313      	orrs	r3, r2
 8004858:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	609a      	str	r2, [r3, #8]
}
 8004860:	bf00      	nop
 8004862:	371c      	adds	r7, #28
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004880:	2302      	movs	r3, #2
 8004882:	e050      	b.n	8004926 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a1c      	ldr	r2, [pc, #112]	; (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d018      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048d0:	d013      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a18      	ldr	r2, [pc, #96]	; (8004938 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00e      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a16      	ldr	r2, [pc, #88]	; (800493c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d009      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a15      	ldr	r2, [pc, #84]	; (8004940 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d004      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a13      	ldr	r2, [pc, #76]	; (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d10c      	bne.n	8004914 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	4313      	orrs	r3, r2
 800490a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40010000 	.word	0x40010000
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800
 8004940:	40000c00 	.word	0x40000c00
 8004944:	40014000 	.word	0x40014000

08004948 <__cvt>:
 8004948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800494c:	ec55 4b10 	vmov	r4, r5, d0
 8004950:	2d00      	cmp	r5, #0
 8004952:	460e      	mov	r6, r1
 8004954:	4619      	mov	r1, r3
 8004956:	462b      	mov	r3, r5
 8004958:	bfbb      	ittet	lt
 800495a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800495e:	461d      	movlt	r5, r3
 8004960:	2300      	movge	r3, #0
 8004962:	232d      	movlt	r3, #45	; 0x2d
 8004964:	700b      	strb	r3, [r1, #0]
 8004966:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004968:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800496c:	4691      	mov	r9, r2
 800496e:	f023 0820 	bic.w	r8, r3, #32
 8004972:	bfbc      	itt	lt
 8004974:	4622      	movlt	r2, r4
 8004976:	4614      	movlt	r4, r2
 8004978:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800497c:	d005      	beq.n	800498a <__cvt+0x42>
 800497e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004982:	d100      	bne.n	8004986 <__cvt+0x3e>
 8004984:	3601      	adds	r6, #1
 8004986:	2102      	movs	r1, #2
 8004988:	e000      	b.n	800498c <__cvt+0x44>
 800498a:	2103      	movs	r1, #3
 800498c:	ab03      	add	r3, sp, #12
 800498e:	9301      	str	r3, [sp, #4]
 8004990:	ab02      	add	r3, sp, #8
 8004992:	9300      	str	r3, [sp, #0]
 8004994:	ec45 4b10 	vmov	d0, r4, r5
 8004998:	4653      	mov	r3, sl
 800499a:	4632      	mov	r2, r6
 800499c:	f000 fe48 	bl	8005630 <_dtoa_r>
 80049a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80049a4:	4607      	mov	r7, r0
 80049a6:	d102      	bne.n	80049ae <__cvt+0x66>
 80049a8:	f019 0f01 	tst.w	r9, #1
 80049ac:	d022      	beq.n	80049f4 <__cvt+0xac>
 80049ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80049b2:	eb07 0906 	add.w	r9, r7, r6
 80049b6:	d110      	bne.n	80049da <__cvt+0x92>
 80049b8:	783b      	ldrb	r3, [r7, #0]
 80049ba:	2b30      	cmp	r3, #48	; 0x30
 80049bc:	d10a      	bne.n	80049d4 <__cvt+0x8c>
 80049be:	2200      	movs	r2, #0
 80049c0:	2300      	movs	r3, #0
 80049c2:	4620      	mov	r0, r4
 80049c4:	4629      	mov	r1, r5
 80049c6:	f7fc f887 	bl	8000ad8 <__aeabi_dcmpeq>
 80049ca:	b918      	cbnz	r0, 80049d4 <__cvt+0x8c>
 80049cc:	f1c6 0601 	rsb	r6, r6, #1
 80049d0:	f8ca 6000 	str.w	r6, [sl]
 80049d4:	f8da 3000 	ldr.w	r3, [sl]
 80049d8:	4499      	add	r9, r3
 80049da:	2200      	movs	r2, #0
 80049dc:	2300      	movs	r3, #0
 80049de:	4620      	mov	r0, r4
 80049e0:	4629      	mov	r1, r5
 80049e2:	f7fc f879 	bl	8000ad8 <__aeabi_dcmpeq>
 80049e6:	b108      	cbz	r0, 80049ec <__cvt+0xa4>
 80049e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80049ec:	2230      	movs	r2, #48	; 0x30
 80049ee:	9b03      	ldr	r3, [sp, #12]
 80049f0:	454b      	cmp	r3, r9
 80049f2:	d307      	bcc.n	8004a04 <__cvt+0xbc>
 80049f4:	9b03      	ldr	r3, [sp, #12]
 80049f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049f8:	1bdb      	subs	r3, r3, r7
 80049fa:	4638      	mov	r0, r7
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	b004      	add	sp, #16
 8004a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a04:	1c59      	adds	r1, r3, #1
 8004a06:	9103      	str	r1, [sp, #12]
 8004a08:	701a      	strb	r2, [r3, #0]
 8004a0a:	e7f0      	b.n	80049ee <__cvt+0xa6>

08004a0c <__exponent>:
 8004a0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2900      	cmp	r1, #0
 8004a12:	bfb8      	it	lt
 8004a14:	4249      	neglt	r1, r1
 8004a16:	f803 2b02 	strb.w	r2, [r3], #2
 8004a1a:	bfb4      	ite	lt
 8004a1c:	222d      	movlt	r2, #45	; 0x2d
 8004a1e:	222b      	movge	r2, #43	; 0x2b
 8004a20:	2909      	cmp	r1, #9
 8004a22:	7042      	strb	r2, [r0, #1]
 8004a24:	dd2a      	ble.n	8004a7c <__exponent+0x70>
 8004a26:	f10d 0207 	add.w	r2, sp, #7
 8004a2a:	4617      	mov	r7, r2
 8004a2c:	260a      	movs	r6, #10
 8004a2e:	4694      	mov	ip, r2
 8004a30:	fb91 f5f6 	sdiv	r5, r1, r6
 8004a34:	fb06 1415 	mls	r4, r6, r5, r1
 8004a38:	3430      	adds	r4, #48	; 0x30
 8004a3a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004a3e:	460c      	mov	r4, r1
 8004a40:	2c63      	cmp	r4, #99	; 0x63
 8004a42:	f102 32ff 	add.w	r2, r2, #4294967295
 8004a46:	4629      	mov	r1, r5
 8004a48:	dcf1      	bgt.n	8004a2e <__exponent+0x22>
 8004a4a:	3130      	adds	r1, #48	; 0x30
 8004a4c:	f1ac 0402 	sub.w	r4, ip, #2
 8004a50:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004a54:	1c41      	adds	r1, r0, #1
 8004a56:	4622      	mov	r2, r4
 8004a58:	42ba      	cmp	r2, r7
 8004a5a:	d30a      	bcc.n	8004a72 <__exponent+0x66>
 8004a5c:	f10d 0209 	add.w	r2, sp, #9
 8004a60:	eba2 020c 	sub.w	r2, r2, ip
 8004a64:	42bc      	cmp	r4, r7
 8004a66:	bf88      	it	hi
 8004a68:	2200      	movhi	r2, #0
 8004a6a:	4413      	add	r3, r2
 8004a6c:	1a18      	subs	r0, r3, r0
 8004a6e:	b003      	add	sp, #12
 8004a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a72:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004a76:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004a7a:	e7ed      	b.n	8004a58 <__exponent+0x4c>
 8004a7c:	2330      	movs	r3, #48	; 0x30
 8004a7e:	3130      	adds	r1, #48	; 0x30
 8004a80:	7083      	strb	r3, [r0, #2]
 8004a82:	70c1      	strb	r1, [r0, #3]
 8004a84:	1d03      	adds	r3, r0, #4
 8004a86:	e7f1      	b.n	8004a6c <__exponent+0x60>

08004a88 <_printf_float>:
 8004a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a8c:	ed2d 8b02 	vpush	{d8}
 8004a90:	b08d      	sub	sp, #52	; 0x34
 8004a92:	460c      	mov	r4, r1
 8004a94:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004a98:	4616      	mov	r6, r2
 8004a9a:	461f      	mov	r7, r3
 8004a9c:	4605      	mov	r5, r0
 8004a9e:	f000 fcc7 	bl	8005430 <_localeconv_r>
 8004aa2:	f8d0 a000 	ldr.w	sl, [r0]
 8004aa6:	4650      	mov	r0, sl
 8004aa8:	f7fb fbea 	bl	8000280 <strlen>
 8004aac:	2300      	movs	r3, #0
 8004aae:	930a      	str	r3, [sp, #40]	; 0x28
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	9305      	str	r3, [sp, #20]
 8004ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ab8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004abc:	3307      	adds	r3, #7
 8004abe:	f023 0307 	bic.w	r3, r3, #7
 8004ac2:	f103 0208 	add.w	r2, r3, #8
 8004ac6:	f8c8 2000 	str.w	r2, [r8]
 8004aca:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ace:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ad2:	9307      	str	r3, [sp, #28]
 8004ad4:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ad8:	ee08 0a10 	vmov	s16, r0
 8004adc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004ae0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ae4:	4b9e      	ldr	r3, [pc, #632]	; (8004d60 <_printf_float+0x2d8>)
 8004ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8004aea:	f7fc f827 	bl	8000b3c <__aeabi_dcmpun>
 8004aee:	bb88      	cbnz	r0, 8004b54 <_printf_float+0xcc>
 8004af0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004af4:	4b9a      	ldr	r3, [pc, #616]	; (8004d60 <_printf_float+0x2d8>)
 8004af6:	f04f 32ff 	mov.w	r2, #4294967295
 8004afa:	f7fc f801 	bl	8000b00 <__aeabi_dcmple>
 8004afe:	bb48      	cbnz	r0, 8004b54 <_printf_float+0xcc>
 8004b00:	2200      	movs	r2, #0
 8004b02:	2300      	movs	r3, #0
 8004b04:	4640      	mov	r0, r8
 8004b06:	4649      	mov	r1, r9
 8004b08:	f7fb fff0 	bl	8000aec <__aeabi_dcmplt>
 8004b0c:	b110      	cbz	r0, 8004b14 <_printf_float+0x8c>
 8004b0e:	232d      	movs	r3, #45	; 0x2d
 8004b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b14:	4a93      	ldr	r2, [pc, #588]	; (8004d64 <_printf_float+0x2dc>)
 8004b16:	4b94      	ldr	r3, [pc, #592]	; (8004d68 <_printf_float+0x2e0>)
 8004b18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004b1c:	bf94      	ite	ls
 8004b1e:	4690      	movls	r8, r2
 8004b20:	4698      	movhi	r8, r3
 8004b22:	2303      	movs	r3, #3
 8004b24:	6123      	str	r3, [r4, #16]
 8004b26:	9b05      	ldr	r3, [sp, #20]
 8004b28:	f023 0304 	bic.w	r3, r3, #4
 8004b2c:	6023      	str	r3, [r4, #0]
 8004b2e:	f04f 0900 	mov.w	r9, #0
 8004b32:	9700      	str	r7, [sp, #0]
 8004b34:	4633      	mov	r3, r6
 8004b36:	aa0b      	add	r2, sp, #44	; 0x2c
 8004b38:	4621      	mov	r1, r4
 8004b3a:	4628      	mov	r0, r5
 8004b3c:	f000 f9da 	bl	8004ef4 <_printf_common>
 8004b40:	3001      	adds	r0, #1
 8004b42:	f040 8090 	bne.w	8004c66 <_printf_float+0x1de>
 8004b46:	f04f 30ff 	mov.w	r0, #4294967295
 8004b4a:	b00d      	add	sp, #52	; 0x34
 8004b4c:	ecbd 8b02 	vpop	{d8}
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	4642      	mov	r2, r8
 8004b56:	464b      	mov	r3, r9
 8004b58:	4640      	mov	r0, r8
 8004b5a:	4649      	mov	r1, r9
 8004b5c:	f7fb ffee 	bl	8000b3c <__aeabi_dcmpun>
 8004b60:	b140      	cbz	r0, 8004b74 <_printf_float+0xec>
 8004b62:	464b      	mov	r3, r9
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	bfbc      	itt	lt
 8004b68:	232d      	movlt	r3, #45	; 0x2d
 8004b6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004b6e:	4a7f      	ldr	r2, [pc, #508]	; (8004d6c <_printf_float+0x2e4>)
 8004b70:	4b7f      	ldr	r3, [pc, #508]	; (8004d70 <_printf_float+0x2e8>)
 8004b72:	e7d1      	b.n	8004b18 <_printf_float+0x90>
 8004b74:	6863      	ldr	r3, [r4, #4]
 8004b76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004b7a:	9206      	str	r2, [sp, #24]
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	d13f      	bne.n	8004c00 <_printf_float+0x178>
 8004b80:	2306      	movs	r3, #6
 8004b82:	6063      	str	r3, [r4, #4]
 8004b84:	9b05      	ldr	r3, [sp, #20]
 8004b86:	6861      	ldr	r1, [r4, #4]
 8004b88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	9303      	str	r3, [sp, #12]
 8004b90:	ab0a      	add	r3, sp, #40	; 0x28
 8004b92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004b96:	ab09      	add	r3, sp, #36	; 0x24
 8004b98:	ec49 8b10 	vmov	d0, r8, r9
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	6022      	str	r2, [r4, #0]
 8004ba0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	f7ff fecf 	bl	8004948 <__cvt>
 8004baa:	9b06      	ldr	r3, [sp, #24]
 8004bac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bae:	2b47      	cmp	r3, #71	; 0x47
 8004bb0:	4680      	mov	r8, r0
 8004bb2:	d108      	bne.n	8004bc6 <_printf_float+0x13e>
 8004bb4:	1cc8      	adds	r0, r1, #3
 8004bb6:	db02      	blt.n	8004bbe <_printf_float+0x136>
 8004bb8:	6863      	ldr	r3, [r4, #4]
 8004bba:	4299      	cmp	r1, r3
 8004bbc:	dd41      	ble.n	8004c42 <_printf_float+0x1ba>
 8004bbe:	f1ab 0302 	sub.w	r3, fp, #2
 8004bc2:	fa5f fb83 	uxtb.w	fp, r3
 8004bc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004bca:	d820      	bhi.n	8004c0e <_printf_float+0x186>
 8004bcc:	3901      	subs	r1, #1
 8004bce:	465a      	mov	r2, fp
 8004bd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004bd4:	9109      	str	r1, [sp, #36]	; 0x24
 8004bd6:	f7ff ff19 	bl	8004a0c <__exponent>
 8004bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004bdc:	1813      	adds	r3, r2, r0
 8004bde:	2a01      	cmp	r2, #1
 8004be0:	4681      	mov	r9, r0
 8004be2:	6123      	str	r3, [r4, #16]
 8004be4:	dc02      	bgt.n	8004bec <_printf_float+0x164>
 8004be6:	6822      	ldr	r2, [r4, #0]
 8004be8:	07d2      	lsls	r2, r2, #31
 8004bea:	d501      	bpl.n	8004bf0 <_printf_float+0x168>
 8004bec:	3301      	adds	r3, #1
 8004bee:	6123      	str	r3, [r4, #16]
 8004bf0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d09c      	beq.n	8004b32 <_printf_float+0xaa>
 8004bf8:	232d      	movs	r3, #45	; 0x2d
 8004bfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bfe:	e798      	b.n	8004b32 <_printf_float+0xaa>
 8004c00:	9a06      	ldr	r2, [sp, #24]
 8004c02:	2a47      	cmp	r2, #71	; 0x47
 8004c04:	d1be      	bne.n	8004b84 <_printf_float+0xfc>
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1bc      	bne.n	8004b84 <_printf_float+0xfc>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e7b9      	b.n	8004b82 <_printf_float+0xfa>
 8004c0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004c12:	d118      	bne.n	8004c46 <_printf_float+0x1be>
 8004c14:	2900      	cmp	r1, #0
 8004c16:	6863      	ldr	r3, [r4, #4]
 8004c18:	dd0b      	ble.n	8004c32 <_printf_float+0x1aa>
 8004c1a:	6121      	str	r1, [r4, #16]
 8004c1c:	b913      	cbnz	r3, 8004c24 <_printf_float+0x19c>
 8004c1e:	6822      	ldr	r2, [r4, #0]
 8004c20:	07d0      	lsls	r0, r2, #31
 8004c22:	d502      	bpl.n	8004c2a <_printf_float+0x1a2>
 8004c24:	3301      	adds	r3, #1
 8004c26:	440b      	add	r3, r1
 8004c28:	6123      	str	r3, [r4, #16]
 8004c2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c2c:	f04f 0900 	mov.w	r9, #0
 8004c30:	e7de      	b.n	8004bf0 <_printf_float+0x168>
 8004c32:	b913      	cbnz	r3, 8004c3a <_printf_float+0x1b2>
 8004c34:	6822      	ldr	r2, [r4, #0]
 8004c36:	07d2      	lsls	r2, r2, #31
 8004c38:	d501      	bpl.n	8004c3e <_printf_float+0x1b6>
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	e7f4      	b.n	8004c28 <_printf_float+0x1a0>
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e7f2      	b.n	8004c28 <_printf_float+0x1a0>
 8004c42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c48:	4299      	cmp	r1, r3
 8004c4a:	db05      	blt.n	8004c58 <_printf_float+0x1d0>
 8004c4c:	6823      	ldr	r3, [r4, #0]
 8004c4e:	6121      	str	r1, [r4, #16]
 8004c50:	07d8      	lsls	r0, r3, #31
 8004c52:	d5ea      	bpl.n	8004c2a <_printf_float+0x1a2>
 8004c54:	1c4b      	adds	r3, r1, #1
 8004c56:	e7e7      	b.n	8004c28 <_printf_float+0x1a0>
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	bfd4      	ite	le
 8004c5c:	f1c1 0202 	rsble	r2, r1, #2
 8004c60:	2201      	movgt	r2, #1
 8004c62:	4413      	add	r3, r2
 8004c64:	e7e0      	b.n	8004c28 <_printf_float+0x1a0>
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	055a      	lsls	r2, r3, #21
 8004c6a:	d407      	bmi.n	8004c7c <_printf_float+0x1f4>
 8004c6c:	6923      	ldr	r3, [r4, #16]
 8004c6e:	4642      	mov	r2, r8
 8004c70:	4631      	mov	r1, r6
 8004c72:	4628      	mov	r0, r5
 8004c74:	47b8      	blx	r7
 8004c76:	3001      	adds	r0, #1
 8004c78:	d12c      	bne.n	8004cd4 <_printf_float+0x24c>
 8004c7a:	e764      	b.n	8004b46 <_printf_float+0xbe>
 8004c7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004c80:	f240 80e0 	bls.w	8004e44 <_printf_float+0x3bc>
 8004c84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	f7fb ff24 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d034      	beq.n	8004cfe <_printf_float+0x276>
 8004c94:	4a37      	ldr	r2, [pc, #220]	; (8004d74 <_printf_float+0x2ec>)
 8004c96:	2301      	movs	r3, #1
 8004c98:	4631      	mov	r1, r6
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	47b8      	blx	r7
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	f43f af51 	beq.w	8004b46 <_printf_float+0xbe>
 8004ca4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	db02      	blt.n	8004cb2 <_printf_float+0x22a>
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	07d8      	lsls	r0, r3, #31
 8004cb0:	d510      	bpl.n	8004cd4 <_printf_float+0x24c>
 8004cb2:	ee18 3a10 	vmov	r3, s16
 8004cb6:	4652      	mov	r2, sl
 8004cb8:	4631      	mov	r1, r6
 8004cba:	4628      	mov	r0, r5
 8004cbc:	47b8      	blx	r7
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	f43f af41 	beq.w	8004b46 <_printf_float+0xbe>
 8004cc4:	f04f 0800 	mov.w	r8, #0
 8004cc8:	f104 091a 	add.w	r9, r4, #26
 8004ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	4543      	cmp	r3, r8
 8004cd2:	dc09      	bgt.n	8004ce8 <_printf_float+0x260>
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	079b      	lsls	r3, r3, #30
 8004cd8:	f100 8107 	bmi.w	8004eea <_printf_float+0x462>
 8004cdc:	68e0      	ldr	r0, [r4, #12]
 8004cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ce0:	4298      	cmp	r0, r3
 8004ce2:	bfb8      	it	lt
 8004ce4:	4618      	movlt	r0, r3
 8004ce6:	e730      	b.n	8004b4a <_printf_float+0xc2>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	464a      	mov	r2, r9
 8004cec:	4631      	mov	r1, r6
 8004cee:	4628      	mov	r0, r5
 8004cf0:	47b8      	blx	r7
 8004cf2:	3001      	adds	r0, #1
 8004cf4:	f43f af27 	beq.w	8004b46 <_printf_float+0xbe>
 8004cf8:	f108 0801 	add.w	r8, r8, #1
 8004cfc:	e7e6      	b.n	8004ccc <_printf_float+0x244>
 8004cfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	dc39      	bgt.n	8004d78 <_printf_float+0x2f0>
 8004d04:	4a1b      	ldr	r2, [pc, #108]	; (8004d74 <_printf_float+0x2ec>)
 8004d06:	2301      	movs	r3, #1
 8004d08:	4631      	mov	r1, r6
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	47b8      	blx	r7
 8004d0e:	3001      	adds	r0, #1
 8004d10:	f43f af19 	beq.w	8004b46 <_printf_float+0xbe>
 8004d14:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	d102      	bne.n	8004d22 <_printf_float+0x29a>
 8004d1c:	6823      	ldr	r3, [r4, #0]
 8004d1e:	07d9      	lsls	r1, r3, #31
 8004d20:	d5d8      	bpl.n	8004cd4 <_printf_float+0x24c>
 8004d22:	ee18 3a10 	vmov	r3, s16
 8004d26:	4652      	mov	r2, sl
 8004d28:	4631      	mov	r1, r6
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	47b8      	blx	r7
 8004d2e:	3001      	adds	r0, #1
 8004d30:	f43f af09 	beq.w	8004b46 <_printf_float+0xbe>
 8004d34:	f04f 0900 	mov.w	r9, #0
 8004d38:	f104 0a1a 	add.w	sl, r4, #26
 8004d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d3e:	425b      	negs	r3, r3
 8004d40:	454b      	cmp	r3, r9
 8004d42:	dc01      	bgt.n	8004d48 <_printf_float+0x2c0>
 8004d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d46:	e792      	b.n	8004c6e <_printf_float+0x1e6>
 8004d48:	2301      	movs	r3, #1
 8004d4a:	4652      	mov	r2, sl
 8004d4c:	4631      	mov	r1, r6
 8004d4e:	4628      	mov	r0, r5
 8004d50:	47b8      	blx	r7
 8004d52:	3001      	adds	r0, #1
 8004d54:	f43f aef7 	beq.w	8004b46 <_printf_float+0xbe>
 8004d58:	f109 0901 	add.w	r9, r9, #1
 8004d5c:	e7ee      	b.n	8004d3c <_printf_float+0x2b4>
 8004d5e:	bf00      	nop
 8004d60:	7fefffff 	.word	0x7fefffff
 8004d64:	080072f0 	.word	0x080072f0
 8004d68:	080072f4 	.word	0x080072f4
 8004d6c:	080072f8 	.word	0x080072f8
 8004d70:	080072fc 	.word	0x080072fc
 8004d74:	08007300 	.word	0x08007300
 8004d78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	bfa8      	it	ge
 8004d80:	461a      	movge	r2, r3
 8004d82:	2a00      	cmp	r2, #0
 8004d84:	4691      	mov	r9, r2
 8004d86:	dc37      	bgt.n	8004df8 <_printf_float+0x370>
 8004d88:	f04f 0b00 	mov.w	fp, #0
 8004d8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d90:	f104 021a 	add.w	r2, r4, #26
 8004d94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d96:	9305      	str	r3, [sp, #20]
 8004d98:	eba3 0309 	sub.w	r3, r3, r9
 8004d9c:	455b      	cmp	r3, fp
 8004d9e:	dc33      	bgt.n	8004e08 <_printf_float+0x380>
 8004da0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004da4:	429a      	cmp	r2, r3
 8004da6:	db3b      	blt.n	8004e20 <_printf_float+0x398>
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	07da      	lsls	r2, r3, #31
 8004dac:	d438      	bmi.n	8004e20 <_printf_float+0x398>
 8004dae:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004db2:	eba2 0903 	sub.w	r9, r2, r3
 8004db6:	9b05      	ldr	r3, [sp, #20]
 8004db8:	1ad2      	subs	r2, r2, r3
 8004dba:	4591      	cmp	r9, r2
 8004dbc:	bfa8      	it	ge
 8004dbe:	4691      	movge	r9, r2
 8004dc0:	f1b9 0f00 	cmp.w	r9, #0
 8004dc4:	dc35      	bgt.n	8004e32 <_printf_float+0x3aa>
 8004dc6:	f04f 0800 	mov.w	r8, #0
 8004dca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dce:	f104 0a1a 	add.w	sl, r4, #26
 8004dd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dd6:	1a9b      	subs	r3, r3, r2
 8004dd8:	eba3 0309 	sub.w	r3, r3, r9
 8004ddc:	4543      	cmp	r3, r8
 8004dde:	f77f af79 	ble.w	8004cd4 <_printf_float+0x24c>
 8004de2:	2301      	movs	r3, #1
 8004de4:	4652      	mov	r2, sl
 8004de6:	4631      	mov	r1, r6
 8004de8:	4628      	mov	r0, r5
 8004dea:	47b8      	blx	r7
 8004dec:	3001      	adds	r0, #1
 8004dee:	f43f aeaa 	beq.w	8004b46 <_printf_float+0xbe>
 8004df2:	f108 0801 	add.w	r8, r8, #1
 8004df6:	e7ec      	b.n	8004dd2 <_printf_float+0x34a>
 8004df8:	4613      	mov	r3, r2
 8004dfa:	4631      	mov	r1, r6
 8004dfc:	4642      	mov	r2, r8
 8004dfe:	4628      	mov	r0, r5
 8004e00:	47b8      	blx	r7
 8004e02:	3001      	adds	r0, #1
 8004e04:	d1c0      	bne.n	8004d88 <_printf_float+0x300>
 8004e06:	e69e      	b.n	8004b46 <_printf_float+0xbe>
 8004e08:	2301      	movs	r3, #1
 8004e0a:	4631      	mov	r1, r6
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	9205      	str	r2, [sp, #20]
 8004e10:	47b8      	blx	r7
 8004e12:	3001      	adds	r0, #1
 8004e14:	f43f ae97 	beq.w	8004b46 <_printf_float+0xbe>
 8004e18:	9a05      	ldr	r2, [sp, #20]
 8004e1a:	f10b 0b01 	add.w	fp, fp, #1
 8004e1e:	e7b9      	b.n	8004d94 <_printf_float+0x30c>
 8004e20:	ee18 3a10 	vmov	r3, s16
 8004e24:	4652      	mov	r2, sl
 8004e26:	4631      	mov	r1, r6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	47b8      	blx	r7
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d1be      	bne.n	8004dae <_printf_float+0x326>
 8004e30:	e689      	b.n	8004b46 <_printf_float+0xbe>
 8004e32:	9a05      	ldr	r2, [sp, #20]
 8004e34:	464b      	mov	r3, r9
 8004e36:	4442      	add	r2, r8
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	47b8      	blx	r7
 8004e3e:	3001      	adds	r0, #1
 8004e40:	d1c1      	bne.n	8004dc6 <_printf_float+0x33e>
 8004e42:	e680      	b.n	8004b46 <_printf_float+0xbe>
 8004e44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e46:	2a01      	cmp	r2, #1
 8004e48:	dc01      	bgt.n	8004e4e <_printf_float+0x3c6>
 8004e4a:	07db      	lsls	r3, r3, #31
 8004e4c:	d53a      	bpl.n	8004ec4 <_printf_float+0x43c>
 8004e4e:	2301      	movs	r3, #1
 8004e50:	4642      	mov	r2, r8
 8004e52:	4631      	mov	r1, r6
 8004e54:	4628      	mov	r0, r5
 8004e56:	47b8      	blx	r7
 8004e58:	3001      	adds	r0, #1
 8004e5a:	f43f ae74 	beq.w	8004b46 <_printf_float+0xbe>
 8004e5e:	ee18 3a10 	vmov	r3, s16
 8004e62:	4652      	mov	r2, sl
 8004e64:	4631      	mov	r1, r6
 8004e66:	4628      	mov	r0, r5
 8004e68:	47b8      	blx	r7
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	f43f ae6b 	beq.w	8004b46 <_printf_float+0xbe>
 8004e70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e74:	2200      	movs	r2, #0
 8004e76:	2300      	movs	r3, #0
 8004e78:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004e7c:	f7fb fe2c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e80:	b9d8      	cbnz	r0, 8004eba <_printf_float+0x432>
 8004e82:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004e86:	f108 0201 	add.w	r2, r8, #1
 8004e8a:	4631      	mov	r1, r6
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	47b8      	blx	r7
 8004e90:	3001      	adds	r0, #1
 8004e92:	d10e      	bne.n	8004eb2 <_printf_float+0x42a>
 8004e94:	e657      	b.n	8004b46 <_printf_float+0xbe>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4652      	mov	r2, sl
 8004e9a:	4631      	mov	r1, r6
 8004e9c:	4628      	mov	r0, r5
 8004e9e:	47b8      	blx	r7
 8004ea0:	3001      	adds	r0, #1
 8004ea2:	f43f ae50 	beq.w	8004b46 <_printf_float+0xbe>
 8004ea6:	f108 0801 	add.w	r8, r8, #1
 8004eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eac:	3b01      	subs	r3, #1
 8004eae:	4543      	cmp	r3, r8
 8004eb0:	dcf1      	bgt.n	8004e96 <_printf_float+0x40e>
 8004eb2:	464b      	mov	r3, r9
 8004eb4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004eb8:	e6da      	b.n	8004c70 <_printf_float+0x1e8>
 8004eba:	f04f 0800 	mov.w	r8, #0
 8004ebe:	f104 0a1a 	add.w	sl, r4, #26
 8004ec2:	e7f2      	b.n	8004eaa <_printf_float+0x422>
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	4642      	mov	r2, r8
 8004ec8:	e7df      	b.n	8004e8a <_printf_float+0x402>
 8004eca:	2301      	movs	r3, #1
 8004ecc:	464a      	mov	r2, r9
 8004ece:	4631      	mov	r1, r6
 8004ed0:	4628      	mov	r0, r5
 8004ed2:	47b8      	blx	r7
 8004ed4:	3001      	adds	r0, #1
 8004ed6:	f43f ae36 	beq.w	8004b46 <_printf_float+0xbe>
 8004eda:	f108 0801 	add.w	r8, r8, #1
 8004ede:	68e3      	ldr	r3, [r4, #12]
 8004ee0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004ee2:	1a5b      	subs	r3, r3, r1
 8004ee4:	4543      	cmp	r3, r8
 8004ee6:	dcf0      	bgt.n	8004eca <_printf_float+0x442>
 8004ee8:	e6f8      	b.n	8004cdc <_printf_float+0x254>
 8004eea:	f04f 0800 	mov.w	r8, #0
 8004eee:	f104 0919 	add.w	r9, r4, #25
 8004ef2:	e7f4      	b.n	8004ede <_printf_float+0x456>

08004ef4 <_printf_common>:
 8004ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef8:	4616      	mov	r6, r2
 8004efa:	4699      	mov	r9, r3
 8004efc:	688a      	ldr	r2, [r1, #8]
 8004efe:	690b      	ldr	r3, [r1, #16]
 8004f00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f04:	4293      	cmp	r3, r2
 8004f06:	bfb8      	it	lt
 8004f08:	4613      	movlt	r3, r2
 8004f0a:	6033      	str	r3, [r6, #0]
 8004f0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f10:	4607      	mov	r7, r0
 8004f12:	460c      	mov	r4, r1
 8004f14:	b10a      	cbz	r2, 8004f1a <_printf_common+0x26>
 8004f16:	3301      	adds	r3, #1
 8004f18:	6033      	str	r3, [r6, #0]
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	0699      	lsls	r1, r3, #26
 8004f1e:	bf42      	ittt	mi
 8004f20:	6833      	ldrmi	r3, [r6, #0]
 8004f22:	3302      	addmi	r3, #2
 8004f24:	6033      	strmi	r3, [r6, #0]
 8004f26:	6825      	ldr	r5, [r4, #0]
 8004f28:	f015 0506 	ands.w	r5, r5, #6
 8004f2c:	d106      	bne.n	8004f3c <_printf_common+0x48>
 8004f2e:	f104 0a19 	add.w	sl, r4, #25
 8004f32:	68e3      	ldr	r3, [r4, #12]
 8004f34:	6832      	ldr	r2, [r6, #0]
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	42ab      	cmp	r3, r5
 8004f3a:	dc26      	bgt.n	8004f8a <_printf_common+0x96>
 8004f3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f40:	1e13      	subs	r3, r2, #0
 8004f42:	6822      	ldr	r2, [r4, #0]
 8004f44:	bf18      	it	ne
 8004f46:	2301      	movne	r3, #1
 8004f48:	0692      	lsls	r2, r2, #26
 8004f4a:	d42b      	bmi.n	8004fa4 <_printf_common+0xb0>
 8004f4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f50:	4649      	mov	r1, r9
 8004f52:	4638      	mov	r0, r7
 8004f54:	47c0      	blx	r8
 8004f56:	3001      	adds	r0, #1
 8004f58:	d01e      	beq.n	8004f98 <_printf_common+0xa4>
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	6922      	ldr	r2, [r4, #16]
 8004f5e:	f003 0306 	and.w	r3, r3, #6
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	bf02      	ittt	eq
 8004f66:	68e5      	ldreq	r5, [r4, #12]
 8004f68:	6833      	ldreq	r3, [r6, #0]
 8004f6a:	1aed      	subeq	r5, r5, r3
 8004f6c:	68a3      	ldr	r3, [r4, #8]
 8004f6e:	bf0c      	ite	eq
 8004f70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f74:	2500      	movne	r5, #0
 8004f76:	4293      	cmp	r3, r2
 8004f78:	bfc4      	itt	gt
 8004f7a:	1a9b      	subgt	r3, r3, r2
 8004f7c:	18ed      	addgt	r5, r5, r3
 8004f7e:	2600      	movs	r6, #0
 8004f80:	341a      	adds	r4, #26
 8004f82:	42b5      	cmp	r5, r6
 8004f84:	d11a      	bne.n	8004fbc <_printf_common+0xc8>
 8004f86:	2000      	movs	r0, #0
 8004f88:	e008      	b.n	8004f9c <_printf_common+0xa8>
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	4652      	mov	r2, sl
 8004f8e:	4649      	mov	r1, r9
 8004f90:	4638      	mov	r0, r7
 8004f92:	47c0      	blx	r8
 8004f94:	3001      	adds	r0, #1
 8004f96:	d103      	bne.n	8004fa0 <_printf_common+0xac>
 8004f98:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa0:	3501      	adds	r5, #1
 8004fa2:	e7c6      	b.n	8004f32 <_printf_common+0x3e>
 8004fa4:	18e1      	adds	r1, r4, r3
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	2030      	movs	r0, #48	; 0x30
 8004faa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fae:	4422      	add	r2, r4
 8004fb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004fb8:	3302      	adds	r3, #2
 8004fba:	e7c7      	b.n	8004f4c <_printf_common+0x58>
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	4622      	mov	r2, r4
 8004fc0:	4649      	mov	r1, r9
 8004fc2:	4638      	mov	r0, r7
 8004fc4:	47c0      	blx	r8
 8004fc6:	3001      	adds	r0, #1
 8004fc8:	d0e6      	beq.n	8004f98 <_printf_common+0xa4>
 8004fca:	3601      	adds	r6, #1
 8004fcc:	e7d9      	b.n	8004f82 <_printf_common+0x8e>
	...

08004fd0 <_printf_i>:
 8004fd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fd4:	7e0f      	ldrb	r7, [r1, #24]
 8004fd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004fd8:	2f78      	cmp	r7, #120	; 0x78
 8004fda:	4691      	mov	r9, r2
 8004fdc:	4680      	mov	r8, r0
 8004fde:	460c      	mov	r4, r1
 8004fe0:	469a      	mov	sl, r3
 8004fe2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004fe6:	d807      	bhi.n	8004ff8 <_printf_i+0x28>
 8004fe8:	2f62      	cmp	r7, #98	; 0x62
 8004fea:	d80a      	bhi.n	8005002 <_printf_i+0x32>
 8004fec:	2f00      	cmp	r7, #0
 8004fee:	f000 80d4 	beq.w	800519a <_printf_i+0x1ca>
 8004ff2:	2f58      	cmp	r7, #88	; 0x58
 8004ff4:	f000 80c0 	beq.w	8005178 <_printf_i+0x1a8>
 8004ff8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ffc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005000:	e03a      	b.n	8005078 <_printf_i+0xa8>
 8005002:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005006:	2b15      	cmp	r3, #21
 8005008:	d8f6      	bhi.n	8004ff8 <_printf_i+0x28>
 800500a:	a101      	add	r1, pc, #4	; (adr r1, 8005010 <_printf_i+0x40>)
 800500c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005010:	08005069 	.word	0x08005069
 8005014:	0800507d 	.word	0x0800507d
 8005018:	08004ff9 	.word	0x08004ff9
 800501c:	08004ff9 	.word	0x08004ff9
 8005020:	08004ff9 	.word	0x08004ff9
 8005024:	08004ff9 	.word	0x08004ff9
 8005028:	0800507d 	.word	0x0800507d
 800502c:	08004ff9 	.word	0x08004ff9
 8005030:	08004ff9 	.word	0x08004ff9
 8005034:	08004ff9 	.word	0x08004ff9
 8005038:	08004ff9 	.word	0x08004ff9
 800503c:	08005181 	.word	0x08005181
 8005040:	080050a9 	.word	0x080050a9
 8005044:	0800513b 	.word	0x0800513b
 8005048:	08004ff9 	.word	0x08004ff9
 800504c:	08004ff9 	.word	0x08004ff9
 8005050:	080051a3 	.word	0x080051a3
 8005054:	08004ff9 	.word	0x08004ff9
 8005058:	080050a9 	.word	0x080050a9
 800505c:	08004ff9 	.word	0x08004ff9
 8005060:	08004ff9 	.word	0x08004ff9
 8005064:	08005143 	.word	0x08005143
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	1d1a      	adds	r2, r3, #4
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	602a      	str	r2, [r5, #0]
 8005070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005074:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005078:	2301      	movs	r3, #1
 800507a:	e09f      	b.n	80051bc <_printf_i+0x1ec>
 800507c:	6820      	ldr	r0, [r4, #0]
 800507e:	682b      	ldr	r3, [r5, #0]
 8005080:	0607      	lsls	r7, r0, #24
 8005082:	f103 0104 	add.w	r1, r3, #4
 8005086:	6029      	str	r1, [r5, #0]
 8005088:	d501      	bpl.n	800508e <_printf_i+0xbe>
 800508a:	681e      	ldr	r6, [r3, #0]
 800508c:	e003      	b.n	8005096 <_printf_i+0xc6>
 800508e:	0646      	lsls	r6, r0, #25
 8005090:	d5fb      	bpl.n	800508a <_printf_i+0xba>
 8005092:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005096:	2e00      	cmp	r6, #0
 8005098:	da03      	bge.n	80050a2 <_printf_i+0xd2>
 800509a:	232d      	movs	r3, #45	; 0x2d
 800509c:	4276      	negs	r6, r6
 800509e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050a2:	485a      	ldr	r0, [pc, #360]	; (800520c <_printf_i+0x23c>)
 80050a4:	230a      	movs	r3, #10
 80050a6:	e012      	b.n	80050ce <_printf_i+0xfe>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	6820      	ldr	r0, [r4, #0]
 80050ac:	1d19      	adds	r1, r3, #4
 80050ae:	6029      	str	r1, [r5, #0]
 80050b0:	0605      	lsls	r5, r0, #24
 80050b2:	d501      	bpl.n	80050b8 <_printf_i+0xe8>
 80050b4:	681e      	ldr	r6, [r3, #0]
 80050b6:	e002      	b.n	80050be <_printf_i+0xee>
 80050b8:	0641      	lsls	r1, r0, #25
 80050ba:	d5fb      	bpl.n	80050b4 <_printf_i+0xe4>
 80050bc:	881e      	ldrh	r6, [r3, #0]
 80050be:	4853      	ldr	r0, [pc, #332]	; (800520c <_printf_i+0x23c>)
 80050c0:	2f6f      	cmp	r7, #111	; 0x6f
 80050c2:	bf0c      	ite	eq
 80050c4:	2308      	moveq	r3, #8
 80050c6:	230a      	movne	r3, #10
 80050c8:	2100      	movs	r1, #0
 80050ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80050ce:	6865      	ldr	r5, [r4, #4]
 80050d0:	60a5      	str	r5, [r4, #8]
 80050d2:	2d00      	cmp	r5, #0
 80050d4:	bfa2      	ittt	ge
 80050d6:	6821      	ldrge	r1, [r4, #0]
 80050d8:	f021 0104 	bicge.w	r1, r1, #4
 80050dc:	6021      	strge	r1, [r4, #0]
 80050de:	b90e      	cbnz	r6, 80050e4 <_printf_i+0x114>
 80050e0:	2d00      	cmp	r5, #0
 80050e2:	d04b      	beq.n	800517c <_printf_i+0x1ac>
 80050e4:	4615      	mov	r5, r2
 80050e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80050ea:	fb03 6711 	mls	r7, r3, r1, r6
 80050ee:	5dc7      	ldrb	r7, [r0, r7]
 80050f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80050f4:	4637      	mov	r7, r6
 80050f6:	42bb      	cmp	r3, r7
 80050f8:	460e      	mov	r6, r1
 80050fa:	d9f4      	bls.n	80050e6 <_printf_i+0x116>
 80050fc:	2b08      	cmp	r3, #8
 80050fe:	d10b      	bne.n	8005118 <_printf_i+0x148>
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	07de      	lsls	r6, r3, #31
 8005104:	d508      	bpl.n	8005118 <_printf_i+0x148>
 8005106:	6923      	ldr	r3, [r4, #16]
 8005108:	6861      	ldr	r1, [r4, #4]
 800510a:	4299      	cmp	r1, r3
 800510c:	bfde      	ittt	le
 800510e:	2330      	movle	r3, #48	; 0x30
 8005110:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005114:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005118:	1b52      	subs	r2, r2, r5
 800511a:	6122      	str	r2, [r4, #16]
 800511c:	f8cd a000 	str.w	sl, [sp]
 8005120:	464b      	mov	r3, r9
 8005122:	aa03      	add	r2, sp, #12
 8005124:	4621      	mov	r1, r4
 8005126:	4640      	mov	r0, r8
 8005128:	f7ff fee4 	bl	8004ef4 <_printf_common>
 800512c:	3001      	adds	r0, #1
 800512e:	d14a      	bne.n	80051c6 <_printf_i+0x1f6>
 8005130:	f04f 30ff 	mov.w	r0, #4294967295
 8005134:	b004      	add	sp, #16
 8005136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800513a:	6823      	ldr	r3, [r4, #0]
 800513c:	f043 0320 	orr.w	r3, r3, #32
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	4833      	ldr	r0, [pc, #204]	; (8005210 <_printf_i+0x240>)
 8005144:	2778      	movs	r7, #120	; 0x78
 8005146:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	6829      	ldr	r1, [r5, #0]
 800514e:	061f      	lsls	r7, r3, #24
 8005150:	f851 6b04 	ldr.w	r6, [r1], #4
 8005154:	d402      	bmi.n	800515c <_printf_i+0x18c>
 8005156:	065f      	lsls	r7, r3, #25
 8005158:	bf48      	it	mi
 800515a:	b2b6      	uxthmi	r6, r6
 800515c:	07df      	lsls	r7, r3, #31
 800515e:	bf48      	it	mi
 8005160:	f043 0320 	orrmi.w	r3, r3, #32
 8005164:	6029      	str	r1, [r5, #0]
 8005166:	bf48      	it	mi
 8005168:	6023      	strmi	r3, [r4, #0]
 800516a:	b91e      	cbnz	r6, 8005174 <_printf_i+0x1a4>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	f023 0320 	bic.w	r3, r3, #32
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	2310      	movs	r3, #16
 8005176:	e7a7      	b.n	80050c8 <_printf_i+0xf8>
 8005178:	4824      	ldr	r0, [pc, #144]	; (800520c <_printf_i+0x23c>)
 800517a:	e7e4      	b.n	8005146 <_printf_i+0x176>
 800517c:	4615      	mov	r5, r2
 800517e:	e7bd      	b.n	80050fc <_printf_i+0x12c>
 8005180:	682b      	ldr	r3, [r5, #0]
 8005182:	6826      	ldr	r6, [r4, #0]
 8005184:	6961      	ldr	r1, [r4, #20]
 8005186:	1d18      	adds	r0, r3, #4
 8005188:	6028      	str	r0, [r5, #0]
 800518a:	0635      	lsls	r5, r6, #24
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	d501      	bpl.n	8005194 <_printf_i+0x1c4>
 8005190:	6019      	str	r1, [r3, #0]
 8005192:	e002      	b.n	800519a <_printf_i+0x1ca>
 8005194:	0670      	lsls	r0, r6, #25
 8005196:	d5fb      	bpl.n	8005190 <_printf_i+0x1c0>
 8005198:	8019      	strh	r1, [r3, #0]
 800519a:	2300      	movs	r3, #0
 800519c:	6123      	str	r3, [r4, #16]
 800519e:	4615      	mov	r5, r2
 80051a0:	e7bc      	b.n	800511c <_printf_i+0x14c>
 80051a2:	682b      	ldr	r3, [r5, #0]
 80051a4:	1d1a      	adds	r2, r3, #4
 80051a6:	602a      	str	r2, [r5, #0]
 80051a8:	681d      	ldr	r5, [r3, #0]
 80051aa:	6862      	ldr	r2, [r4, #4]
 80051ac:	2100      	movs	r1, #0
 80051ae:	4628      	mov	r0, r5
 80051b0:	f7fb f816 	bl	80001e0 <memchr>
 80051b4:	b108      	cbz	r0, 80051ba <_printf_i+0x1ea>
 80051b6:	1b40      	subs	r0, r0, r5
 80051b8:	6060      	str	r0, [r4, #4]
 80051ba:	6863      	ldr	r3, [r4, #4]
 80051bc:	6123      	str	r3, [r4, #16]
 80051be:	2300      	movs	r3, #0
 80051c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051c4:	e7aa      	b.n	800511c <_printf_i+0x14c>
 80051c6:	6923      	ldr	r3, [r4, #16]
 80051c8:	462a      	mov	r2, r5
 80051ca:	4649      	mov	r1, r9
 80051cc:	4640      	mov	r0, r8
 80051ce:	47d0      	blx	sl
 80051d0:	3001      	adds	r0, #1
 80051d2:	d0ad      	beq.n	8005130 <_printf_i+0x160>
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	079b      	lsls	r3, r3, #30
 80051d8:	d413      	bmi.n	8005202 <_printf_i+0x232>
 80051da:	68e0      	ldr	r0, [r4, #12]
 80051dc:	9b03      	ldr	r3, [sp, #12]
 80051de:	4298      	cmp	r0, r3
 80051e0:	bfb8      	it	lt
 80051e2:	4618      	movlt	r0, r3
 80051e4:	e7a6      	b.n	8005134 <_printf_i+0x164>
 80051e6:	2301      	movs	r3, #1
 80051e8:	4632      	mov	r2, r6
 80051ea:	4649      	mov	r1, r9
 80051ec:	4640      	mov	r0, r8
 80051ee:	47d0      	blx	sl
 80051f0:	3001      	adds	r0, #1
 80051f2:	d09d      	beq.n	8005130 <_printf_i+0x160>
 80051f4:	3501      	adds	r5, #1
 80051f6:	68e3      	ldr	r3, [r4, #12]
 80051f8:	9903      	ldr	r1, [sp, #12]
 80051fa:	1a5b      	subs	r3, r3, r1
 80051fc:	42ab      	cmp	r3, r5
 80051fe:	dcf2      	bgt.n	80051e6 <_printf_i+0x216>
 8005200:	e7eb      	b.n	80051da <_printf_i+0x20a>
 8005202:	2500      	movs	r5, #0
 8005204:	f104 0619 	add.w	r6, r4, #25
 8005208:	e7f5      	b.n	80051f6 <_printf_i+0x226>
 800520a:	bf00      	nop
 800520c:	08007302 	.word	0x08007302
 8005210:	08007313 	.word	0x08007313

08005214 <std>:
 8005214:	2300      	movs	r3, #0
 8005216:	b510      	push	{r4, lr}
 8005218:	4604      	mov	r4, r0
 800521a:	e9c0 3300 	strd	r3, r3, [r0]
 800521e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005222:	6083      	str	r3, [r0, #8]
 8005224:	8181      	strh	r1, [r0, #12]
 8005226:	6643      	str	r3, [r0, #100]	; 0x64
 8005228:	81c2      	strh	r2, [r0, #14]
 800522a:	6183      	str	r3, [r0, #24]
 800522c:	4619      	mov	r1, r3
 800522e:	2208      	movs	r2, #8
 8005230:	305c      	adds	r0, #92	; 0x5c
 8005232:	f000 f8f4 	bl	800541e <memset>
 8005236:	4b0d      	ldr	r3, [pc, #52]	; (800526c <std+0x58>)
 8005238:	6263      	str	r3, [r4, #36]	; 0x24
 800523a:	4b0d      	ldr	r3, [pc, #52]	; (8005270 <std+0x5c>)
 800523c:	62a3      	str	r3, [r4, #40]	; 0x28
 800523e:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <std+0x60>)
 8005240:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005242:	4b0d      	ldr	r3, [pc, #52]	; (8005278 <std+0x64>)
 8005244:	6323      	str	r3, [r4, #48]	; 0x30
 8005246:	4b0d      	ldr	r3, [pc, #52]	; (800527c <std+0x68>)
 8005248:	6224      	str	r4, [r4, #32]
 800524a:	429c      	cmp	r4, r3
 800524c:	d006      	beq.n	800525c <std+0x48>
 800524e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005252:	4294      	cmp	r4, r2
 8005254:	d002      	beq.n	800525c <std+0x48>
 8005256:	33d0      	adds	r3, #208	; 0xd0
 8005258:	429c      	cmp	r4, r3
 800525a:	d105      	bne.n	8005268 <std+0x54>
 800525c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005264:	f000 b958 	b.w	8005518 <__retarget_lock_init_recursive>
 8005268:	bd10      	pop	{r4, pc}
 800526a:	bf00      	nop
 800526c:	08005399 	.word	0x08005399
 8005270:	080053bb 	.word	0x080053bb
 8005274:	080053f3 	.word	0x080053f3
 8005278:	08005417 	.word	0x08005417
 800527c:	200002f4 	.word	0x200002f4

08005280 <stdio_exit_handler>:
 8005280:	4a02      	ldr	r2, [pc, #8]	; (800528c <stdio_exit_handler+0xc>)
 8005282:	4903      	ldr	r1, [pc, #12]	; (8005290 <stdio_exit_handler+0x10>)
 8005284:	4803      	ldr	r0, [pc, #12]	; (8005294 <stdio_exit_handler+0x14>)
 8005286:	f000 b869 	b.w	800535c <_fwalk_sglue>
 800528a:	bf00      	nop
 800528c:	2000000c 	.word	0x2000000c
 8005290:	08006c19 	.word	0x08006c19
 8005294:	20000018 	.word	0x20000018

08005298 <cleanup_stdio>:
 8005298:	6841      	ldr	r1, [r0, #4]
 800529a:	4b0c      	ldr	r3, [pc, #48]	; (80052cc <cleanup_stdio+0x34>)
 800529c:	4299      	cmp	r1, r3
 800529e:	b510      	push	{r4, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	d001      	beq.n	80052a8 <cleanup_stdio+0x10>
 80052a4:	f001 fcb8 	bl	8006c18 <_fflush_r>
 80052a8:	68a1      	ldr	r1, [r4, #8]
 80052aa:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <cleanup_stdio+0x38>)
 80052ac:	4299      	cmp	r1, r3
 80052ae:	d002      	beq.n	80052b6 <cleanup_stdio+0x1e>
 80052b0:	4620      	mov	r0, r4
 80052b2:	f001 fcb1 	bl	8006c18 <_fflush_r>
 80052b6:	68e1      	ldr	r1, [r4, #12]
 80052b8:	4b06      	ldr	r3, [pc, #24]	; (80052d4 <cleanup_stdio+0x3c>)
 80052ba:	4299      	cmp	r1, r3
 80052bc:	d004      	beq.n	80052c8 <cleanup_stdio+0x30>
 80052be:	4620      	mov	r0, r4
 80052c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052c4:	f001 bca8 	b.w	8006c18 <_fflush_r>
 80052c8:	bd10      	pop	{r4, pc}
 80052ca:	bf00      	nop
 80052cc:	200002f4 	.word	0x200002f4
 80052d0:	2000035c 	.word	0x2000035c
 80052d4:	200003c4 	.word	0x200003c4

080052d8 <global_stdio_init.part.0>:
 80052d8:	b510      	push	{r4, lr}
 80052da:	4b0b      	ldr	r3, [pc, #44]	; (8005308 <global_stdio_init.part.0+0x30>)
 80052dc:	4c0b      	ldr	r4, [pc, #44]	; (800530c <global_stdio_init.part.0+0x34>)
 80052de:	4a0c      	ldr	r2, [pc, #48]	; (8005310 <global_stdio_init.part.0+0x38>)
 80052e0:	601a      	str	r2, [r3, #0]
 80052e2:	4620      	mov	r0, r4
 80052e4:	2200      	movs	r2, #0
 80052e6:	2104      	movs	r1, #4
 80052e8:	f7ff ff94 	bl	8005214 <std>
 80052ec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80052f0:	2201      	movs	r2, #1
 80052f2:	2109      	movs	r1, #9
 80052f4:	f7ff ff8e 	bl	8005214 <std>
 80052f8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80052fc:	2202      	movs	r2, #2
 80052fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005302:	2112      	movs	r1, #18
 8005304:	f7ff bf86 	b.w	8005214 <std>
 8005308:	2000042c 	.word	0x2000042c
 800530c:	200002f4 	.word	0x200002f4
 8005310:	08005281 	.word	0x08005281

08005314 <__sfp_lock_acquire>:
 8005314:	4801      	ldr	r0, [pc, #4]	; (800531c <__sfp_lock_acquire+0x8>)
 8005316:	f000 b900 	b.w	800551a <__retarget_lock_acquire_recursive>
 800531a:	bf00      	nop
 800531c:	20000435 	.word	0x20000435

08005320 <__sfp_lock_release>:
 8005320:	4801      	ldr	r0, [pc, #4]	; (8005328 <__sfp_lock_release+0x8>)
 8005322:	f000 b8fb 	b.w	800551c <__retarget_lock_release_recursive>
 8005326:	bf00      	nop
 8005328:	20000435 	.word	0x20000435

0800532c <__sinit>:
 800532c:	b510      	push	{r4, lr}
 800532e:	4604      	mov	r4, r0
 8005330:	f7ff fff0 	bl	8005314 <__sfp_lock_acquire>
 8005334:	6a23      	ldr	r3, [r4, #32]
 8005336:	b11b      	cbz	r3, 8005340 <__sinit+0x14>
 8005338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800533c:	f7ff bff0 	b.w	8005320 <__sfp_lock_release>
 8005340:	4b04      	ldr	r3, [pc, #16]	; (8005354 <__sinit+0x28>)
 8005342:	6223      	str	r3, [r4, #32]
 8005344:	4b04      	ldr	r3, [pc, #16]	; (8005358 <__sinit+0x2c>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1f5      	bne.n	8005338 <__sinit+0xc>
 800534c:	f7ff ffc4 	bl	80052d8 <global_stdio_init.part.0>
 8005350:	e7f2      	b.n	8005338 <__sinit+0xc>
 8005352:	bf00      	nop
 8005354:	08005299 	.word	0x08005299
 8005358:	2000042c 	.word	0x2000042c

0800535c <_fwalk_sglue>:
 800535c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005360:	4607      	mov	r7, r0
 8005362:	4688      	mov	r8, r1
 8005364:	4614      	mov	r4, r2
 8005366:	2600      	movs	r6, #0
 8005368:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800536c:	f1b9 0901 	subs.w	r9, r9, #1
 8005370:	d505      	bpl.n	800537e <_fwalk_sglue+0x22>
 8005372:	6824      	ldr	r4, [r4, #0]
 8005374:	2c00      	cmp	r4, #0
 8005376:	d1f7      	bne.n	8005368 <_fwalk_sglue+0xc>
 8005378:	4630      	mov	r0, r6
 800537a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800537e:	89ab      	ldrh	r3, [r5, #12]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d907      	bls.n	8005394 <_fwalk_sglue+0x38>
 8005384:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005388:	3301      	adds	r3, #1
 800538a:	d003      	beq.n	8005394 <_fwalk_sglue+0x38>
 800538c:	4629      	mov	r1, r5
 800538e:	4638      	mov	r0, r7
 8005390:	47c0      	blx	r8
 8005392:	4306      	orrs	r6, r0
 8005394:	3568      	adds	r5, #104	; 0x68
 8005396:	e7e9      	b.n	800536c <_fwalk_sglue+0x10>

08005398 <__sread>:
 8005398:	b510      	push	{r4, lr}
 800539a:	460c      	mov	r4, r1
 800539c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053a0:	f000 f86c 	bl	800547c <_read_r>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	bfab      	itete	ge
 80053a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80053aa:	89a3      	ldrhlt	r3, [r4, #12]
 80053ac:	181b      	addge	r3, r3, r0
 80053ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80053b2:	bfac      	ite	ge
 80053b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80053b6:	81a3      	strhlt	r3, [r4, #12]
 80053b8:	bd10      	pop	{r4, pc}

080053ba <__swrite>:
 80053ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053be:	461f      	mov	r7, r3
 80053c0:	898b      	ldrh	r3, [r1, #12]
 80053c2:	05db      	lsls	r3, r3, #23
 80053c4:	4605      	mov	r5, r0
 80053c6:	460c      	mov	r4, r1
 80053c8:	4616      	mov	r6, r2
 80053ca:	d505      	bpl.n	80053d8 <__swrite+0x1e>
 80053cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053d0:	2302      	movs	r3, #2
 80053d2:	2200      	movs	r2, #0
 80053d4:	f000 f840 	bl	8005458 <_lseek_r>
 80053d8:	89a3      	ldrh	r3, [r4, #12]
 80053da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053e2:	81a3      	strh	r3, [r4, #12]
 80053e4:	4632      	mov	r2, r6
 80053e6:	463b      	mov	r3, r7
 80053e8:	4628      	mov	r0, r5
 80053ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053ee:	f000 b857 	b.w	80054a0 <_write_r>

080053f2 <__sseek>:
 80053f2:	b510      	push	{r4, lr}
 80053f4:	460c      	mov	r4, r1
 80053f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053fa:	f000 f82d 	bl	8005458 <_lseek_r>
 80053fe:	1c43      	adds	r3, r0, #1
 8005400:	89a3      	ldrh	r3, [r4, #12]
 8005402:	bf15      	itete	ne
 8005404:	6560      	strne	r0, [r4, #84]	; 0x54
 8005406:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800540a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800540e:	81a3      	strheq	r3, [r4, #12]
 8005410:	bf18      	it	ne
 8005412:	81a3      	strhne	r3, [r4, #12]
 8005414:	bd10      	pop	{r4, pc}

08005416 <__sclose>:
 8005416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800541a:	f000 b80d 	b.w	8005438 <_close_r>

0800541e <memset>:
 800541e:	4402      	add	r2, r0
 8005420:	4603      	mov	r3, r0
 8005422:	4293      	cmp	r3, r2
 8005424:	d100      	bne.n	8005428 <memset+0xa>
 8005426:	4770      	bx	lr
 8005428:	f803 1b01 	strb.w	r1, [r3], #1
 800542c:	e7f9      	b.n	8005422 <memset+0x4>
	...

08005430 <_localeconv_r>:
 8005430:	4800      	ldr	r0, [pc, #0]	; (8005434 <_localeconv_r+0x4>)
 8005432:	4770      	bx	lr
 8005434:	20000158 	.word	0x20000158

08005438 <_close_r>:
 8005438:	b538      	push	{r3, r4, r5, lr}
 800543a:	4d06      	ldr	r5, [pc, #24]	; (8005454 <_close_r+0x1c>)
 800543c:	2300      	movs	r3, #0
 800543e:	4604      	mov	r4, r0
 8005440:	4608      	mov	r0, r1
 8005442:	602b      	str	r3, [r5, #0]
 8005444:	f7fc fa75 	bl	8001932 <_close>
 8005448:	1c43      	adds	r3, r0, #1
 800544a:	d102      	bne.n	8005452 <_close_r+0x1a>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	b103      	cbz	r3, 8005452 <_close_r+0x1a>
 8005450:	6023      	str	r3, [r4, #0]
 8005452:	bd38      	pop	{r3, r4, r5, pc}
 8005454:	20000430 	.word	0x20000430

08005458 <_lseek_r>:
 8005458:	b538      	push	{r3, r4, r5, lr}
 800545a:	4d07      	ldr	r5, [pc, #28]	; (8005478 <_lseek_r+0x20>)
 800545c:	4604      	mov	r4, r0
 800545e:	4608      	mov	r0, r1
 8005460:	4611      	mov	r1, r2
 8005462:	2200      	movs	r2, #0
 8005464:	602a      	str	r2, [r5, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	f7fc fa8a 	bl	8001980 <_lseek>
 800546c:	1c43      	adds	r3, r0, #1
 800546e:	d102      	bne.n	8005476 <_lseek_r+0x1e>
 8005470:	682b      	ldr	r3, [r5, #0]
 8005472:	b103      	cbz	r3, 8005476 <_lseek_r+0x1e>
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	bd38      	pop	{r3, r4, r5, pc}
 8005478:	20000430 	.word	0x20000430

0800547c <_read_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4d07      	ldr	r5, [pc, #28]	; (800549c <_read_r+0x20>)
 8005480:	4604      	mov	r4, r0
 8005482:	4608      	mov	r0, r1
 8005484:	4611      	mov	r1, r2
 8005486:	2200      	movs	r2, #0
 8005488:	602a      	str	r2, [r5, #0]
 800548a:	461a      	mov	r2, r3
 800548c:	f7fc fa18 	bl	80018c0 <_read>
 8005490:	1c43      	adds	r3, r0, #1
 8005492:	d102      	bne.n	800549a <_read_r+0x1e>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	b103      	cbz	r3, 800549a <_read_r+0x1e>
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	bd38      	pop	{r3, r4, r5, pc}
 800549c:	20000430 	.word	0x20000430

080054a0 <_write_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d07      	ldr	r5, [pc, #28]	; (80054c0 <_write_r+0x20>)
 80054a4:	4604      	mov	r4, r0
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	2200      	movs	r2, #0
 80054ac:	602a      	str	r2, [r5, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f7fc fa23 	bl	80018fa <_write>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_write_r+0x1e>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_write_r+0x1e>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20000430 	.word	0x20000430

080054c4 <__errno>:
 80054c4:	4b01      	ldr	r3, [pc, #4]	; (80054cc <__errno+0x8>)
 80054c6:	6818      	ldr	r0, [r3, #0]
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	20000064 	.word	0x20000064

080054d0 <__libc_init_array>:
 80054d0:	b570      	push	{r4, r5, r6, lr}
 80054d2:	4d0d      	ldr	r5, [pc, #52]	; (8005508 <__libc_init_array+0x38>)
 80054d4:	4c0d      	ldr	r4, [pc, #52]	; (800550c <__libc_init_array+0x3c>)
 80054d6:	1b64      	subs	r4, r4, r5
 80054d8:	10a4      	asrs	r4, r4, #2
 80054da:	2600      	movs	r6, #0
 80054dc:	42a6      	cmp	r6, r4
 80054de:	d109      	bne.n	80054f4 <__libc_init_array+0x24>
 80054e0:	4d0b      	ldr	r5, [pc, #44]	; (8005510 <__libc_init_array+0x40>)
 80054e2:	4c0c      	ldr	r4, [pc, #48]	; (8005514 <__libc_init_array+0x44>)
 80054e4:	f001 feec 	bl	80072c0 <_init>
 80054e8:	1b64      	subs	r4, r4, r5
 80054ea:	10a4      	asrs	r4, r4, #2
 80054ec:	2600      	movs	r6, #0
 80054ee:	42a6      	cmp	r6, r4
 80054f0:	d105      	bne.n	80054fe <__libc_init_array+0x2e>
 80054f2:	bd70      	pop	{r4, r5, r6, pc}
 80054f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054f8:	4798      	blx	r3
 80054fa:	3601      	adds	r6, #1
 80054fc:	e7ee      	b.n	80054dc <__libc_init_array+0xc>
 80054fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005502:	4798      	blx	r3
 8005504:	3601      	adds	r6, #1
 8005506:	e7f2      	b.n	80054ee <__libc_init_array+0x1e>
 8005508:	0800766c 	.word	0x0800766c
 800550c:	0800766c 	.word	0x0800766c
 8005510:	0800766c 	.word	0x0800766c
 8005514:	08007670 	.word	0x08007670

08005518 <__retarget_lock_init_recursive>:
 8005518:	4770      	bx	lr

0800551a <__retarget_lock_acquire_recursive>:
 800551a:	4770      	bx	lr

0800551c <__retarget_lock_release_recursive>:
 800551c:	4770      	bx	lr

0800551e <quorem>:
 800551e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005522:	6903      	ldr	r3, [r0, #16]
 8005524:	690c      	ldr	r4, [r1, #16]
 8005526:	42a3      	cmp	r3, r4
 8005528:	4607      	mov	r7, r0
 800552a:	db7e      	blt.n	800562a <quorem+0x10c>
 800552c:	3c01      	subs	r4, #1
 800552e:	f101 0814 	add.w	r8, r1, #20
 8005532:	f100 0514 	add.w	r5, r0, #20
 8005536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800553a:	9301      	str	r3, [sp, #4]
 800553c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005540:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005544:	3301      	adds	r3, #1
 8005546:	429a      	cmp	r2, r3
 8005548:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800554c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005550:	fbb2 f6f3 	udiv	r6, r2, r3
 8005554:	d331      	bcc.n	80055ba <quorem+0x9c>
 8005556:	f04f 0e00 	mov.w	lr, #0
 800555a:	4640      	mov	r0, r8
 800555c:	46ac      	mov	ip, r5
 800555e:	46f2      	mov	sl, lr
 8005560:	f850 2b04 	ldr.w	r2, [r0], #4
 8005564:	b293      	uxth	r3, r2
 8005566:	fb06 e303 	mla	r3, r6, r3, lr
 800556a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800556e:	0c1a      	lsrs	r2, r3, #16
 8005570:	b29b      	uxth	r3, r3
 8005572:	ebaa 0303 	sub.w	r3, sl, r3
 8005576:	f8dc a000 	ldr.w	sl, [ip]
 800557a:	fa13 f38a 	uxtah	r3, r3, sl
 800557e:	fb06 220e 	mla	r2, r6, lr, r2
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	9b00      	ldr	r3, [sp, #0]
 8005586:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800558a:	b292      	uxth	r2, r2
 800558c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005590:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005594:	f8bd 3000 	ldrh.w	r3, [sp]
 8005598:	4581      	cmp	r9, r0
 800559a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800559e:	f84c 3b04 	str.w	r3, [ip], #4
 80055a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80055a6:	d2db      	bcs.n	8005560 <quorem+0x42>
 80055a8:	f855 300b 	ldr.w	r3, [r5, fp]
 80055ac:	b92b      	cbnz	r3, 80055ba <quorem+0x9c>
 80055ae:	9b01      	ldr	r3, [sp, #4]
 80055b0:	3b04      	subs	r3, #4
 80055b2:	429d      	cmp	r5, r3
 80055b4:	461a      	mov	r2, r3
 80055b6:	d32c      	bcc.n	8005612 <quorem+0xf4>
 80055b8:	613c      	str	r4, [r7, #16]
 80055ba:	4638      	mov	r0, r7
 80055bc:	f001 f9a6 	bl	800690c <__mcmp>
 80055c0:	2800      	cmp	r0, #0
 80055c2:	db22      	blt.n	800560a <quorem+0xec>
 80055c4:	3601      	adds	r6, #1
 80055c6:	4629      	mov	r1, r5
 80055c8:	2000      	movs	r0, #0
 80055ca:	f858 2b04 	ldr.w	r2, [r8], #4
 80055ce:	f8d1 c000 	ldr.w	ip, [r1]
 80055d2:	b293      	uxth	r3, r2
 80055d4:	1ac3      	subs	r3, r0, r3
 80055d6:	0c12      	lsrs	r2, r2, #16
 80055d8:	fa13 f38c 	uxtah	r3, r3, ip
 80055dc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80055e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80055ea:	45c1      	cmp	r9, r8
 80055ec:	f841 3b04 	str.w	r3, [r1], #4
 80055f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80055f4:	d2e9      	bcs.n	80055ca <quorem+0xac>
 80055f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055fe:	b922      	cbnz	r2, 800560a <quorem+0xec>
 8005600:	3b04      	subs	r3, #4
 8005602:	429d      	cmp	r5, r3
 8005604:	461a      	mov	r2, r3
 8005606:	d30a      	bcc.n	800561e <quorem+0x100>
 8005608:	613c      	str	r4, [r7, #16]
 800560a:	4630      	mov	r0, r6
 800560c:	b003      	add	sp, #12
 800560e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005612:	6812      	ldr	r2, [r2, #0]
 8005614:	3b04      	subs	r3, #4
 8005616:	2a00      	cmp	r2, #0
 8005618:	d1ce      	bne.n	80055b8 <quorem+0x9a>
 800561a:	3c01      	subs	r4, #1
 800561c:	e7c9      	b.n	80055b2 <quorem+0x94>
 800561e:	6812      	ldr	r2, [r2, #0]
 8005620:	3b04      	subs	r3, #4
 8005622:	2a00      	cmp	r2, #0
 8005624:	d1f0      	bne.n	8005608 <quorem+0xea>
 8005626:	3c01      	subs	r4, #1
 8005628:	e7eb      	b.n	8005602 <quorem+0xe4>
 800562a:	2000      	movs	r0, #0
 800562c:	e7ee      	b.n	800560c <quorem+0xee>
	...

08005630 <_dtoa_r>:
 8005630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005634:	ed2d 8b04 	vpush	{d8-d9}
 8005638:	69c5      	ldr	r5, [r0, #28]
 800563a:	b093      	sub	sp, #76	; 0x4c
 800563c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005640:	ec57 6b10 	vmov	r6, r7, d0
 8005644:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005648:	9107      	str	r1, [sp, #28]
 800564a:	4604      	mov	r4, r0
 800564c:	920a      	str	r2, [sp, #40]	; 0x28
 800564e:	930d      	str	r3, [sp, #52]	; 0x34
 8005650:	b975      	cbnz	r5, 8005670 <_dtoa_r+0x40>
 8005652:	2010      	movs	r0, #16
 8005654:	f000 fe2a 	bl	80062ac <malloc>
 8005658:	4602      	mov	r2, r0
 800565a:	61e0      	str	r0, [r4, #28]
 800565c:	b920      	cbnz	r0, 8005668 <_dtoa_r+0x38>
 800565e:	4bae      	ldr	r3, [pc, #696]	; (8005918 <_dtoa_r+0x2e8>)
 8005660:	21ef      	movs	r1, #239	; 0xef
 8005662:	48ae      	ldr	r0, [pc, #696]	; (800591c <_dtoa_r+0x2ec>)
 8005664:	f001 fb1e 	bl	8006ca4 <__assert_func>
 8005668:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800566c:	6005      	str	r5, [r0, #0]
 800566e:	60c5      	str	r5, [r0, #12]
 8005670:	69e3      	ldr	r3, [r4, #28]
 8005672:	6819      	ldr	r1, [r3, #0]
 8005674:	b151      	cbz	r1, 800568c <_dtoa_r+0x5c>
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	604a      	str	r2, [r1, #4]
 800567a:	2301      	movs	r3, #1
 800567c:	4093      	lsls	r3, r2
 800567e:	608b      	str	r3, [r1, #8]
 8005680:	4620      	mov	r0, r4
 8005682:	f000 ff07 	bl	8006494 <_Bfree>
 8005686:	69e3      	ldr	r3, [r4, #28]
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	1e3b      	subs	r3, r7, #0
 800568e:	bfbb      	ittet	lt
 8005690:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005694:	9303      	strlt	r3, [sp, #12]
 8005696:	2300      	movge	r3, #0
 8005698:	2201      	movlt	r2, #1
 800569a:	bfac      	ite	ge
 800569c:	f8c8 3000 	strge.w	r3, [r8]
 80056a0:	f8c8 2000 	strlt.w	r2, [r8]
 80056a4:	4b9e      	ldr	r3, [pc, #632]	; (8005920 <_dtoa_r+0x2f0>)
 80056a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80056aa:	ea33 0308 	bics.w	r3, r3, r8
 80056ae:	d11b      	bne.n	80056e8 <_dtoa_r+0xb8>
 80056b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80056b2:	f242 730f 	movw	r3, #9999	; 0x270f
 80056b6:	6013      	str	r3, [r2, #0]
 80056b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80056bc:	4333      	orrs	r3, r6
 80056be:	f000 8593 	beq.w	80061e8 <_dtoa_r+0xbb8>
 80056c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80056c4:	b963      	cbnz	r3, 80056e0 <_dtoa_r+0xb0>
 80056c6:	4b97      	ldr	r3, [pc, #604]	; (8005924 <_dtoa_r+0x2f4>)
 80056c8:	e027      	b.n	800571a <_dtoa_r+0xea>
 80056ca:	4b97      	ldr	r3, [pc, #604]	; (8005928 <_dtoa_r+0x2f8>)
 80056cc:	9300      	str	r3, [sp, #0]
 80056ce:	3308      	adds	r3, #8
 80056d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	9800      	ldr	r0, [sp, #0]
 80056d6:	b013      	add	sp, #76	; 0x4c
 80056d8:	ecbd 8b04 	vpop	{d8-d9}
 80056dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056e0:	4b90      	ldr	r3, [pc, #576]	; (8005924 <_dtoa_r+0x2f4>)
 80056e2:	9300      	str	r3, [sp, #0]
 80056e4:	3303      	adds	r3, #3
 80056e6:	e7f3      	b.n	80056d0 <_dtoa_r+0xa0>
 80056e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056ec:	2200      	movs	r2, #0
 80056ee:	ec51 0b17 	vmov	r0, r1, d7
 80056f2:	eeb0 8a47 	vmov.f32	s16, s14
 80056f6:	eef0 8a67 	vmov.f32	s17, s15
 80056fa:	2300      	movs	r3, #0
 80056fc:	f7fb f9ec 	bl	8000ad8 <__aeabi_dcmpeq>
 8005700:	4681      	mov	r9, r0
 8005702:	b160      	cbz	r0, 800571e <_dtoa_r+0xee>
 8005704:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005706:	2301      	movs	r3, #1
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 8568 	beq.w	80061e2 <_dtoa_r+0xbb2>
 8005712:	4b86      	ldr	r3, [pc, #536]	; (800592c <_dtoa_r+0x2fc>)
 8005714:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	3b01      	subs	r3, #1
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	e7da      	b.n	80056d4 <_dtoa_r+0xa4>
 800571e:	aa10      	add	r2, sp, #64	; 0x40
 8005720:	a911      	add	r1, sp, #68	; 0x44
 8005722:	4620      	mov	r0, r4
 8005724:	eeb0 0a48 	vmov.f32	s0, s16
 8005728:	eef0 0a68 	vmov.f32	s1, s17
 800572c:	f001 f994 	bl	8006a58 <__d2b>
 8005730:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005734:	4682      	mov	sl, r0
 8005736:	2d00      	cmp	r5, #0
 8005738:	d07f      	beq.n	800583a <_dtoa_r+0x20a>
 800573a:	ee18 3a90 	vmov	r3, s17
 800573e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005742:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005746:	ec51 0b18 	vmov	r0, r1, d8
 800574a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800574e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005752:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005756:	4619      	mov	r1, r3
 8005758:	2200      	movs	r2, #0
 800575a:	4b75      	ldr	r3, [pc, #468]	; (8005930 <_dtoa_r+0x300>)
 800575c:	f7fa fd9c 	bl	8000298 <__aeabi_dsub>
 8005760:	a367      	add	r3, pc, #412	; (adr r3, 8005900 <_dtoa_r+0x2d0>)
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	f7fa ff4f 	bl	8000608 <__aeabi_dmul>
 800576a:	a367      	add	r3, pc, #412	; (adr r3, 8005908 <_dtoa_r+0x2d8>)
 800576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005770:	f7fa fd94 	bl	800029c <__adddf3>
 8005774:	4606      	mov	r6, r0
 8005776:	4628      	mov	r0, r5
 8005778:	460f      	mov	r7, r1
 800577a:	f7fa fedb 	bl	8000534 <__aeabi_i2d>
 800577e:	a364      	add	r3, pc, #400	; (adr r3, 8005910 <_dtoa_r+0x2e0>)
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	f7fa ff40 	bl	8000608 <__aeabi_dmul>
 8005788:	4602      	mov	r2, r0
 800578a:	460b      	mov	r3, r1
 800578c:	4630      	mov	r0, r6
 800578e:	4639      	mov	r1, r7
 8005790:	f7fa fd84 	bl	800029c <__adddf3>
 8005794:	4606      	mov	r6, r0
 8005796:	460f      	mov	r7, r1
 8005798:	f7fb f9e6 	bl	8000b68 <__aeabi_d2iz>
 800579c:	2200      	movs	r2, #0
 800579e:	4683      	mov	fp, r0
 80057a0:	2300      	movs	r3, #0
 80057a2:	4630      	mov	r0, r6
 80057a4:	4639      	mov	r1, r7
 80057a6:	f7fb f9a1 	bl	8000aec <__aeabi_dcmplt>
 80057aa:	b148      	cbz	r0, 80057c0 <_dtoa_r+0x190>
 80057ac:	4658      	mov	r0, fp
 80057ae:	f7fa fec1 	bl	8000534 <__aeabi_i2d>
 80057b2:	4632      	mov	r2, r6
 80057b4:	463b      	mov	r3, r7
 80057b6:	f7fb f98f 	bl	8000ad8 <__aeabi_dcmpeq>
 80057ba:	b908      	cbnz	r0, 80057c0 <_dtoa_r+0x190>
 80057bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057c0:	f1bb 0f16 	cmp.w	fp, #22
 80057c4:	d857      	bhi.n	8005876 <_dtoa_r+0x246>
 80057c6:	4b5b      	ldr	r3, [pc, #364]	; (8005934 <_dtoa_r+0x304>)
 80057c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80057cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d0:	ec51 0b18 	vmov	r0, r1, d8
 80057d4:	f7fb f98a 	bl	8000aec <__aeabi_dcmplt>
 80057d8:	2800      	cmp	r0, #0
 80057da:	d04e      	beq.n	800587a <_dtoa_r+0x24a>
 80057dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80057e0:	2300      	movs	r3, #0
 80057e2:	930c      	str	r3, [sp, #48]	; 0x30
 80057e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80057e6:	1b5b      	subs	r3, r3, r5
 80057e8:	1e5a      	subs	r2, r3, #1
 80057ea:	bf45      	ittet	mi
 80057ec:	f1c3 0301 	rsbmi	r3, r3, #1
 80057f0:	9305      	strmi	r3, [sp, #20]
 80057f2:	2300      	movpl	r3, #0
 80057f4:	2300      	movmi	r3, #0
 80057f6:	9206      	str	r2, [sp, #24]
 80057f8:	bf54      	ite	pl
 80057fa:	9305      	strpl	r3, [sp, #20]
 80057fc:	9306      	strmi	r3, [sp, #24]
 80057fe:	f1bb 0f00 	cmp.w	fp, #0
 8005802:	db3c      	blt.n	800587e <_dtoa_r+0x24e>
 8005804:	9b06      	ldr	r3, [sp, #24]
 8005806:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800580a:	445b      	add	r3, fp
 800580c:	9306      	str	r3, [sp, #24]
 800580e:	2300      	movs	r3, #0
 8005810:	9308      	str	r3, [sp, #32]
 8005812:	9b07      	ldr	r3, [sp, #28]
 8005814:	2b09      	cmp	r3, #9
 8005816:	d868      	bhi.n	80058ea <_dtoa_r+0x2ba>
 8005818:	2b05      	cmp	r3, #5
 800581a:	bfc4      	itt	gt
 800581c:	3b04      	subgt	r3, #4
 800581e:	9307      	strgt	r3, [sp, #28]
 8005820:	9b07      	ldr	r3, [sp, #28]
 8005822:	f1a3 0302 	sub.w	r3, r3, #2
 8005826:	bfcc      	ite	gt
 8005828:	2500      	movgt	r5, #0
 800582a:	2501      	movle	r5, #1
 800582c:	2b03      	cmp	r3, #3
 800582e:	f200 8085 	bhi.w	800593c <_dtoa_r+0x30c>
 8005832:	e8df f003 	tbb	[pc, r3]
 8005836:	3b2e      	.short	0x3b2e
 8005838:	5839      	.short	0x5839
 800583a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800583e:	441d      	add	r5, r3
 8005840:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005844:	2b20      	cmp	r3, #32
 8005846:	bfc1      	itttt	gt
 8005848:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800584c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005850:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005854:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005858:	bfd6      	itet	le
 800585a:	f1c3 0320 	rsble	r3, r3, #32
 800585e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005862:	fa06 f003 	lslle.w	r0, r6, r3
 8005866:	f7fa fe55 	bl	8000514 <__aeabi_ui2d>
 800586a:	2201      	movs	r2, #1
 800586c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005870:	3d01      	subs	r5, #1
 8005872:	920e      	str	r2, [sp, #56]	; 0x38
 8005874:	e76f      	b.n	8005756 <_dtoa_r+0x126>
 8005876:	2301      	movs	r3, #1
 8005878:	e7b3      	b.n	80057e2 <_dtoa_r+0x1b2>
 800587a:	900c      	str	r0, [sp, #48]	; 0x30
 800587c:	e7b2      	b.n	80057e4 <_dtoa_r+0x1b4>
 800587e:	9b05      	ldr	r3, [sp, #20]
 8005880:	eba3 030b 	sub.w	r3, r3, fp
 8005884:	9305      	str	r3, [sp, #20]
 8005886:	f1cb 0300 	rsb	r3, fp, #0
 800588a:	9308      	str	r3, [sp, #32]
 800588c:	2300      	movs	r3, #0
 800588e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005890:	e7bf      	b.n	8005812 <_dtoa_r+0x1e2>
 8005892:	2300      	movs	r3, #0
 8005894:	9309      	str	r3, [sp, #36]	; 0x24
 8005896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	dc52      	bgt.n	8005942 <_dtoa_r+0x312>
 800589c:	2301      	movs	r3, #1
 800589e:	9301      	str	r3, [sp, #4]
 80058a0:	9304      	str	r3, [sp, #16]
 80058a2:	461a      	mov	r2, r3
 80058a4:	920a      	str	r2, [sp, #40]	; 0x28
 80058a6:	e00b      	b.n	80058c0 <_dtoa_r+0x290>
 80058a8:	2301      	movs	r3, #1
 80058aa:	e7f3      	b.n	8005894 <_dtoa_r+0x264>
 80058ac:	2300      	movs	r3, #0
 80058ae:	9309      	str	r3, [sp, #36]	; 0x24
 80058b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b2:	445b      	add	r3, fp
 80058b4:	9301      	str	r3, [sp, #4]
 80058b6:	3301      	adds	r3, #1
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	9304      	str	r3, [sp, #16]
 80058bc:	bfb8      	it	lt
 80058be:	2301      	movlt	r3, #1
 80058c0:	69e0      	ldr	r0, [r4, #28]
 80058c2:	2100      	movs	r1, #0
 80058c4:	2204      	movs	r2, #4
 80058c6:	f102 0614 	add.w	r6, r2, #20
 80058ca:	429e      	cmp	r6, r3
 80058cc:	d93d      	bls.n	800594a <_dtoa_r+0x31a>
 80058ce:	6041      	str	r1, [r0, #4]
 80058d0:	4620      	mov	r0, r4
 80058d2:	f000 fd9f 	bl	8006414 <_Balloc>
 80058d6:	9000      	str	r0, [sp, #0]
 80058d8:	2800      	cmp	r0, #0
 80058da:	d139      	bne.n	8005950 <_dtoa_r+0x320>
 80058dc:	4b16      	ldr	r3, [pc, #88]	; (8005938 <_dtoa_r+0x308>)
 80058de:	4602      	mov	r2, r0
 80058e0:	f240 11af 	movw	r1, #431	; 0x1af
 80058e4:	e6bd      	b.n	8005662 <_dtoa_r+0x32>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e7e1      	b.n	80058ae <_dtoa_r+0x27e>
 80058ea:	2501      	movs	r5, #1
 80058ec:	2300      	movs	r3, #0
 80058ee:	9307      	str	r3, [sp, #28]
 80058f0:	9509      	str	r5, [sp, #36]	; 0x24
 80058f2:	f04f 33ff 	mov.w	r3, #4294967295
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	9304      	str	r3, [sp, #16]
 80058fa:	2200      	movs	r2, #0
 80058fc:	2312      	movs	r3, #18
 80058fe:	e7d1      	b.n	80058a4 <_dtoa_r+0x274>
 8005900:	636f4361 	.word	0x636f4361
 8005904:	3fd287a7 	.word	0x3fd287a7
 8005908:	8b60c8b3 	.word	0x8b60c8b3
 800590c:	3fc68a28 	.word	0x3fc68a28
 8005910:	509f79fb 	.word	0x509f79fb
 8005914:	3fd34413 	.word	0x3fd34413
 8005918:	08007331 	.word	0x08007331
 800591c:	08007348 	.word	0x08007348
 8005920:	7ff00000 	.word	0x7ff00000
 8005924:	0800732d 	.word	0x0800732d
 8005928:	08007324 	.word	0x08007324
 800592c:	08007301 	.word	0x08007301
 8005930:	3ff80000 	.word	0x3ff80000
 8005934:	08007438 	.word	0x08007438
 8005938:	080073a0 	.word	0x080073a0
 800593c:	2301      	movs	r3, #1
 800593e:	9309      	str	r3, [sp, #36]	; 0x24
 8005940:	e7d7      	b.n	80058f2 <_dtoa_r+0x2c2>
 8005942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	9304      	str	r3, [sp, #16]
 8005948:	e7ba      	b.n	80058c0 <_dtoa_r+0x290>
 800594a:	3101      	adds	r1, #1
 800594c:	0052      	lsls	r2, r2, #1
 800594e:	e7ba      	b.n	80058c6 <_dtoa_r+0x296>
 8005950:	69e3      	ldr	r3, [r4, #28]
 8005952:	9a00      	ldr	r2, [sp, #0]
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	9b04      	ldr	r3, [sp, #16]
 8005958:	2b0e      	cmp	r3, #14
 800595a:	f200 80a8 	bhi.w	8005aae <_dtoa_r+0x47e>
 800595e:	2d00      	cmp	r5, #0
 8005960:	f000 80a5 	beq.w	8005aae <_dtoa_r+0x47e>
 8005964:	f1bb 0f00 	cmp.w	fp, #0
 8005968:	dd38      	ble.n	80059dc <_dtoa_r+0x3ac>
 800596a:	4bc0      	ldr	r3, [pc, #768]	; (8005c6c <_dtoa_r+0x63c>)
 800596c:	f00b 020f 	and.w	r2, fp, #15
 8005970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005974:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005978:	e9d3 6700 	ldrd	r6, r7, [r3]
 800597c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005980:	d019      	beq.n	80059b6 <_dtoa_r+0x386>
 8005982:	4bbb      	ldr	r3, [pc, #748]	; (8005c70 <_dtoa_r+0x640>)
 8005984:	ec51 0b18 	vmov	r0, r1, d8
 8005988:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800598c:	f7fa ff66 	bl	800085c <__aeabi_ddiv>
 8005990:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005994:	f008 080f 	and.w	r8, r8, #15
 8005998:	2503      	movs	r5, #3
 800599a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005c70 <_dtoa_r+0x640>
 800599e:	f1b8 0f00 	cmp.w	r8, #0
 80059a2:	d10a      	bne.n	80059ba <_dtoa_r+0x38a>
 80059a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059a8:	4632      	mov	r2, r6
 80059aa:	463b      	mov	r3, r7
 80059ac:	f7fa ff56 	bl	800085c <__aeabi_ddiv>
 80059b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059b4:	e02b      	b.n	8005a0e <_dtoa_r+0x3de>
 80059b6:	2502      	movs	r5, #2
 80059b8:	e7ef      	b.n	800599a <_dtoa_r+0x36a>
 80059ba:	f018 0f01 	tst.w	r8, #1
 80059be:	d008      	beq.n	80059d2 <_dtoa_r+0x3a2>
 80059c0:	4630      	mov	r0, r6
 80059c2:	4639      	mov	r1, r7
 80059c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80059c8:	f7fa fe1e 	bl	8000608 <__aeabi_dmul>
 80059cc:	3501      	adds	r5, #1
 80059ce:	4606      	mov	r6, r0
 80059d0:	460f      	mov	r7, r1
 80059d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80059d6:	f109 0908 	add.w	r9, r9, #8
 80059da:	e7e0      	b.n	800599e <_dtoa_r+0x36e>
 80059dc:	f000 809f 	beq.w	8005b1e <_dtoa_r+0x4ee>
 80059e0:	f1cb 0600 	rsb	r6, fp, #0
 80059e4:	4ba1      	ldr	r3, [pc, #644]	; (8005c6c <_dtoa_r+0x63c>)
 80059e6:	4fa2      	ldr	r7, [pc, #648]	; (8005c70 <_dtoa_r+0x640>)
 80059e8:	f006 020f 	and.w	r2, r6, #15
 80059ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f4:	ec51 0b18 	vmov	r0, r1, d8
 80059f8:	f7fa fe06 	bl	8000608 <__aeabi_dmul>
 80059fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a00:	1136      	asrs	r6, r6, #4
 8005a02:	2300      	movs	r3, #0
 8005a04:	2502      	movs	r5, #2
 8005a06:	2e00      	cmp	r6, #0
 8005a08:	d17e      	bne.n	8005b08 <_dtoa_r+0x4d8>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1d0      	bne.n	80059b0 <_dtoa_r+0x380>
 8005a0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a10:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8084 	beq.w	8005b22 <_dtoa_r+0x4f2>
 8005a1a:	4b96      	ldr	r3, [pc, #600]	; (8005c74 <_dtoa_r+0x644>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	4640      	mov	r0, r8
 8005a20:	4649      	mov	r1, r9
 8005a22:	f7fb f863 	bl	8000aec <__aeabi_dcmplt>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d07b      	beq.n	8005b22 <_dtoa_r+0x4f2>
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d078      	beq.n	8005b22 <_dtoa_r+0x4f2>
 8005a30:	9b01      	ldr	r3, [sp, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	dd39      	ble.n	8005aaa <_dtoa_r+0x47a>
 8005a36:	4b90      	ldr	r3, [pc, #576]	; (8005c78 <_dtoa_r+0x648>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	4640      	mov	r0, r8
 8005a3c:	4649      	mov	r1, r9
 8005a3e:	f7fa fde3 	bl	8000608 <__aeabi_dmul>
 8005a42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a46:	9e01      	ldr	r6, [sp, #4]
 8005a48:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005a4c:	3501      	adds	r5, #1
 8005a4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005a52:	4628      	mov	r0, r5
 8005a54:	f7fa fd6e 	bl	8000534 <__aeabi_i2d>
 8005a58:	4642      	mov	r2, r8
 8005a5a:	464b      	mov	r3, r9
 8005a5c:	f7fa fdd4 	bl	8000608 <__aeabi_dmul>
 8005a60:	4b86      	ldr	r3, [pc, #536]	; (8005c7c <_dtoa_r+0x64c>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	f7fa fc1a 	bl	800029c <__adddf3>
 8005a68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005a6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a70:	9303      	str	r3, [sp, #12]
 8005a72:	2e00      	cmp	r6, #0
 8005a74:	d158      	bne.n	8005b28 <_dtoa_r+0x4f8>
 8005a76:	4b82      	ldr	r3, [pc, #520]	; (8005c80 <_dtoa_r+0x650>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	4640      	mov	r0, r8
 8005a7c:	4649      	mov	r1, r9
 8005a7e:	f7fa fc0b 	bl	8000298 <__aeabi_dsub>
 8005a82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a86:	4680      	mov	r8, r0
 8005a88:	4689      	mov	r9, r1
 8005a8a:	f7fb f84d 	bl	8000b28 <__aeabi_dcmpgt>
 8005a8e:	2800      	cmp	r0, #0
 8005a90:	f040 8296 	bne.w	8005fc0 <_dtoa_r+0x990>
 8005a94:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005a98:	4640      	mov	r0, r8
 8005a9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	f7fb f824 	bl	8000aec <__aeabi_dcmplt>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	f040 8289 	bne.w	8005fbc <_dtoa_r+0x98c>
 8005aaa:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005aae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f2c0 814e 	blt.w	8005d52 <_dtoa_r+0x722>
 8005ab6:	f1bb 0f0e 	cmp.w	fp, #14
 8005aba:	f300 814a 	bgt.w	8005d52 <_dtoa_r+0x722>
 8005abe:	4b6b      	ldr	r3, [pc, #428]	; (8005c6c <_dtoa_r+0x63c>)
 8005ac0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ac8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f280 80dc 	bge.w	8005c88 <_dtoa_r+0x658>
 8005ad0:	9b04      	ldr	r3, [sp, #16]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f300 80d8 	bgt.w	8005c88 <_dtoa_r+0x658>
 8005ad8:	f040 826f 	bne.w	8005fba <_dtoa_r+0x98a>
 8005adc:	4b68      	ldr	r3, [pc, #416]	; (8005c80 <_dtoa_r+0x650>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	4640      	mov	r0, r8
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	f7fa fd90 	bl	8000608 <__aeabi_dmul>
 8005ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005aec:	f7fb f812 	bl	8000b14 <__aeabi_dcmpge>
 8005af0:	9e04      	ldr	r6, [sp, #16]
 8005af2:	4637      	mov	r7, r6
 8005af4:	2800      	cmp	r0, #0
 8005af6:	f040 8245 	bne.w	8005f84 <_dtoa_r+0x954>
 8005afa:	9d00      	ldr	r5, [sp, #0]
 8005afc:	2331      	movs	r3, #49	; 0x31
 8005afe:	f805 3b01 	strb.w	r3, [r5], #1
 8005b02:	f10b 0b01 	add.w	fp, fp, #1
 8005b06:	e241      	b.n	8005f8c <_dtoa_r+0x95c>
 8005b08:	07f2      	lsls	r2, r6, #31
 8005b0a:	d505      	bpl.n	8005b18 <_dtoa_r+0x4e8>
 8005b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b10:	f7fa fd7a 	bl	8000608 <__aeabi_dmul>
 8005b14:	3501      	adds	r5, #1
 8005b16:	2301      	movs	r3, #1
 8005b18:	1076      	asrs	r6, r6, #1
 8005b1a:	3708      	adds	r7, #8
 8005b1c:	e773      	b.n	8005a06 <_dtoa_r+0x3d6>
 8005b1e:	2502      	movs	r5, #2
 8005b20:	e775      	b.n	8005a0e <_dtoa_r+0x3de>
 8005b22:	9e04      	ldr	r6, [sp, #16]
 8005b24:	465f      	mov	r7, fp
 8005b26:	e792      	b.n	8005a4e <_dtoa_r+0x41e>
 8005b28:	9900      	ldr	r1, [sp, #0]
 8005b2a:	4b50      	ldr	r3, [pc, #320]	; (8005c6c <_dtoa_r+0x63c>)
 8005b2c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b30:	4431      	add	r1, r6
 8005b32:	9102      	str	r1, [sp, #8]
 8005b34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b36:	eeb0 9a47 	vmov.f32	s18, s14
 8005b3a:	eef0 9a67 	vmov.f32	s19, s15
 8005b3e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005b42:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b46:	2900      	cmp	r1, #0
 8005b48:	d044      	beq.n	8005bd4 <_dtoa_r+0x5a4>
 8005b4a:	494e      	ldr	r1, [pc, #312]	; (8005c84 <_dtoa_r+0x654>)
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	f7fa fe85 	bl	800085c <__aeabi_ddiv>
 8005b52:	ec53 2b19 	vmov	r2, r3, d9
 8005b56:	f7fa fb9f 	bl	8000298 <__aeabi_dsub>
 8005b5a:	9d00      	ldr	r5, [sp, #0]
 8005b5c:	ec41 0b19 	vmov	d9, r0, r1
 8005b60:	4649      	mov	r1, r9
 8005b62:	4640      	mov	r0, r8
 8005b64:	f7fb f800 	bl	8000b68 <__aeabi_d2iz>
 8005b68:	4606      	mov	r6, r0
 8005b6a:	f7fa fce3 	bl	8000534 <__aeabi_i2d>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4640      	mov	r0, r8
 8005b74:	4649      	mov	r1, r9
 8005b76:	f7fa fb8f 	bl	8000298 <__aeabi_dsub>
 8005b7a:	3630      	adds	r6, #48	; 0x30
 8005b7c:	f805 6b01 	strb.w	r6, [r5], #1
 8005b80:	ec53 2b19 	vmov	r2, r3, d9
 8005b84:	4680      	mov	r8, r0
 8005b86:	4689      	mov	r9, r1
 8005b88:	f7fa ffb0 	bl	8000aec <__aeabi_dcmplt>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	d164      	bne.n	8005c5a <_dtoa_r+0x62a>
 8005b90:	4642      	mov	r2, r8
 8005b92:	464b      	mov	r3, r9
 8005b94:	4937      	ldr	r1, [pc, #220]	; (8005c74 <_dtoa_r+0x644>)
 8005b96:	2000      	movs	r0, #0
 8005b98:	f7fa fb7e 	bl	8000298 <__aeabi_dsub>
 8005b9c:	ec53 2b19 	vmov	r2, r3, d9
 8005ba0:	f7fa ffa4 	bl	8000aec <__aeabi_dcmplt>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	f040 80b6 	bne.w	8005d16 <_dtoa_r+0x6e6>
 8005baa:	9b02      	ldr	r3, [sp, #8]
 8005bac:	429d      	cmp	r5, r3
 8005bae:	f43f af7c 	beq.w	8005aaa <_dtoa_r+0x47a>
 8005bb2:	4b31      	ldr	r3, [pc, #196]	; (8005c78 <_dtoa_r+0x648>)
 8005bb4:	ec51 0b19 	vmov	r0, r1, d9
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f7fa fd25 	bl	8000608 <__aeabi_dmul>
 8005bbe:	4b2e      	ldr	r3, [pc, #184]	; (8005c78 <_dtoa_r+0x648>)
 8005bc0:	ec41 0b19 	vmov	d9, r0, r1
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	4649      	mov	r1, r9
 8005bca:	f7fa fd1d 	bl	8000608 <__aeabi_dmul>
 8005bce:	4680      	mov	r8, r0
 8005bd0:	4689      	mov	r9, r1
 8005bd2:	e7c5      	b.n	8005b60 <_dtoa_r+0x530>
 8005bd4:	ec51 0b17 	vmov	r0, r1, d7
 8005bd8:	f7fa fd16 	bl	8000608 <__aeabi_dmul>
 8005bdc:	9b02      	ldr	r3, [sp, #8]
 8005bde:	9d00      	ldr	r5, [sp, #0]
 8005be0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005be2:	ec41 0b19 	vmov	d9, r0, r1
 8005be6:	4649      	mov	r1, r9
 8005be8:	4640      	mov	r0, r8
 8005bea:	f7fa ffbd 	bl	8000b68 <__aeabi_d2iz>
 8005bee:	4606      	mov	r6, r0
 8005bf0:	f7fa fca0 	bl	8000534 <__aeabi_i2d>
 8005bf4:	3630      	adds	r6, #48	; 0x30
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4640      	mov	r0, r8
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	f7fa fb4b 	bl	8000298 <__aeabi_dsub>
 8005c02:	f805 6b01 	strb.w	r6, [r5], #1
 8005c06:	9b02      	ldr	r3, [sp, #8]
 8005c08:	429d      	cmp	r5, r3
 8005c0a:	4680      	mov	r8, r0
 8005c0c:	4689      	mov	r9, r1
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	d124      	bne.n	8005c5e <_dtoa_r+0x62e>
 8005c14:	4b1b      	ldr	r3, [pc, #108]	; (8005c84 <_dtoa_r+0x654>)
 8005c16:	ec51 0b19 	vmov	r0, r1, d9
 8005c1a:	f7fa fb3f 	bl	800029c <__adddf3>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4640      	mov	r0, r8
 8005c24:	4649      	mov	r1, r9
 8005c26:	f7fa ff7f 	bl	8000b28 <__aeabi_dcmpgt>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	d173      	bne.n	8005d16 <_dtoa_r+0x6e6>
 8005c2e:	ec53 2b19 	vmov	r2, r3, d9
 8005c32:	4914      	ldr	r1, [pc, #80]	; (8005c84 <_dtoa_r+0x654>)
 8005c34:	2000      	movs	r0, #0
 8005c36:	f7fa fb2f 	bl	8000298 <__aeabi_dsub>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4640      	mov	r0, r8
 8005c40:	4649      	mov	r1, r9
 8005c42:	f7fa ff53 	bl	8000aec <__aeabi_dcmplt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f43f af2f 	beq.w	8005aaa <_dtoa_r+0x47a>
 8005c4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005c4e:	1e6b      	subs	r3, r5, #1
 8005c50:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005c56:	2b30      	cmp	r3, #48	; 0x30
 8005c58:	d0f8      	beq.n	8005c4c <_dtoa_r+0x61c>
 8005c5a:	46bb      	mov	fp, r7
 8005c5c:	e04a      	b.n	8005cf4 <_dtoa_r+0x6c4>
 8005c5e:	4b06      	ldr	r3, [pc, #24]	; (8005c78 <_dtoa_r+0x648>)
 8005c60:	f7fa fcd2 	bl	8000608 <__aeabi_dmul>
 8005c64:	4680      	mov	r8, r0
 8005c66:	4689      	mov	r9, r1
 8005c68:	e7bd      	b.n	8005be6 <_dtoa_r+0x5b6>
 8005c6a:	bf00      	nop
 8005c6c:	08007438 	.word	0x08007438
 8005c70:	08007410 	.word	0x08007410
 8005c74:	3ff00000 	.word	0x3ff00000
 8005c78:	40240000 	.word	0x40240000
 8005c7c:	401c0000 	.word	0x401c0000
 8005c80:	40140000 	.word	0x40140000
 8005c84:	3fe00000 	.word	0x3fe00000
 8005c88:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c8c:	9d00      	ldr	r5, [sp, #0]
 8005c8e:	4642      	mov	r2, r8
 8005c90:	464b      	mov	r3, r9
 8005c92:	4630      	mov	r0, r6
 8005c94:	4639      	mov	r1, r7
 8005c96:	f7fa fde1 	bl	800085c <__aeabi_ddiv>
 8005c9a:	f7fa ff65 	bl	8000b68 <__aeabi_d2iz>
 8005c9e:	9001      	str	r0, [sp, #4]
 8005ca0:	f7fa fc48 	bl	8000534 <__aeabi_i2d>
 8005ca4:	4642      	mov	r2, r8
 8005ca6:	464b      	mov	r3, r9
 8005ca8:	f7fa fcae 	bl	8000608 <__aeabi_dmul>
 8005cac:	4602      	mov	r2, r0
 8005cae:	460b      	mov	r3, r1
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	f7fa faf0 	bl	8000298 <__aeabi_dsub>
 8005cb8:	9e01      	ldr	r6, [sp, #4]
 8005cba:	9f04      	ldr	r7, [sp, #16]
 8005cbc:	3630      	adds	r6, #48	; 0x30
 8005cbe:	f805 6b01 	strb.w	r6, [r5], #1
 8005cc2:	9e00      	ldr	r6, [sp, #0]
 8005cc4:	1bae      	subs	r6, r5, r6
 8005cc6:	42b7      	cmp	r7, r6
 8005cc8:	4602      	mov	r2, r0
 8005cca:	460b      	mov	r3, r1
 8005ccc:	d134      	bne.n	8005d38 <_dtoa_r+0x708>
 8005cce:	f7fa fae5 	bl	800029c <__adddf3>
 8005cd2:	4642      	mov	r2, r8
 8005cd4:	464b      	mov	r3, r9
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	460f      	mov	r7, r1
 8005cda:	f7fa ff25 	bl	8000b28 <__aeabi_dcmpgt>
 8005cde:	b9c8      	cbnz	r0, 8005d14 <_dtoa_r+0x6e4>
 8005ce0:	4642      	mov	r2, r8
 8005ce2:	464b      	mov	r3, r9
 8005ce4:	4630      	mov	r0, r6
 8005ce6:	4639      	mov	r1, r7
 8005ce8:	f7fa fef6 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cec:	b110      	cbz	r0, 8005cf4 <_dtoa_r+0x6c4>
 8005cee:	9b01      	ldr	r3, [sp, #4]
 8005cf0:	07db      	lsls	r3, r3, #31
 8005cf2:	d40f      	bmi.n	8005d14 <_dtoa_r+0x6e4>
 8005cf4:	4651      	mov	r1, sl
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	f000 fbcc 	bl	8006494 <_Bfree>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d00:	702b      	strb	r3, [r5, #0]
 8005d02:	f10b 0301 	add.w	r3, fp, #1
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f43f ace2 	beq.w	80056d4 <_dtoa_r+0xa4>
 8005d10:	601d      	str	r5, [r3, #0]
 8005d12:	e4df      	b.n	80056d4 <_dtoa_r+0xa4>
 8005d14:	465f      	mov	r7, fp
 8005d16:	462b      	mov	r3, r5
 8005d18:	461d      	mov	r5, r3
 8005d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d1e:	2a39      	cmp	r2, #57	; 0x39
 8005d20:	d106      	bne.n	8005d30 <_dtoa_r+0x700>
 8005d22:	9a00      	ldr	r2, [sp, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d1f7      	bne.n	8005d18 <_dtoa_r+0x6e8>
 8005d28:	9900      	ldr	r1, [sp, #0]
 8005d2a:	2230      	movs	r2, #48	; 0x30
 8005d2c:	3701      	adds	r7, #1
 8005d2e:	700a      	strb	r2, [r1, #0]
 8005d30:	781a      	ldrb	r2, [r3, #0]
 8005d32:	3201      	adds	r2, #1
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	e790      	b.n	8005c5a <_dtoa_r+0x62a>
 8005d38:	4ba3      	ldr	r3, [pc, #652]	; (8005fc8 <_dtoa_r+0x998>)
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f7fa fc64 	bl	8000608 <__aeabi_dmul>
 8005d40:	2200      	movs	r2, #0
 8005d42:	2300      	movs	r3, #0
 8005d44:	4606      	mov	r6, r0
 8005d46:	460f      	mov	r7, r1
 8005d48:	f7fa fec6 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	d09e      	beq.n	8005c8e <_dtoa_r+0x65e>
 8005d50:	e7d0      	b.n	8005cf4 <_dtoa_r+0x6c4>
 8005d52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d54:	2a00      	cmp	r2, #0
 8005d56:	f000 80ca 	beq.w	8005eee <_dtoa_r+0x8be>
 8005d5a:	9a07      	ldr	r2, [sp, #28]
 8005d5c:	2a01      	cmp	r2, #1
 8005d5e:	f300 80ad 	bgt.w	8005ebc <_dtoa_r+0x88c>
 8005d62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d64:	2a00      	cmp	r2, #0
 8005d66:	f000 80a5 	beq.w	8005eb4 <_dtoa_r+0x884>
 8005d6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005d6e:	9e08      	ldr	r6, [sp, #32]
 8005d70:	9d05      	ldr	r5, [sp, #20]
 8005d72:	9a05      	ldr	r2, [sp, #20]
 8005d74:	441a      	add	r2, r3
 8005d76:	9205      	str	r2, [sp, #20]
 8005d78:	9a06      	ldr	r2, [sp, #24]
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	441a      	add	r2, r3
 8005d7e:	4620      	mov	r0, r4
 8005d80:	9206      	str	r2, [sp, #24]
 8005d82:	f000 fc3d 	bl	8006600 <__i2b>
 8005d86:	4607      	mov	r7, r0
 8005d88:	b165      	cbz	r5, 8005da4 <_dtoa_r+0x774>
 8005d8a:	9b06      	ldr	r3, [sp, #24]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	dd09      	ble.n	8005da4 <_dtoa_r+0x774>
 8005d90:	42ab      	cmp	r3, r5
 8005d92:	9a05      	ldr	r2, [sp, #20]
 8005d94:	bfa8      	it	ge
 8005d96:	462b      	movge	r3, r5
 8005d98:	1ad2      	subs	r2, r2, r3
 8005d9a:	9205      	str	r2, [sp, #20]
 8005d9c:	9a06      	ldr	r2, [sp, #24]
 8005d9e:	1aed      	subs	r5, r5, r3
 8005da0:	1ad3      	subs	r3, r2, r3
 8005da2:	9306      	str	r3, [sp, #24]
 8005da4:	9b08      	ldr	r3, [sp, #32]
 8005da6:	b1f3      	cbz	r3, 8005de6 <_dtoa_r+0x7b6>
 8005da8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 80a3 	beq.w	8005ef6 <_dtoa_r+0x8c6>
 8005db0:	2e00      	cmp	r6, #0
 8005db2:	dd10      	ble.n	8005dd6 <_dtoa_r+0x7a6>
 8005db4:	4639      	mov	r1, r7
 8005db6:	4632      	mov	r2, r6
 8005db8:	4620      	mov	r0, r4
 8005dba:	f000 fce1 	bl	8006780 <__pow5mult>
 8005dbe:	4652      	mov	r2, sl
 8005dc0:	4601      	mov	r1, r0
 8005dc2:	4607      	mov	r7, r0
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f000 fc31 	bl	800662c <__multiply>
 8005dca:	4651      	mov	r1, sl
 8005dcc:	4680      	mov	r8, r0
 8005dce:	4620      	mov	r0, r4
 8005dd0:	f000 fb60 	bl	8006494 <_Bfree>
 8005dd4:	46c2      	mov	sl, r8
 8005dd6:	9b08      	ldr	r3, [sp, #32]
 8005dd8:	1b9a      	subs	r2, r3, r6
 8005dda:	d004      	beq.n	8005de6 <_dtoa_r+0x7b6>
 8005ddc:	4651      	mov	r1, sl
 8005dde:	4620      	mov	r0, r4
 8005de0:	f000 fcce 	bl	8006780 <__pow5mult>
 8005de4:	4682      	mov	sl, r0
 8005de6:	2101      	movs	r1, #1
 8005de8:	4620      	mov	r0, r4
 8005dea:	f000 fc09 	bl	8006600 <__i2b>
 8005dee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	4606      	mov	r6, r0
 8005df4:	f340 8081 	ble.w	8005efa <_dtoa_r+0x8ca>
 8005df8:	461a      	mov	r2, r3
 8005dfa:	4601      	mov	r1, r0
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	f000 fcbf 	bl	8006780 <__pow5mult>
 8005e02:	9b07      	ldr	r3, [sp, #28]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	4606      	mov	r6, r0
 8005e08:	dd7a      	ble.n	8005f00 <_dtoa_r+0x8d0>
 8005e0a:	f04f 0800 	mov.w	r8, #0
 8005e0e:	6933      	ldr	r3, [r6, #16]
 8005e10:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005e14:	6918      	ldr	r0, [r3, #16]
 8005e16:	f000 fba5 	bl	8006564 <__hi0bits>
 8005e1a:	f1c0 0020 	rsb	r0, r0, #32
 8005e1e:	9b06      	ldr	r3, [sp, #24]
 8005e20:	4418      	add	r0, r3
 8005e22:	f010 001f 	ands.w	r0, r0, #31
 8005e26:	f000 8094 	beq.w	8005f52 <_dtoa_r+0x922>
 8005e2a:	f1c0 0320 	rsb	r3, r0, #32
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	f340 8085 	ble.w	8005f3e <_dtoa_r+0x90e>
 8005e34:	9b05      	ldr	r3, [sp, #20]
 8005e36:	f1c0 001c 	rsb	r0, r0, #28
 8005e3a:	4403      	add	r3, r0
 8005e3c:	9305      	str	r3, [sp, #20]
 8005e3e:	9b06      	ldr	r3, [sp, #24]
 8005e40:	4403      	add	r3, r0
 8005e42:	4405      	add	r5, r0
 8005e44:	9306      	str	r3, [sp, #24]
 8005e46:	9b05      	ldr	r3, [sp, #20]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	dd05      	ble.n	8005e58 <_dtoa_r+0x828>
 8005e4c:	4651      	mov	r1, sl
 8005e4e:	461a      	mov	r2, r3
 8005e50:	4620      	mov	r0, r4
 8005e52:	f000 fcef 	bl	8006834 <__lshift>
 8005e56:	4682      	mov	sl, r0
 8005e58:	9b06      	ldr	r3, [sp, #24]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	dd05      	ble.n	8005e6a <_dtoa_r+0x83a>
 8005e5e:	4631      	mov	r1, r6
 8005e60:	461a      	mov	r2, r3
 8005e62:	4620      	mov	r0, r4
 8005e64:	f000 fce6 	bl	8006834 <__lshift>
 8005e68:	4606      	mov	r6, r0
 8005e6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d072      	beq.n	8005f56 <_dtoa_r+0x926>
 8005e70:	4631      	mov	r1, r6
 8005e72:	4650      	mov	r0, sl
 8005e74:	f000 fd4a 	bl	800690c <__mcmp>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	da6c      	bge.n	8005f56 <_dtoa_r+0x926>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	4651      	mov	r1, sl
 8005e80:	220a      	movs	r2, #10
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 fb28 	bl	80064d8 <__multadd>
 8005e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e8a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005e8e:	4682      	mov	sl, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 81b0 	beq.w	80061f6 <_dtoa_r+0xbc6>
 8005e96:	2300      	movs	r3, #0
 8005e98:	4639      	mov	r1, r7
 8005e9a:	220a      	movs	r2, #10
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f000 fb1b 	bl	80064d8 <__multadd>
 8005ea2:	9b01      	ldr	r3, [sp, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	4607      	mov	r7, r0
 8005ea8:	f300 8096 	bgt.w	8005fd8 <_dtoa_r+0x9a8>
 8005eac:	9b07      	ldr	r3, [sp, #28]
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	dc59      	bgt.n	8005f66 <_dtoa_r+0x936>
 8005eb2:	e091      	b.n	8005fd8 <_dtoa_r+0x9a8>
 8005eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005eb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005eba:	e758      	b.n	8005d6e <_dtoa_r+0x73e>
 8005ebc:	9b04      	ldr	r3, [sp, #16]
 8005ebe:	1e5e      	subs	r6, r3, #1
 8005ec0:	9b08      	ldr	r3, [sp, #32]
 8005ec2:	42b3      	cmp	r3, r6
 8005ec4:	bfbf      	itttt	lt
 8005ec6:	9b08      	ldrlt	r3, [sp, #32]
 8005ec8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005eca:	9608      	strlt	r6, [sp, #32]
 8005ecc:	1af3      	sublt	r3, r6, r3
 8005ece:	bfb4      	ite	lt
 8005ed0:	18d2      	addlt	r2, r2, r3
 8005ed2:	1b9e      	subge	r6, r3, r6
 8005ed4:	9b04      	ldr	r3, [sp, #16]
 8005ed6:	bfbc      	itt	lt
 8005ed8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005eda:	2600      	movlt	r6, #0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	bfb7      	itett	lt
 8005ee0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005ee4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005ee8:	1a9d      	sublt	r5, r3, r2
 8005eea:	2300      	movlt	r3, #0
 8005eec:	e741      	b.n	8005d72 <_dtoa_r+0x742>
 8005eee:	9e08      	ldr	r6, [sp, #32]
 8005ef0:	9d05      	ldr	r5, [sp, #20]
 8005ef2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005ef4:	e748      	b.n	8005d88 <_dtoa_r+0x758>
 8005ef6:	9a08      	ldr	r2, [sp, #32]
 8005ef8:	e770      	b.n	8005ddc <_dtoa_r+0x7ac>
 8005efa:	9b07      	ldr	r3, [sp, #28]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	dc19      	bgt.n	8005f34 <_dtoa_r+0x904>
 8005f00:	9b02      	ldr	r3, [sp, #8]
 8005f02:	b9bb      	cbnz	r3, 8005f34 <_dtoa_r+0x904>
 8005f04:	9b03      	ldr	r3, [sp, #12]
 8005f06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f0a:	b99b      	cbnz	r3, 8005f34 <_dtoa_r+0x904>
 8005f0c:	9b03      	ldr	r3, [sp, #12]
 8005f0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f12:	0d1b      	lsrs	r3, r3, #20
 8005f14:	051b      	lsls	r3, r3, #20
 8005f16:	b183      	cbz	r3, 8005f3a <_dtoa_r+0x90a>
 8005f18:	9b05      	ldr	r3, [sp, #20]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	9305      	str	r3, [sp, #20]
 8005f1e:	9b06      	ldr	r3, [sp, #24]
 8005f20:	3301      	adds	r3, #1
 8005f22:	9306      	str	r3, [sp, #24]
 8005f24:	f04f 0801 	mov.w	r8, #1
 8005f28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	f47f af6f 	bne.w	8005e0e <_dtoa_r+0x7de>
 8005f30:	2001      	movs	r0, #1
 8005f32:	e774      	b.n	8005e1e <_dtoa_r+0x7ee>
 8005f34:	f04f 0800 	mov.w	r8, #0
 8005f38:	e7f6      	b.n	8005f28 <_dtoa_r+0x8f8>
 8005f3a:	4698      	mov	r8, r3
 8005f3c:	e7f4      	b.n	8005f28 <_dtoa_r+0x8f8>
 8005f3e:	d082      	beq.n	8005e46 <_dtoa_r+0x816>
 8005f40:	9a05      	ldr	r2, [sp, #20]
 8005f42:	331c      	adds	r3, #28
 8005f44:	441a      	add	r2, r3
 8005f46:	9205      	str	r2, [sp, #20]
 8005f48:	9a06      	ldr	r2, [sp, #24]
 8005f4a:	441a      	add	r2, r3
 8005f4c:	441d      	add	r5, r3
 8005f4e:	9206      	str	r2, [sp, #24]
 8005f50:	e779      	b.n	8005e46 <_dtoa_r+0x816>
 8005f52:	4603      	mov	r3, r0
 8005f54:	e7f4      	b.n	8005f40 <_dtoa_r+0x910>
 8005f56:	9b04      	ldr	r3, [sp, #16]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	dc37      	bgt.n	8005fcc <_dtoa_r+0x99c>
 8005f5c:	9b07      	ldr	r3, [sp, #28]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	dd34      	ble.n	8005fcc <_dtoa_r+0x99c>
 8005f62:	9b04      	ldr	r3, [sp, #16]
 8005f64:	9301      	str	r3, [sp, #4]
 8005f66:	9b01      	ldr	r3, [sp, #4]
 8005f68:	b963      	cbnz	r3, 8005f84 <_dtoa_r+0x954>
 8005f6a:	4631      	mov	r1, r6
 8005f6c:	2205      	movs	r2, #5
 8005f6e:	4620      	mov	r0, r4
 8005f70:	f000 fab2 	bl	80064d8 <__multadd>
 8005f74:	4601      	mov	r1, r0
 8005f76:	4606      	mov	r6, r0
 8005f78:	4650      	mov	r0, sl
 8005f7a:	f000 fcc7 	bl	800690c <__mcmp>
 8005f7e:	2800      	cmp	r0, #0
 8005f80:	f73f adbb 	bgt.w	8005afa <_dtoa_r+0x4ca>
 8005f84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f86:	9d00      	ldr	r5, [sp, #0]
 8005f88:	ea6f 0b03 	mvn.w	fp, r3
 8005f8c:	f04f 0800 	mov.w	r8, #0
 8005f90:	4631      	mov	r1, r6
 8005f92:	4620      	mov	r0, r4
 8005f94:	f000 fa7e 	bl	8006494 <_Bfree>
 8005f98:	2f00      	cmp	r7, #0
 8005f9a:	f43f aeab 	beq.w	8005cf4 <_dtoa_r+0x6c4>
 8005f9e:	f1b8 0f00 	cmp.w	r8, #0
 8005fa2:	d005      	beq.n	8005fb0 <_dtoa_r+0x980>
 8005fa4:	45b8      	cmp	r8, r7
 8005fa6:	d003      	beq.n	8005fb0 <_dtoa_r+0x980>
 8005fa8:	4641      	mov	r1, r8
 8005faa:	4620      	mov	r0, r4
 8005fac:	f000 fa72 	bl	8006494 <_Bfree>
 8005fb0:	4639      	mov	r1, r7
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	f000 fa6e 	bl	8006494 <_Bfree>
 8005fb8:	e69c      	b.n	8005cf4 <_dtoa_r+0x6c4>
 8005fba:	2600      	movs	r6, #0
 8005fbc:	4637      	mov	r7, r6
 8005fbe:	e7e1      	b.n	8005f84 <_dtoa_r+0x954>
 8005fc0:	46bb      	mov	fp, r7
 8005fc2:	4637      	mov	r7, r6
 8005fc4:	e599      	b.n	8005afa <_dtoa_r+0x4ca>
 8005fc6:	bf00      	nop
 8005fc8:	40240000 	.word	0x40240000
 8005fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f000 80c8 	beq.w	8006164 <_dtoa_r+0xb34>
 8005fd4:	9b04      	ldr	r3, [sp, #16]
 8005fd6:	9301      	str	r3, [sp, #4]
 8005fd8:	2d00      	cmp	r5, #0
 8005fda:	dd05      	ble.n	8005fe8 <_dtoa_r+0x9b8>
 8005fdc:	4639      	mov	r1, r7
 8005fde:	462a      	mov	r2, r5
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f000 fc27 	bl	8006834 <__lshift>
 8005fe6:	4607      	mov	r7, r0
 8005fe8:	f1b8 0f00 	cmp.w	r8, #0
 8005fec:	d05b      	beq.n	80060a6 <_dtoa_r+0xa76>
 8005fee:	6879      	ldr	r1, [r7, #4]
 8005ff0:	4620      	mov	r0, r4
 8005ff2:	f000 fa0f 	bl	8006414 <_Balloc>
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	b928      	cbnz	r0, 8006006 <_dtoa_r+0x9d6>
 8005ffa:	4b83      	ldr	r3, [pc, #524]	; (8006208 <_dtoa_r+0xbd8>)
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006002:	f7ff bb2e 	b.w	8005662 <_dtoa_r+0x32>
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	3202      	adds	r2, #2
 800600a:	0092      	lsls	r2, r2, #2
 800600c:	f107 010c 	add.w	r1, r7, #12
 8006010:	300c      	adds	r0, #12
 8006012:	f000 fe39 	bl	8006c88 <memcpy>
 8006016:	2201      	movs	r2, #1
 8006018:	4629      	mov	r1, r5
 800601a:	4620      	mov	r0, r4
 800601c:	f000 fc0a 	bl	8006834 <__lshift>
 8006020:	9b00      	ldr	r3, [sp, #0]
 8006022:	3301      	adds	r3, #1
 8006024:	9304      	str	r3, [sp, #16]
 8006026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800602a:	4413      	add	r3, r2
 800602c:	9308      	str	r3, [sp, #32]
 800602e:	9b02      	ldr	r3, [sp, #8]
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	46b8      	mov	r8, r7
 8006036:	9306      	str	r3, [sp, #24]
 8006038:	4607      	mov	r7, r0
 800603a:	9b04      	ldr	r3, [sp, #16]
 800603c:	4631      	mov	r1, r6
 800603e:	3b01      	subs	r3, #1
 8006040:	4650      	mov	r0, sl
 8006042:	9301      	str	r3, [sp, #4]
 8006044:	f7ff fa6b 	bl	800551e <quorem>
 8006048:	4641      	mov	r1, r8
 800604a:	9002      	str	r0, [sp, #8]
 800604c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006050:	4650      	mov	r0, sl
 8006052:	f000 fc5b 	bl	800690c <__mcmp>
 8006056:	463a      	mov	r2, r7
 8006058:	9005      	str	r0, [sp, #20]
 800605a:	4631      	mov	r1, r6
 800605c:	4620      	mov	r0, r4
 800605e:	f000 fc71 	bl	8006944 <__mdiff>
 8006062:	68c2      	ldr	r2, [r0, #12]
 8006064:	4605      	mov	r5, r0
 8006066:	bb02      	cbnz	r2, 80060aa <_dtoa_r+0xa7a>
 8006068:	4601      	mov	r1, r0
 800606a:	4650      	mov	r0, sl
 800606c:	f000 fc4e 	bl	800690c <__mcmp>
 8006070:	4602      	mov	r2, r0
 8006072:	4629      	mov	r1, r5
 8006074:	4620      	mov	r0, r4
 8006076:	9209      	str	r2, [sp, #36]	; 0x24
 8006078:	f000 fa0c 	bl	8006494 <_Bfree>
 800607c:	9b07      	ldr	r3, [sp, #28]
 800607e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006080:	9d04      	ldr	r5, [sp, #16]
 8006082:	ea43 0102 	orr.w	r1, r3, r2
 8006086:	9b06      	ldr	r3, [sp, #24]
 8006088:	4319      	orrs	r1, r3
 800608a:	d110      	bne.n	80060ae <_dtoa_r+0xa7e>
 800608c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006090:	d029      	beq.n	80060e6 <_dtoa_r+0xab6>
 8006092:	9b05      	ldr	r3, [sp, #20]
 8006094:	2b00      	cmp	r3, #0
 8006096:	dd02      	ble.n	800609e <_dtoa_r+0xa6e>
 8006098:	9b02      	ldr	r3, [sp, #8]
 800609a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800609e:	9b01      	ldr	r3, [sp, #4]
 80060a0:	f883 9000 	strb.w	r9, [r3]
 80060a4:	e774      	b.n	8005f90 <_dtoa_r+0x960>
 80060a6:	4638      	mov	r0, r7
 80060a8:	e7ba      	b.n	8006020 <_dtoa_r+0x9f0>
 80060aa:	2201      	movs	r2, #1
 80060ac:	e7e1      	b.n	8006072 <_dtoa_r+0xa42>
 80060ae:	9b05      	ldr	r3, [sp, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	db04      	blt.n	80060be <_dtoa_r+0xa8e>
 80060b4:	9907      	ldr	r1, [sp, #28]
 80060b6:	430b      	orrs	r3, r1
 80060b8:	9906      	ldr	r1, [sp, #24]
 80060ba:	430b      	orrs	r3, r1
 80060bc:	d120      	bne.n	8006100 <_dtoa_r+0xad0>
 80060be:	2a00      	cmp	r2, #0
 80060c0:	dded      	ble.n	800609e <_dtoa_r+0xa6e>
 80060c2:	4651      	mov	r1, sl
 80060c4:	2201      	movs	r2, #1
 80060c6:	4620      	mov	r0, r4
 80060c8:	f000 fbb4 	bl	8006834 <__lshift>
 80060cc:	4631      	mov	r1, r6
 80060ce:	4682      	mov	sl, r0
 80060d0:	f000 fc1c 	bl	800690c <__mcmp>
 80060d4:	2800      	cmp	r0, #0
 80060d6:	dc03      	bgt.n	80060e0 <_dtoa_r+0xab0>
 80060d8:	d1e1      	bne.n	800609e <_dtoa_r+0xa6e>
 80060da:	f019 0f01 	tst.w	r9, #1
 80060de:	d0de      	beq.n	800609e <_dtoa_r+0xa6e>
 80060e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80060e4:	d1d8      	bne.n	8006098 <_dtoa_r+0xa68>
 80060e6:	9a01      	ldr	r2, [sp, #4]
 80060e8:	2339      	movs	r3, #57	; 0x39
 80060ea:	7013      	strb	r3, [r2, #0]
 80060ec:	462b      	mov	r3, r5
 80060ee:	461d      	mov	r5, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80060f6:	2a39      	cmp	r2, #57	; 0x39
 80060f8:	d06c      	beq.n	80061d4 <_dtoa_r+0xba4>
 80060fa:	3201      	adds	r2, #1
 80060fc:	701a      	strb	r2, [r3, #0]
 80060fe:	e747      	b.n	8005f90 <_dtoa_r+0x960>
 8006100:	2a00      	cmp	r2, #0
 8006102:	dd07      	ble.n	8006114 <_dtoa_r+0xae4>
 8006104:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006108:	d0ed      	beq.n	80060e6 <_dtoa_r+0xab6>
 800610a:	9a01      	ldr	r2, [sp, #4]
 800610c:	f109 0301 	add.w	r3, r9, #1
 8006110:	7013      	strb	r3, [r2, #0]
 8006112:	e73d      	b.n	8005f90 <_dtoa_r+0x960>
 8006114:	9b04      	ldr	r3, [sp, #16]
 8006116:	9a08      	ldr	r2, [sp, #32]
 8006118:	f803 9c01 	strb.w	r9, [r3, #-1]
 800611c:	4293      	cmp	r3, r2
 800611e:	d043      	beq.n	80061a8 <_dtoa_r+0xb78>
 8006120:	4651      	mov	r1, sl
 8006122:	2300      	movs	r3, #0
 8006124:	220a      	movs	r2, #10
 8006126:	4620      	mov	r0, r4
 8006128:	f000 f9d6 	bl	80064d8 <__multadd>
 800612c:	45b8      	cmp	r8, r7
 800612e:	4682      	mov	sl, r0
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	f04f 020a 	mov.w	r2, #10
 8006138:	4641      	mov	r1, r8
 800613a:	4620      	mov	r0, r4
 800613c:	d107      	bne.n	800614e <_dtoa_r+0xb1e>
 800613e:	f000 f9cb 	bl	80064d8 <__multadd>
 8006142:	4680      	mov	r8, r0
 8006144:	4607      	mov	r7, r0
 8006146:	9b04      	ldr	r3, [sp, #16]
 8006148:	3301      	adds	r3, #1
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	e775      	b.n	800603a <_dtoa_r+0xa0a>
 800614e:	f000 f9c3 	bl	80064d8 <__multadd>
 8006152:	4639      	mov	r1, r7
 8006154:	4680      	mov	r8, r0
 8006156:	2300      	movs	r3, #0
 8006158:	220a      	movs	r2, #10
 800615a:	4620      	mov	r0, r4
 800615c:	f000 f9bc 	bl	80064d8 <__multadd>
 8006160:	4607      	mov	r7, r0
 8006162:	e7f0      	b.n	8006146 <_dtoa_r+0xb16>
 8006164:	9b04      	ldr	r3, [sp, #16]
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	9d00      	ldr	r5, [sp, #0]
 800616a:	4631      	mov	r1, r6
 800616c:	4650      	mov	r0, sl
 800616e:	f7ff f9d6 	bl	800551e <quorem>
 8006172:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006176:	9b00      	ldr	r3, [sp, #0]
 8006178:	f805 9b01 	strb.w	r9, [r5], #1
 800617c:	1aea      	subs	r2, r5, r3
 800617e:	9b01      	ldr	r3, [sp, #4]
 8006180:	4293      	cmp	r3, r2
 8006182:	dd07      	ble.n	8006194 <_dtoa_r+0xb64>
 8006184:	4651      	mov	r1, sl
 8006186:	2300      	movs	r3, #0
 8006188:	220a      	movs	r2, #10
 800618a:	4620      	mov	r0, r4
 800618c:	f000 f9a4 	bl	80064d8 <__multadd>
 8006190:	4682      	mov	sl, r0
 8006192:	e7ea      	b.n	800616a <_dtoa_r+0xb3a>
 8006194:	9b01      	ldr	r3, [sp, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	bfc8      	it	gt
 800619a:	461d      	movgt	r5, r3
 800619c:	9b00      	ldr	r3, [sp, #0]
 800619e:	bfd8      	it	le
 80061a0:	2501      	movle	r5, #1
 80061a2:	441d      	add	r5, r3
 80061a4:	f04f 0800 	mov.w	r8, #0
 80061a8:	4651      	mov	r1, sl
 80061aa:	2201      	movs	r2, #1
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 fb41 	bl	8006834 <__lshift>
 80061b2:	4631      	mov	r1, r6
 80061b4:	4682      	mov	sl, r0
 80061b6:	f000 fba9 	bl	800690c <__mcmp>
 80061ba:	2800      	cmp	r0, #0
 80061bc:	dc96      	bgt.n	80060ec <_dtoa_r+0xabc>
 80061be:	d102      	bne.n	80061c6 <_dtoa_r+0xb96>
 80061c0:	f019 0f01 	tst.w	r9, #1
 80061c4:	d192      	bne.n	80060ec <_dtoa_r+0xabc>
 80061c6:	462b      	mov	r3, r5
 80061c8:	461d      	mov	r5, r3
 80061ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061ce:	2a30      	cmp	r2, #48	; 0x30
 80061d0:	d0fa      	beq.n	80061c8 <_dtoa_r+0xb98>
 80061d2:	e6dd      	b.n	8005f90 <_dtoa_r+0x960>
 80061d4:	9a00      	ldr	r2, [sp, #0]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d189      	bne.n	80060ee <_dtoa_r+0xabe>
 80061da:	f10b 0b01 	add.w	fp, fp, #1
 80061de:	2331      	movs	r3, #49	; 0x31
 80061e0:	e796      	b.n	8006110 <_dtoa_r+0xae0>
 80061e2:	4b0a      	ldr	r3, [pc, #40]	; (800620c <_dtoa_r+0xbdc>)
 80061e4:	f7ff ba99 	b.w	800571a <_dtoa_r+0xea>
 80061e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f47f aa6d 	bne.w	80056ca <_dtoa_r+0x9a>
 80061f0:	4b07      	ldr	r3, [pc, #28]	; (8006210 <_dtoa_r+0xbe0>)
 80061f2:	f7ff ba92 	b.w	800571a <_dtoa_r+0xea>
 80061f6:	9b01      	ldr	r3, [sp, #4]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	dcb5      	bgt.n	8006168 <_dtoa_r+0xb38>
 80061fc:	9b07      	ldr	r3, [sp, #28]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	f73f aeb1 	bgt.w	8005f66 <_dtoa_r+0x936>
 8006204:	e7b0      	b.n	8006168 <_dtoa_r+0xb38>
 8006206:	bf00      	nop
 8006208:	080073a0 	.word	0x080073a0
 800620c:	08007300 	.word	0x08007300
 8006210:	08007324 	.word	0x08007324

08006214 <_free_r>:
 8006214:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006216:	2900      	cmp	r1, #0
 8006218:	d044      	beq.n	80062a4 <_free_r+0x90>
 800621a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800621e:	9001      	str	r0, [sp, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f1a1 0404 	sub.w	r4, r1, #4
 8006226:	bfb8      	it	lt
 8006228:	18e4      	addlt	r4, r4, r3
 800622a:	f000 f8e7 	bl	80063fc <__malloc_lock>
 800622e:	4a1e      	ldr	r2, [pc, #120]	; (80062a8 <_free_r+0x94>)
 8006230:	9801      	ldr	r0, [sp, #4]
 8006232:	6813      	ldr	r3, [r2, #0]
 8006234:	b933      	cbnz	r3, 8006244 <_free_r+0x30>
 8006236:	6063      	str	r3, [r4, #4]
 8006238:	6014      	str	r4, [r2, #0]
 800623a:	b003      	add	sp, #12
 800623c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006240:	f000 b8e2 	b.w	8006408 <__malloc_unlock>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d908      	bls.n	800625a <_free_r+0x46>
 8006248:	6825      	ldr	r5, [r4, #0]
 800624a:	1961      	adds	r1, r4, r5
 800624c:	428b      	cmp	r3, r1
 800624e:	bf01      	itttt	eq
 8006250:	6819      	ldreq	r1, [r3, #0]
 8006252:	685b      	ldreq	r3, [r3, #4]
 8006254:	1949      	addeq	r1, r1, r5
 8006256:	6021      	streq	r1, [r4, #0]
 8006258:	e7ed      	b.n	8006236 <_free_r+0x22>
 800625a:	461a      	mov	r2, r3
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b10b      	cbz	r3, 8006264 <_free_r+0x50>
 8006260:	42a3      	cmp	r3, r4
 8006262:	d9fa      	bls.n	800625a <_free_r+0x46>
 8006264:	6811      	ldr	r1, [r2, #0]
 8006266:	1855      	adds	r5, r2, r1
 8006268:	42a5      	cmp	r5, r4
 800626a:	d10b      	bne.n	8006284 <_free_r+0x70>
 800626c:	6824      	ldr	r4, [r4, #0]
 800626e:	4421      	add	r1, r4
 8006270:	1854      	adds	r4, r2, r1
 8006272:	42a3      	cmp	r3, r4
 8006274:	6011      	str	r1, [r2, #0]
 8006276:	d1e0      	bne.n	800623a <_free_r+0x26>
 8006278:	681c      	ldr	r4, [r3, #0]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	6053      	str	r3, [r2, #4]
 800627e:	440c      	add	r4, r1
 8006280:	6014      	str	r4, [r2, #0]
 8006282:	e7da      	b.n	800623a <_free_r+0x26>
 8006284:	d902      	bls.n	800628c <_free_r+0x78>
 8006286:	230c      	movs	r3, #12
 8006288:	6003      	str	r3, [r0, #0]
 800628a:	e7d6      	b.n	800623a <_free_r+0x26>
 800628c:	6825      	ldr	r5, [r4, #0]
 800628e:	1961      	adds	r1, r4, r5
 8006290:	428b      	cmp	r3, r1
 8006292:	bf04      	itt	eq
 8006294:	6819      	ldreq	r1, [r3, #0]
 8006296:	685b      	ldreq	r3, [r3, #4]
 8006298:	6063      	str	r3, [r4, #4]
 800629a:	bf04      	itt	eq
 800629c:	1949      	addeq	r1, r1, r5
 800629e:	6021      	streq	r1, [r4, #0]
 80062a0:	6054      	str	r4, [r2, #4]
 80062a2:	e7ca      	b.n	800623a <_free_r+0x26>
 80062a4:	b003      	add	sp, #12
 80062a6:	bd30      	pop	{r4, r5, pc}
 80062a8:	20000438 	.word	0x20000438

080062ac <malloc>:
 80062ac:	4b02      	ldr	r3, [pc, #8]	; (80062b8 <malloc+0xc>)
 80062ae:	4601      	mov	r1, r0
 80062b0:	6818      	ldr	r0, [r3, #0]
 80062b2:	f000 b823 	b.w	80062fc <_malloc_r>
 80062b6:	bf00      	nop
 80062b8:	20000064 	.word	0x20000064

080062bc <sbrk_aligned>:
 80062bc:	b570      	push	{r4, r5, r6, lr}
 80062be:	4e0e      	ldr	r6, [pc, #56]	; (80062f8 <sbrk_aligned+0x3c>)
 80062c0:	460c      	mov	r4, r1
 80062c2:	6831      	ldr	r1, [r6, #0]
 80062c4:	4605      	mov	r5, r0
 80062c6:	b911      	cbnz	r1, 80062ce <sbrk_aligned+0x12>
 80062c8:	f000 fcce 	bl	8006c68 <_sbrk_r>
 80062cc:	6030      	str	r0, [r6, #0]
 80062ce:	4621      	mov	r1, r4
 80062d0:	4628      	mov	r0, r5
 80062d2:	f000 fcc9 	bl	8006c68 <_sbrk_r>
 80062d6:	1c43      	adds	r3, r0, #1
 80062d8:	d00a      	beq.n	80062f0 <sbrk_aligned+0x34>
 80062da:	1cc4      	adds	r4, r0, #3
 80062dc:	f024 0403 	bic.w	r4, r4, #3
 80062e0:	42a0      	cmp	r0, r4
 80062e2:	d007      	beq.n	80062f4 <sbrk_aligned+0x38>
 80062e4:	1a21      	subs	r1, r4, r0
 80062e6:	4628      	mov	r0, r5
 80062e8:	f000 fcbe 	bl	8006c68 <_sbrk_r>
 80062ec:	3001      	adds	r0, #1
 80062ee:	d101      	bne.n	80062f4 <sbrk_aligned+0x38>
 80062f0:	f04f 34ff 	mov.w	r4, #4294967295
 80062f4:	4620      	mov	r0, r4
 80062f6:	bd70      	pop	{r4, r5, r6, pc}
 80062f8:	2000043c 	.word	0x2000043c

080062fc <_malloc_r>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	1ccd      	adds	r5, r1, #3
 8006302:	f025 0503 	bic.w	r5, r5, #3
 8006306:	3508      	adds	r5, #8
 8006308:	2d0c      	cmp	r5, #12
 800630a:	bf38      	it	cc
 800630c:	250c      	movcc	r5, #12
 800630e:	2d00      	cmp	r5, #0
 8006310:	4607      	mov	r7, r0
 8006312:	db01      	blt.n	8006318 <_malloc_r+0x1c>
 8006314:	42a9      	cmp	r1, r5
 8006316:	d905      	bls.n	8006324 <_malloc_r+0x28>
 8006318:	230c      	movs	r3, #12
 800631a:	603b      	str	r3, [r7, #0]
 800631c:	2600      	movs	r6, #0
 800631e:	4630      	mov	r0, r6
 8006320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006324:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80063f8 <_malloc_r+0xfc>
 8006328:	f000 f868 	bl	80063fc <__malloc_lock>
 800632c:	f8d8 3000 	ldr.w	r3, [r8]
 8006330:	461c      	mov	r4, r3
 8006332:	bb5c      	cbnz	r4, 800638c <_malloc_r+0x90>
 8006334:	4629      	mov	r1, r5
 8006336:	4638      	mov	r0, r7
 8006338:	f7ff ffc0 	bl	80062bc <sbrk_aligned>
 800633c:	1c43      	adds	r3, r0, #1
 800633e:	4604      	mov	r4, r0
 8006340:	d155      	bne.n	80063ee <_malloc_r+0xf2>
 8006342:	f8d8 4000 	ldr.w	r4, [r8]
 8006346:	4626      	mov	r6, r4
 8006348:	2e00      	cmp	r6, #0
 800634a:	d145      	bne.n	80063d8 <_malloc_r+0xdc>
 800634c:	2c00      	cmp	r4, #0
 800634e:	d048      	beq.n	80063e2 <_malloc_r+0xe6>
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	4631      	mov	r1, r6
 8006354:	4638      	mov	r0, r7
 8006356:	eb04 0903 	add.w	r9, r4, r3
 800635a:	f000 fc85 	bl	8006c68 <_sbrk_r>
 800635e:	4581      	cmp	r9, r0
 8006360:	d13f      	bne.n	80063e2 <_malloc_r+0xe6>
 8006362:	6821      	ldr	r1, [r4, #0]
 8006364:	1a6d      	subs	r5, r5, r1
 8006366:	4629      	mov	r1, r5
 8006368:	4638      	mov	r0, r7
 800636a:	f7ff ffa7 	bl	80062bc <sbrk_aligned>
 800636e:	3001      	adds	r0, #1
 8006370:	d037      	beq.n	80063e2 <_malloc_r+0xe6>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	442b      	add	r3, r5
 8006376:	6023      	str	r3, [r4, #0]
 8006378:	f8d8 3000 	ldr.w	r3, [r8]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d038      	beq.n	80063f2 <_malloc_r+0xf6>
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	42a2      	cmp	r2, r4
 8006384:	d12b      	bne.n	80063de <_malloc_r+0xe2>
 8006386:	2200      	movs	r2, #0
 8006388:	605a      	str	r2, [r3, #4]
 800638a:	e00f      	b.n	80063ac <_malloc_r+0xb0>
 800638c:	6822      	ldr	r2, [r4, #0]
 800638e:	1b52      	subs	r2, r2, r5
 8006390:	d41f      	bmi.n	80063d2 <_malloc_r+0xd6>
 8006392:	2a0b      	cmp	r2, #11
 8006394:	d917      	bls.n	80063c6 <_malloc_r+0xca>
 8006396:	1961      	adds	r1, r4, r5
 8006398:	42a3      	cmp	r3, r4
 800639a:	6025      	str	r5, [r4, #0]
 800639c:	bf18      	it	ne
 800639e:	6059      	strne	r1, [r3, #4]
 80063a0:	6863      	ldr	r3, [r4, #4]
 80063a2:	bf08      	it	eq
 80063a4:	f8c8 1000 	streq.w	r1, [r8]
 80063a8:	5162      	str	r2, [r4, r5]
 80063aa:	604b      	str	r3, [r1, #4]
 80063ac:	4638      	mov	r0, r7
 80063ae:	f104 060b 	add.w	r6, r4, #11
 80063b2:	f000 f829 	bl	8006408 <__malloc_unlock>
 80063b6:	f026 0607 	bic.w	r6, r6, #7
 80063ba:	1d23      	adds	r3, r4, #4
 80063bc:	1af2      	subs	r2, r6, r3
 80063be:	d0ae      	beq.n	800631e <_malloc_r+0x22>
 80063c0:	1b9b      	subs	r3, r3, r6
 80063c2:	50a3      	str	r3, [r4, r2]
 80063c4:	e7ab      	b.n	800631e <_malloc_r+0x22>
 80063c6:	42a3      	cmp	r3, r4
 80063c8:	6862      	ldr	r2, [r4, #4]
 80063ca:	d1dd      	bne.n	8006388 <_malloc_r+0x8c>
 80063cc:	f8c8 2000 	str.w	r2, [r8]
 80063d0:	e7ec      	b.n	80063ac <_malloc_r+0xb0>
 80063d2:	4623      	mov	r3, r4
 80063d4:	6864      	ldr	r4, [r4, #4]
 80063d6:	e7ac      	b.n	8006332 <_malloc_r+0x36>
 80063d8:	4634      	mov	r4, r6
 80063da:	6876      	ldr	r6, [r6, #4]
 80063dc:	e7b4      	b.n	8006348 <_malloc_r+0x4c>
 80063de:	4613      	mov	r3, r2
 80063e0:	e7cc      	b.n	800637c <_malloc_r+0x80>
 80063e2:	230c      	movs	r3, #12
 80063e4:	603b      	str	r3, [r7, #0]
 80063e6:	4638      	mov	r0, r7
 80063e8:	f000 f80e 	bl	8006408 <__malloc_unlock>
 80063ec:	e797      	b.n	800631e <_malloc_r+0x22>
 80063ee:	6025      	str	r5, [r4, #0]
 80063f0:	e7dc      	b.n	80063ac <_malloc_r+0xb0>
 80063f2:	605b      	str	r3, [r3, #4]
 80063f4:	deff      	udf	#255	; 0xff
 80063f6:	bf00      	nop
 80063f8:	20000438 	.word	0x20000438

080063fc <__malloc_lock>:
 80063fc:	4801      	ldr	r0, [pc, #4]	; (8006404 <__malloc_lock+0x8>)
 80063fe:	f7ff b88c 	b.w	800551a <__retarget_lock_acquire_recursive>
 8006402:	bf00      	nop
 8006404:	20000434 	.word	0x20000434

08006408 <__malloc_unlock>:
 8006408:	4801      	ldr	r0, [pc, #4]	; (8006410 <__malloc_unlock+0x8>)
 800640a:	f7ff b887 	b.w	800551c <__retarget_lock_release_recursive>
 800640e:	bf00      	nop
 8006410:	20000434 	.word	0x20000434

08006414 <_Balloc>:
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	69c6      	ldr	r6, [r0, #28]
 8006418:	4604      	mov	r4, r0
 800641a:	460d      	mov	r5, r1
 800641c:	b976      	cbnz	r6, 800643c <_Balloc+0x28>
 800641e:	2010      	movs	r0, #16
 8006420:	f7ff ff44 	bl	80062ac <malloc>
 8006424:	4602      	mov	r2, r0
 8006426:	61e0      	str	r0, [r4, #28]
 8006428:	b920      	cbnz	r0, 8006434 <_Balloc+0x20>
 800642a:	4b18      	ldr	r3, [pc, #96]	; (800648c <_Balloc+0x78>)
 800642c:	4818      	ldr	r0, [pc, #96]	; (8006490 <_Balloc+0x7c>)
 800642e:	216b      	movs	r1, #107	; 0x6b
 8006430:	f000 fc38 	bl	8006ca4 <__assert_func>
 8006434:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006438:	6006      	str	r6, [r0, #0]
 800643a:	60c6      	str	r6, [r0, #12]
 800643c:	69e6      	ldr	r6, [r4, #28]
 800643e:	68f3      	ldr	r3, [r6, #12]
 8006440:	b183      	cbz	r3, 8006464 <_Balloc+0x50>
 8006442:	69e3      	ldr	r3, [r4, #28]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800644a:	b9b8      	cbnz	r0, 800647c <_Balloc+0x68>
 800644c:	2101      	movs	r1, #1
 800644e:	fa01 f605 	lsl.w	r6, r1, r5
 8006452:	1d72      	adds	r2, r6, #5
 8006454:	0092      	lsls	r2, r2, #2
 8006456:	4620      	mov	r0, r4
 8006458:	f000 fc42 	bl	8006ce0 <_calloc_r>
 800645c:	b160      	cbz	r0, 8006478 <_Balloc+0x64>
 800645e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006462:	e00e      	b.n	8006482 <_Balloc+0x6e>
 8006464:	2221      	movs	r2, #33	; 0x21
 8006466:	2104      	movs	r1, #4
 8006468:	4620      	mov	r0, r4
 800646a:	f000 fc39 	bl	8006ce0 <_calloc_r>
 800646e:	69e3      	ldr	r3, [r4, #28]
 8006470:	60f0      	str	r0, [r6, #12]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1e4      	bne.n	8006442 <_Balloc+0x2e>
 8006478:	2000      	movs	r0, #0
 800647a:	bd70      	pop	{r4, r5, r6, pc}
 800647c:	6802      	ldr	r2, [r0, #0]
 800647e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006482:	2300      	movs	r3, #0
 8006484:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006488:	e7f7      	b.n	800647a <_Balloc+0x66>
 800648a:	bf00      	nop
 800648c:	08007331 	.word	0x08007331
 8006490:	080073b1 	.word	0x080073b1

08006494 <_Bfree>:
 8006494:	b570      	push	{r4, r5, r6, lr}
 8006496:	69c6      	ldr	r6, [r0, #28]
 8006498:	4605      	mov	r5, r0
 800649a:	460c      	mov	r4, r1
 800649c:	b976      	cbnz	r6, 80064bc <_Bfree+0x28>
 800649e:	2010      	movs	r0, #16
 80064a0:	f7ff ff04 	bl	80062ac <malloc>
 80064a4:	4602      	mov	r2, r0
 80064a6:	61e8      	str	r0, [r5, #28]
 80064a8:	b920      	cbnz	r0, 80064b4 <_Bfree+0x20>
 80064aa:	4b09      	ldr	r3, [pc, #36]	; (80064d0 <_Bfree+0x3c>)
 80064ac:	4809      	ldr	r0, [pc, #36]	; (80064d4 <_Bfree+0x40>)
 80064ae:	218f      	movs	r1, #143	; 0x8f
 80064b0:	f000 fbf8 	bl	8006ca4 <__assert_func>
 80064b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064b8:	6006      	str	r6, [r0, #0]
 80064ba:	60c6      	str	r6, [r0, #12]
 80064bc:	b13c      	cbz	r4, 80064ce <_Bfree+0x3a>
 80064be:	69eb      	ldr	r3, [r5, #28]
 80064c0:	6862      	ldr	r2, [r4, #4]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80064c8:	6021      	str	r1, [r4, #0]
 80064ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80064ce:	bd70      	pop	{r4, r5, r6, pc}
 80064d0:	08007331 	.word	0x08007331
 80064d4:	080073b1 	.word	0x080073b1

080064d8 <__multadd>:
 80064d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064dc:	690d      	ldr	r5, [r1, #16]
 80064de:	4607      	mov	r7, r0
 80064e0:	460c      	mov	r4, r1
 80064e2:	461e      	mov	r6, r3
 80064e4:	f101 0c14 	add.w	ip, r1, #20
 80064e8:	2000      	movs	r0, #0
 80064ea:	f8dc 3000 	ldr.w	r3, [ip]
 80064ee:	b299      	uxth	r1, r3
 80064f0:	fb02 6101 	mla	r1, r2, r1, r6
 80064f4:	0c1e      	lsrs	r6, r3, #16
 80064f6:	0c0b      	lsrs	r3, r1, #16
 80064f8:	fb02 3306 	mla	r3, r2, r6, r3
 80064fc:	b289      	uxth	r1, r1
 80064fe:	3001      	adds	r0, #1
 8006500:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006504:	4285      	cmp	r5, r0
 8006506:	f84c 1b04 	str.w	r1, [ip], #4
 800650a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800650e:	dcec      	bgt.n	80064ea <__multadd+0x12>
 8006510:	b30e      	cbz	r6, 8006556 <__multadd+0x7e>
 8006512:	68a3      	ldr	r3, [r4, #8]
 8006514:	42ab      	cmp	r3, r5
 8006516:	dc19      	bgt.n	800654c <__multadd+0x74>
 8006518:	6861      	ldr	r1, [r4, #4]
 800651a:	4638      	mov	r0, r7
 800651c:	3101      	adds	r1, #1
 800651e:	f7ff ff79 	bl	8006414 <_Balloc>
 8006522:	4680      	mov	r8, r0
 8006524:	b928      	cbnz	r0, 8006532 <__multadd+0x5a>
 8006526:	4602      	mov	r2, r0
 8006528:	4b0c      	ldr	r3, [pc, #48]	; (800655c <__multadd+0x84>)
 800652a:	480d      	ldr	r0, [pc, #52]	; (8006560 <__multadd+0x88>)
 800652c:	21ba      	movs	r1, #186	; 0xba
 800652e:	f000 fbb9 	bl	8006ca4 <__assert_func>
 8006532:	6922      	ldr	r2, [r4, #16]
 8006534:	3202      	adds	r2, #2
 8006536:	f104 010c 	add.w	r1, r4, #12
 800653a:	0092      	lsls	r2, r2, #2
 800653c:	300c      	adds	r0, #12
 800653e:	f000 fba3 	bl	8006c88 <memcpy>
 8006542:	4621      	mov	r1, r4
 8006544:	4638      	mov	r0, r7
 8006546:	f7ff ffa5 	bl	8006494 <_Bfree>
 800654a:	4644      	mov	r4, r8
 800654c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006550:	3501      	adds	r5, #1
 8006552:	615e      	str	r6, [r3, #20]
 8006554:	6125      	str	r5, [r4, #16]
 8006556:	4620      	mov	r0, r4
 8006558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800655c:	080073a0 	.word	0x080073a0
 8006560:	080073b1 	.word	0x080073b1

08006564 <__hi0bits>:
 8006564:	0c03      	lsrs	r3, r0, #16
 8006566:	041b      	lsls	r3, r3, #16
 8006568:	b9d3      	cbnz	r3, 80065a0 <__hi0bits+0x3c>
 800656a:	0400      	lsls	r0, r0, #16
 800656c:	2310      	movs	r3, #16
 800656e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006572:	bf04      	itt	eq
 8006574:	0200      	lsleq	r0, r0, #8
 8006576:	3308      	addeq	r3, #8
 8006578:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800657c:	bf04      	itt	eq
 800657e:	0100      	lsleq	r0, r0, #4
 8006580:	3304      	addeq	r3, #4
 8006582:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006586:	bf04      	itt	eq
 8006588:	0080      	lsleq	r0, r0, #2
 800658a:	3302      	addeq	r3, #2
 800658c:	2800      	cmp	r0, #0
 800658e:	db05      	blt.n	800659c <__hi0bits+0x38>
 8006590:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006594:	f103 0301 	add.w	r3, r3, #1
 8006598:	bf08      	it	eq
 800659a:	2320      	moveq	r3, #32
 800659c:	4618      	mov	r0, r3
 800659e:	4770      	bx	lr
 80065a0:	2300      	movs	r3, #0
 80065a2:	e7e4      	b.n	800656e <__hi0bits+0xa>

080065a4 <__lo0bits>:
 80065a4:	6803      	ldr	r3, [r0, #0]
 80065a6:	f013 0207 	ands.w	r2, r3, #7
 80065aa:	d00c      	beq.n	80065c6 <__lo0bits+0x22>
 80065ac:	07d9      	lsls	r1, r3, #31
 80065ae:	d422      	bmi.n	80065f6 <__lo0bits+0x52>
 80065b0:	079a      	lsls	r2, r3, #30
 80065b2:	bf49      	itett	mi
 80065b4:	085b      	lsrmi	r3, r3, #1
 80065b6:	089b      	lsrpl	r3, r3, #2
 80065b8:	6003      	strmi	r3, [r0, #0]
 80065ba:	2201      	movmi	r2, #1
 80065bc:	bf5c      	itt	pl
 80065be:	6003      	strpl	r3, [r0, #0]
 80065c0:	2202      	movpl	r2, #2
 80065c2:	4610      	mov	r0, r2
 80065c4:	4770      	bx	lr
 80065c6:	b299      	uxth	r1, r3
 80065c8:	b909      	cbnz	r1, 80065ce <__lo0bits+0x2a>
 80065ca:	0c1b      	lsrs	r3, r3, #16
 80065cc:	2210      	movs	r2, #16
 80065ce:	b2d9      	uxtb	r1, r3
 80065d0:	b909      	cbnz	r1, 80065d6 <__lo0bits+0x32>
 80065d2:	3208      	adds	r2, #8
 80065d4:	0a1b      	lsrs	r3, r3, #8
 80065d6:	0719      	lsls	r1, r3, #28
 80065d8:	bf04      	itt	eq
 80065da:	091b      	lsreq	r3, r3, #4
 80065dc:	3204      	addeq	r2, #4
 80065de:	0799      	lsls	r1, r3, #30
 80065e0:	bf04      	itt	eq
 80065e2:	089b      	lsreq	r3, r3, #2
 80065e4:	3202      	addeq	r2, #2
 80065e6:	07d9      	lsls	r1, r3, #31
 80065e8:	d403      	bmi.n	80065f2 <__lo0bits+0x4e>
 80065ea:	085b      	lsrs	r3, r3, #1
 80065ec:	f102 0201 	add.w	r2, r2, #1
 80065f0:	d003      	beq.n	80065fa <__lo0bits+0x56>
 80065f2:	6003      	str	r3, [r0, #0]
 80065f4:	e7e5      	b.n	80065c2 <__lo0bits+0x1e>
 80065f6:	2200      	movs	r2, #0
 80065f8:	e7e3      	b.n	80065c2 <__lo0bits+0x1e>
 80065fa:	2220      	movs	r2, #32
 80065fc:	e7e1      	b.n	80065c2 <__lo0bits+0x1e>
	...

08006600 <__i2b>:
 8006600:	b510      	push	{r4, lr}
 8006602:	460c      	mov	r4, r1
 8006604:	2101      	movs	r1, #1
 8006606:	f7ff ff05 	bl	8006414 <_Balloc>
 800660a:	4602      	mov	r2, r0
 800660c:	b928      	cbnz	r0, 800661a <__i2b+0x1a>
 800660e:	4b05      	ldr	r3, [pc, #20]	; (8006624 <__i2b+0x24>)
 8006610:	4805      	ldr	r0, [pc, #20]	; (8006628 <__i2b+0x28>)
 8006612:	f240 1145 	movw	r1, #325	; 0x145
 8006616:	f000 fb45 	bl	8006ca4 <__assert_func>
 800661a:	2301      	movs	r3, #1
 800661c:	6144      	str	r4, [r0, #20]
 800661e:	6103      	str	r3, [r0, #16]
 8006620:	bd10      	pop	{r4, pc}
 8006622:	bf00      	nop
 8006624:	080073a0 	.word	0x080073a0
 8006628:	080073b1 	.word	0x080073b1

0800662c <__multiply>:
 800662c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006630:	4691      	mov	r9, r2
 8006632:	690a      	ldr	r2, [r1, #16]
 8006634:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006638:	429a      	cmp	r2, r3
 800663a:	bfb8      	it	lt
 800663c:	460b      	movlt	r3, r1
 800663e:	460c      	mov	r4, r1
 8006640:	bfbc      	itt	lt
 8006642:	464c      	movlt	r4, r9
 8006644:	4699      	movlt	r9, r3
 8006646:	6927      	ldr	r7, [r4, #16]
 8006648:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800664c:	68a3      	ldr	r3, [r4, #8]
 800664e:	6861      	ldr	r1, [r4, #4]
 8006650:	eb07 060a 	add.w	r6, r7, sl
 8006654:	42b3      	cmp	r3, r6
 8006656:	b085      	sub	sp, #20
 8006658:	bfb8      	it	lt
 800665a:	3101      	addlt	r1, #1
 800665c:	f7ff feda 	bl	8006414 <_Balloc>
 8006660:	b930      	cbnz	r0, 8006670 <__multiply+0x44>
 8006662:	4602      	mov	r2, r0
 8006664:	4b44      	ldr	r3, [pc, #272]	; (8006778 <__multiply+0x14c>)
 8006666:	4845      	ldr	r0, [pc, #276]	; (800677c <__multiply+0x150>)
 8006668:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800666c:	f000 fb1a 	bl	8006ca4 <__assert_func>
 8006670:	f100 0514 	add.w	r5, r0, #20
 8006674:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006678:	462b      	mov	r3, r5
 800667a:	2200      	movs	r2, #0
 800667c:	4543      	cmp	r3, r8
 800667e:	d321      	bcc.n	80066c4 <__multiply+0x98>
 8006680:	f104 0314 	add.w	r3, r4, #20
 8006684:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006688:	f109 0314 	add.w	r3, r9, #20
 800668c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006690:	9202      	str	r2, [sp, #8]
 8006692:	1b3a      	subs	r2, r7, r4
 8006694:	3a15      	subs	r2, #21
 8006696:	f022 0203 	bic.w	r2, r2, #3
 800669a:	3204      	adds	r2, #4
 800669c:	f104 0115 	add.w	r1, r4, #21
 80066a0:	428f      	cmp	r7, r1
 80066a2:	bf38      	it	cc
 80066a4:	2204      	movcc	r2, #4
 80066a6:	9201      	str	r2, [sp, #4]
 80066a8:	9a02      	ldr	r2, [sp, #8]
 80066aa:	9303      	str	r3, [sp, #12]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d80c      	bhi.n	80066ca <__multiply+0x9e>
 80066b0:	2e00      	cmp	r6, #0
 80066b2:	dd03      	ble.n	80066bc <__multiply+0x90>
 80066b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d05b      	beq.n	8006774 <__multiply+0x148>
 80066bc:	6106      	str	r6, [r0, #16]
 80066be:	b005      	add	sp, #20
 80066c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c4:	f843 2b04 	str.w	r2, [r3], #4
 80066c8:	e7d8      	b.n	800667c <__multiply+0x50>
 80066ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80066ce:	f1ba 0f00 	cmp.w	sl, #0
 80066d2:	d024      	beq.n	800671e <__multiply+0xf2>
 80066d4:	f104 0e14 	add.w	lr, r4, #20
 80066d8:	46a9      	mov	r9, r5
 80066da:	f04f 0c00 	mov.w	ip, #0
 80066de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80066e2:	f8d9 1000 	ldr.w	r1, [r9]
 80066e6:	fa1f fb82 	uxth.w	fp, r2
 80066ea:	b289      	uxth	r1, r1
 80066ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80066f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80066f4:	f8d9 2000 	ldr.w	r2, [r9]
 80066f8:	4461      	add	r1, ip
 80066fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80066fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8006702:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006706:	b289      	uxth	r1, r1
 8006708:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800670c:	4577      	cmp	r7, lr
 800670e:	f849 1b04 	str.w	r1, [r9], #4
 8006712:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006716:	d8e2      	bhi.n	80066de <__multiply+0xb2>
 8006718:	9a01      	ldr	r2, [sp, #4]
 800671a:	f845 c002 	str.w	ip, [r5, r2]
 800671e:	9a03      	ldr	r2, [sp, #12]
 8006720:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006724:	3304      	adds	r3, #4
 8006726:	f1b9 0f00 	cmp.w	r9, #0
 800672a:	d021      	beq.n	8006770 <__multiply+0x144>
 800672c:	6829      	ldr	r1, [r5, #0]
 800672e:	f104 0c14 	add.w	ip, r4, #20
 8006732:	46ae      	mov	lr, r5
 8006734:	f04f 0a00 	mov.w	sl, #0
 8006738:	f8bc b000 	ldrh.w	fp, [ip]
 800673c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006740:	fb09 220b 	mla	r2, r9, fp, r2
 8006744:	4452      	add	r2, sl
 8006746:	b289      	uxth	r1, r1
 8006748:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800674c:	f84e 1b04 	str.w	r1, [lr], #4
 8006750:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006754:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006758:	f8be 1000 	ldrh.w	r1, [lr]
 800675c:	fb09 110a 	mla	r1, r9, sl, r1
 8006760:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006764:	4567      	cmp	r7, ip
 8006766:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800676a:	d8e5      	bhi.n	8006738 <__multiply+0x10c>
 800676c:	9a01      	ldr	r2, [sp, #4]
 800676e:	50a9      	str	r1, [r5, r2]
 8006770:	3504      	adds	r5, #4
 8006772:	e799      	b.n	80066a8 <__multiply+0x7c>
 8006774:	3e01      	subs	r6, #1
 8006776:	e79b      	b.n	80066b0 <__multiply+0x84>
 8006778:	080073a0 	.word	0x080073a0
 800677c:	080073b1 	.word	0x080073b1

08006780 <__pow5mult>:
 8006780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006784:	4615      	mov	r5, r2
 8006786:	f012 0203 	ands.w	r2, r2, #3
 800678a:	4606      	mov	r6, r0
 800678c:	460f      	mov	r7, r1
 800678e:	d007      	beq.n	80067a0 <__pow5mult+0x20>
 8006790:	4c25      	ldr	r4, [pc, #148]	; (8006828 <__pow5mult+0xa8>)
 8006792:	3a01      	subs	r2, #1
 8006794:	2300      	movs	r3, #0
 8006796:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800679a:	f7ff fe9d 	bl	80064d8 <__multadd>
 800679e:	4607      	mov	r7, r0
 80067a0:	10ad      	asrs	r5, r5, #2
 80067a2:	d03d      	beq.n	8006820 <__pow5mult+0xa0>
 80067a4:	69f4      	ldr	r4, [r6, #28]
 80067a6:	b97c      	cbnz	r4, 80067c8 <__pow5mult+0x48>
 80067a8:	2010      	movs	r0, #16
 80067aa:	f7ff fd7f 	bl	80062ac <malloc>
 80067ae:	4602      	mov	r2, r0
 80067b0:	61f0      	str	r0, [r6, #28]
 80067b2:	b928      	cbnz	r0, 80067c0 <__pow5mult+0x40>
 80067b4:	4b1d      	ldr	r3, [pc, #116]	; (800682c <__pow5mult+0xac>)
 80067b6:	481e      	ldr	r0, [pc, #120]	; (8006830 <__pow5mult+0xb0>)
 80067b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80067bc:	f000 fa72 	bl	8006ca4 <__assert_func>
 80067c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067c4:	6004      	str	r4, [r0, #0]
 80067c6:	60c4      	str	r4, [r0, #12]
 80067c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80067cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80067d0:	b94c      	cbnz	r4, 80067e6 <__pow5mult+0x66>
 80067d2:	f240 2171 	movw	r1, #625	; 0x271
 80067d6:	4630      	mov	r0, r6
 80067d8:	f7ff ff12 	bl	8006600 <__i2b>
 80067dc:	2300      	movs	r3, #0
 80067de:	f8c8 0008 	str.w	r0, [r8, #8]
 80067e2:	4604      	mov	r4, r0
 80067e4:	6003      	str	r3, [r0, #0]
 80067e6:	f04f 0900 	mov.w	r9, #0
 80067ea:	07eb      	lsls	r3, r5, #31
 80067ec:	d50a      	bpl.n	8006804 <__pow5mult+0x84>
 80067ee:	4639      	mov	r1, r7
 80067f0:	4622      	mov	r2, r4
 80067f2:	4630      	mov	r0, r6
 80067f4:	f7ff ff1a 	bl	800662c <__multiply>
 80067f8:	4639      	mov	r1, r7
 80067fa:	4680      	mov	r8, r0
 80067fc:	4630      	mov	r0, r6
 80067fe:	f7ff fe49 	bl	8006494 <_Bfree>
 8006802:	4647      	mov	r7, r8
 8006804:	106d      	asrs	r5, r5, #1
 8006806:	d00b      	beq.n	8006820 <__pow5mult+0xa0>
 8006808:	6820      	ldr	r0, [r4, #0]
 800680a:	b938      	cbnz	r0, 800681c <__pow5mult+0x9c>
 800680c:	4622      	mov	r2, r4
 800680e:	4621      	mov	r1, r4
 8006810:	4630      	mov	r0, r6
 8006812:	f7ff ff0b 	bl	800662c <__multiply>
 8006816:	6020      	str	r0, [r4, #0]
 8006818:	f8c0 9000 	str.w	r9, [r0]
 800681c:	4604      	mov	r4, r0
 800681e:	e7e4      	b.n	80067ea <__pow5mult+0x6a>
 8006820:	4638      	mov	r0, r7
 8006822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006826:	bf00      	nop
 8006828:	08007500 	.word	0x08007500
 800682c:	08007331 	.word	0x08007331
 8006830:	080073b1 	.word	0x080073b1

08006834 <__lshift>:
 8006834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006838:	460c      	mov	r4, r1
 800683a:	6849      	ldr	r1, [r1, #4]
 800683c:	6923      	ldr	r3, [r4, #16]
 800683e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006842:	68a3      	ldr	r3, [r4, #8]
 8006844:	4607      	mov	r7, r0
 8006846:	4691      	mov	r9, r2
 8006848:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800684c:	f108 0601 	add.w	r6, r8, #1
 8006850:	42b3      	cmp	r3, r6
 8006852:	db0b      	blt.n	800686c <__lshift+0x38>
 8006854:	4638      	mov	r0, r7
 8006856:	f7ff fddd 	bl	8006414 <_Balloc>
 800685a:	4605      	mov	r5, r0
 800685c:	b948      	cbnz	r0, 8006872 <__lshift+0x3e>
 800685e:	4602      	mov	r2, r0
 8006860:	4b28      	ldr	r3, [pc, #160]	; (8006904 <__lshift+0xd0>)
 8006862:	4829      	ldr	r0, [pc, #164]	; (8006908 <__lshift+0xd4>)
 8006864:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006868:	f000 fa1c 	bl	8006ca4 <__assert_func>
 800686c:	3101      	adds	r1, #1
 800686e:	005b      	lsls	r3, r3, #1
 8006870:	e7ee      	b.n	8006850 <__lshift+0x1c>
 8006872:	2300      	movs	r3, #0
 8006874:	f100 0114 	add.w	r1, r0, #20
 8006878:	f100 0210 	add.w	r2, r0, #16
 800687c:	4618      	mov	r0, r3
 800687e:	4553      	cmp	r3, sl
 8006880:	db33      	blt.n	80068ea <__lshift+0xb6>
 8006882:	6920      	ldr	r0, [r4, #16]
 8006884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006888:	f104 0314 	add.w	r3, r4, #20
 800688c:	f019 091f 	ands.w	r9, r9, #31
 8006890:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006894:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006898:	d02b      	beq.n	80068f2 <__lshift+0xbe>
 800689a:	f1c9 0e20 	rsb	lr, r9, #32
 800689e:	468a      	mov	sl, r1
 80068a0:	2200      	movs	r2, #0
 80068a2:	6818      	ldr	r0, [r3, #0]
 80068a4:	fa00 f009 	lsl.w	r0, r0, r9
 80068a8:	4310      	orrs	r0, r2
 80068aa:	f84a 0b04 	str.w	r0, [sl], #4
 80068ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b2:	459c      	cmp	ip, r3
 80068b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80068b8:	d8f3      	bhi.n	80068a2 <__lshift+0x6e>
 80068ba:	ebac 0304 	sub.w	r3, ip, r4
 80068be:	3b15      	subs	r3, #21
 80068c0:	f023 0303 	bic.w	r3, r3, #3
 80068c4:	3304      	adds	r3, #4
 80068c6:	f104 0015 	add.w	r0, r4, #21
 80068ca:	4584      	cmp	ip, r0
 80068cc:	bf38      	it	cc
 80068ce:	2304      	movcc	r3, #4
 80068d0:	50ca      	str	r2, [r1, r3]
 80068d2:	b10a      	cbz	r2, 80068d8 <__lshift+0xa4>
 80068d4:	f108 0602 	add.w	r6, r8, #2
 80068d8:	3e01      	subs	r6, #1
 80068da:	4638      	mov	r0, r7
 80068dc:	612e      	str	r6, [r5, #16]
 80068de:	4621      	mov	r1, r4
 80068e0:	f7ff fdd8 	bl	8006494 <_Bfree>
 80068e4:	4628      	mov	r0, r5
 80068e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80068ee:	3301      	adds	r3, #1
 80068f0:	e7c5      	b.n	800687e <__lshift+0x4a>
 80068f2:	3904      	subs	r1, #4
 80068f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80068f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80068fc:	459c      	cmp	ip, r3
 80068fe:	d8f9      	bhi.n	80068f4 <__lshift+0xc0>
 8006900:	e7ea      	b.n	80068d8 <__lshift+0xa4>
 8006902:	bf00      	nop
 8006904:	080073a0 	.word	0x080073a0
 8006908:	080073b1 	.word	0x080073b1

0800690c <__mcmp>:
 800690c:	b530      	push	{r4, r5, lr}
 800690e:	6902      	ldr	r2, [r0, #16]
 8006910:	690c      	ldr	r4, [r1, #16]
 8006912:	1b12      	subs	r2, r2, r4
 8006914:	d10e      	bne.n	8006934 <__mcmp+0x28>
 8006916:	f100 0314 	add.w	r3, r0, #20
 800691a:	3114      	adds	r1, #20
 800691c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006920:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006924:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006928:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800692c:	42a5      	cmp	r5, r4
 800692e:	d003      	beq.n	8006938 <__mcmp+0x2c>
 8006930:	d305      	bcc.n	800693e <__mcmp+0x32>
 8006932:	2201      	movs	r2, #1
 8006934:	4610      	mov	r0, r2
 8006936:	bd30      	pop	{r4, r5, pc}
 8006938:	4283      	cmp	r3, r0
 800693a:	d3f3      	bcc.n	8006924 <__mcmp+0x18>
 800693c:	e7fa      	b.n	8006934 <__mcmp+0x28>
 800693e:	f04f 32ff 	mov.w	r2, #4294967295
 8006942:	e7f7      	b.n	8006934 <__mcmp+0x28>

08006944 <__mdiff>:
 8006944:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006948:	460c      	mov	r4, r1
 800694a:	4606      	mov	r6, r0
 800694c:	4611      	mov	r1, r2
 800694e:	4620      	mov	r0, r4
 8006950:	4690      	mov	r8, r2
 8006952:	f7ff ffdb 	bl	800690c <__mcmp>
 8006956:	1e05      	subs	r5, r0, #0
 8006958:	d110      	bne.n	800697c <__mdiff+0x38>
 800695a:	4629      	mov	r1, r5
 800695c:	4630      	mov	r0, r6
 800695e:	f7ff fd59 	bl	8006414 <_Balloc>
 8006962:	b930      	cbnz	r0, 8006972 <__mdiff+0x2e>
 8006964:	4b3a      	ldr	r3, [pc, #232]	; (8006a50 <__mdiff+0x10c>)
 8006966:	4602      	mov	r2, r0
 8006968:	f240 2137 	movw	r1, #567	; 0x237
 800696c:	4839      	ldr	r0, [pc, #228]	; (8006a54 <__mdiff+0x110>)
 800696e:	f000 f999 	bl	8006ca4 <__assert_func>
 8006972:	2301      	movs	r3, #1
 8006974:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006978:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697c:	bfa4      	itt	ge
 800697e:	4643      	movge	r3, r8
 8006980:	46a0      	movge	r8, r4
 8006982:	4630      	mov	r0, r6
 8006984:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006988:	bfa6      	itte	ge
 800698a:	461c      	movge	r4, r3
 800698c:	2500      	movge	r5, #0
 800698e:	2501      	movlt	r5, #1
 8006990:	f7ff fd40 	bl	8006414 <_Balloc>
 8006994:	b920      	cbnz	r0, 80069a0 <__mdiff+0x5c>
 8006996:	4b2e      	ldr	r3, [pc, #184]	; (8006a50 <__mdiff+0x10c>)
 8006998:	4602      	mov	r2, r0
 800699a:	f240 2145 	movw	r1, #581	; 0x245
 800699e:	e7e5      	b.n	800696c <__mdiff+0x28>
 80069a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80069a4:	6926      	ldr	r6, [r4, #16]
 80069a6:	60c5      	str	r5, [r0, #12]
 80069a8:	f104 0914 	add.w	r9, r4, #20
 80069ac:	f108 0514 	add.w	r5, r8, #20
 80069b0:	f100 0e14 	add.w	lr, r0, #20
 80069b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80069b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80069bc:	f108 0210 	add.w	r2, r8, #16
 80069c0:	46f2      	mov	sl, lr
 80069c2:	2100      	movs	r1, #0
 80069c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80069c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80069cc:	fa11 f88b 	uxtah	r8, r1, fp
 80069d0:	b299      	uxth	r1, r3
 80069d2:	0c1b      	lsrs	r3, r3, #16
 80069d4:	eba8 0801 	sub.w	r8, r8, r1
 80069d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80069dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80069e0:	fa1f f888 	uxth.w	r8, r8
 80069e4:	1419      	asrs	r1, r3, #16
 80069e6:	454e      	cmp	r6, r9
 80069e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80069ec:	f84a 3b04 	str.w	r3, [sl], #4
 80069f0:	d8e8      	bhi.n	80069c4 <__mdiff+0x80>
 80069f2:	1b33      	subs	r3, r6, r4
 80069f4:	3b15      	subs	r3, #21
 80069f6:	f023 0303 	bic.w	r3, r3, #3
 80069fa:	3304      	adds	r3, #4
 80069fc:	3415      	adds	r4, #21
 80069fe:	42a6      	cmp	r6, r4
 8006a00:	bf38      	it	cc
 8006a02:	2304      	movcc	r3, #4
 8006a04:	441d      	add	r5, r3
 8006a06:	4473      	add	r3, lr
 8006a08:	469e      	mov	lr, r3
 8006a0a:	462e      	mov	r6, r5
 8006a0c:	4566      	cmp	r6, ip
 8006a0e:	d30e      	bcc.n	8006a2e <__mdiff+0xea>
 8006a10:	f10c 0203 	add.w	r2, ip, #3
 8006a14:	1b52      	subs	r2, r2, r5
 8006a16:	f022 0203 	bic.w	r2, r2, #3
 8006a1a:	3d03      	subs	r5, #3
 8006a1c:	45ac      	cmp	ip, r5
 8006a1e:	bf38      	it	cc
 8006a20:	2200      	movcc	r2, #0
 8006a22:	4413      	add	r3, r2
 8006a24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006a28:	b17a      	cbz	r2, 8006a4a <__mdiff+0x106>
 8006a2a:	6107      	str	r7, [r0, #16]
 8006a2c:	e7a4      	b.n	8006978 <__mdiff+0x34>
 8006a2e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006a32:	fa11 f288 	uxtah	r2, r1, r8
 8006a36:	1414      	asrs	r4, r2, #16
 8006a38:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006a3c:	b292      	uxth	r2, r2
 8006a3e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006a42:	f84e 2b04 	str.w	r2, [lr], #4
 8006a46:	1421      	asrs	r1, r4, #16
 8006a48:	e7e0      	b.n	8006a0c <__mdiff+0xc8>
 8006a4a:	3f01      	subs	r7, #1
 8006a4c:	e7ea      	b.n	8006a24 <__mdiff+0xe0>
 8006a4e:	bf00      	nop
 8006a50:	080073a0 	.word	0x080073a0
 8006a54:	080073b1 	.word	0x080073b1

08006a58 <__d2b>:
 8006a58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a5c:	460f      	mov	r7, r1
 8006a5e:	2101      	movs	r1, #1
 8006a60:	ec59 8b10 	vmov	r8, r9, d0
 8006a64:	4616      	mov	r6, r2
 8006a66:	f7ff fcd5 	bl	8006414 <_Balloc>
 8006a6a:	4604      	mov	r4, r0
 8006a6c:	b930      	cbnz	r0, 8006a7c <__d2b+0x24>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	4b24      	ldr	r3, [pc, #144]	; (8006b04 <__d2b+0xac>)
 8006a72:	4825      	ldr	r0, [pc, #148]	; (8006b08 <__d2b+0xb0>)
 8006a74:	f240 310f 	movw	r1, #783	; 0x30f
 8006a78:	f000 f914 	bl	8006ca4 <__assert_func>
 8006a7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a84:	bb2d      	cbnz	r5, 8006ad2 <__d2b+0x7a>
 8006a86:	9301      	str	r3, [sp, #4]
 8006a88:	f1b8 0300 	subs.w	r3, r8, #0
 8006a8c:	d026      	beq.n	8006adc <__d2b+0x84>
 8006a8e:	4668      	mov	r0, sp
 8006a90:	9300      	str	r3, [sp, #0]
 8006a92:	f7ff fd87 	bl	80065a4 <__lo0bits>
 8006a96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a9a:	b1e8      	cbz	r0, 8006ad8 <__d2b+0x80>
 8006a9c:	f1c0 0320 	rsb	r3, r0, #32
 8006aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa4:	430b      	orrs	r3, r1
 8006aa6:	40c2      	lsrs	r2, r0
 8006aa8:	6163      	str	r3, [r4, #20]
 8006aaa:	9201      	str	r2, [sp, #4]
 8006aac:	9b01      	ldr	r3, [sp, #4]
 8006aae:	61a3      	str	r3, [r4, #24]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	bf14      	ite	ne
 8006ab4:	2202      	movne	r2, #2
 8006ab6:	2201      	moveq	r2, #1
 8006ab8:	6122      	str	r2, [r4, #16]
 8006aba:	b1bd      	cbz	r5, 8006aec <__d2b+0x94>
 8006abc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006ac0:	4405      	add	r5, r0
 8006ac2:	603d      	str	r5, [r7, #0]
 8006ac4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ac8:	6030      	str	r0, [r6, #0]
 8006aca:	4620      	mov	r0, r4
 8006acc:	b003      	add	sp, #12
 8006ace:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ad2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ad6:	e7d6      	b.n	8006a86 <__d2b+0x2e>
 8006ad8:	6161      	str	r1, [r4, #20]
 8006ada:	e7e7      	b.n	8006aac <__d2b+0x54>
 8006adc:	a801      	add	r0, sp, #4
 8006ade:	f7ff fd61 	bl	80065a4 <__lo0bits>
 8006ae2:	9b01      	ldr	r3, [sp, #4]
 8006ae4:	6163      	str	r3, [r4, #20]
 8006ae6:	3020      	adds	r0, #32
 8006ae8:	2201      	movs	r2, #1
 8006aea:	e7e5      	b.n	8006ab8 <__d2b+0x60>
 8006aec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006af0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006af4:	6038      	str	r0, [r7, #0]
 8006af6:	6918      	ldr	r0, [r3, #16]
 8006af8:	f7ff fd34 	bl	8006564 <__hi0bits>
 8006afc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b00:	e7e2      	b.n	8006ac8 <__d2b+0x70>
 8006b02:	bf00      	nop
 8006b04:	080073a0 	.word	0x080073a0
 8006b08:	080073b1 	.word	0x080073b1

08006b0c <__sflush_r>:
 8006b0c:	898a      	ldrh	r2, [r1, #12]
 8006b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b12:	4605      	mov	r5, r0
 8006b14:	0710      	lsls	r0, r2, #28
 8006b16:	460c      	mov	r4, r1
 8006b18:	d458      	bmi.n	8006bcc <__sflush_r+0xc0>
 8006b1a:	684b      	ldr	r3, [r1, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	dc05      	bgt.n	8006b2c <__sflush_r+0x20>
 8006b20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	dc02      	bgt.n	8006b2c <__sflush_r+0x20>
 8006b26:	2000      	movs	r0, #0
 8006b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b2e:	2e00      	cmp	r6, #0
 8006b30:	d0f9      	beq.n	8006b26 <__sflush_r+0x1a>
 8006b32:	2300      	movs	r3, #0
 8006b34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006b38:	682f      	ldr	r7, [r5, #0]
 8006b3a:	6a21      	ldr	r1, [r4, #32]
 8006b3c:	602b      	str	r3, [r5, #0]
 8006b3e:	d032      	beq.n	8006ba6 <__sflush_r+0x9a>
 8006b40:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	075a      	lsls	r2, r3, #29
 8006b46:	d505      	bpl.n	8006b54 <__sflush_r+0x48>
 8006b48:	6863      	ldr	r3, [r4, #4]
 8006b4a:	1ac0      	subs	r0, r0, r3
 8006b4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b4e:	b10b      	cbz	r3, 8006b54 <__sflush_r+0x48>
 8006b50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b52:	1ac0      	subs	r0, r0, r3
 8006b54:	2300      	movs	r3, #0
 8006b56:	4602      	mov	r2, r0
 8006b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006b5a:	6a21      	ldr	r1, [r4, #32]
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	47b0      	blx	r6
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	d106      	bne.n	8006b74 <__sflush_r+0x68>
 8006b66:	6829      	ldr	r1, [r5, #0]
 8006b68:	291d      	cmp	r1, #29
 8006b6a:	d82b      	bhi.n	8006bc4 <__sflush_r+0xb8>
 8006b6c:	4a29      	ldr	r2, [pc, #164]	; (8006c14 <__sflush_r+0x108>)
 8006b6e:	410a      	asrs	r2, r1
 8006b70:	07d6      	lsls	r6, r2, #31
 8006b72:	d427      	bmi.n	8006bc4 <__sflush_r+0xb8>
 8006b74:	2200      	movs	r2, #0
 8006b76:	6062      	str	r2, [r4, #4]
 8006b78:	04d9      	lsls	r1, r3, #19
 8006b7a:	6922      	ldr	r2, [r4, #16]
 8006b7c:	6022      	str	r2, [r4, #0]
 8006b7e:	d504      	bpl.n	8006b8a <__sflush_r+0x7e>
 8006b80:	1c42      	adds	r2, r0, #1
 8006b82:	d101      	bne.n	8006b88 <__sflush_r+0x7c>
 8006b84:	682b      	ldr	r3, [r5, #0]
 8006b86:	b903      	cbnz	r3, 8006b8a <__sflush_r+0x7e>
 8006b88:	6560      	str	r0, [r4, #84]	; 0x54
 8006b8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b8c:	602f      	str	r7, [r5, #0]
 8006b8e:	2900      	cmp	r1, #0
 8006b90:	d0c9      	beq.n	8006b26 <__sflush_r+0x1a>
 8006b92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b96:	4299      	cmp	r1, r3
 8006b98:	d002      	beq.n	8006ba0 <__sflush_r+0x94>
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f7ff fb3a 	bl	8006214 <_free_r>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	6360      	str	r0, [r4, #52]	; 0x34
 8006ba4:	e7c0      	b.n	8006b28 <__sflush_r+0x1c>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	4628      	mov	r0, r5
 8006baa:	47b0      	blx	r6
 8006bac:	1c41      	adds	r1, r0, #1
 8006bae:	d1c8      	bne.n	8006b42 <__sflush_r+0x36>
 8006bb0:	682b      	ldr	r3, [r5, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d0c5      	beq.n	8006b42 <__sflush_r+0x36>
 8006bb6:	2b1d      	cmp	r3, #29
 8006bb8:	d001      	beq.n	8006bbe <__sflush_r+0xb2>
 8006bba:	2b16      	cmp	r3, #22
 8006bbc:	d101      	bne.n	8006bc2 <__sflush_r+0xb6>
 8006bbe:	602f      	str	r7, [r5, #0]
 8006bc0:	e7b1      	b.n	8006b26 <__sflush_r+0x1a>
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc8:	81a3      	strh	r3, [r4, #12]
 8006bca:	e7ad      	b.n	8006b28 <__sflush_r+0x1c>
 8006bcc:	690f      	ldr	r7, [r1, #16]
 8006bce:	2f00      	cmp	r7, #0
 8006bd0:	d0a9      	beq.n	8006b26 <__sflush_r+0x1a>
 8006bd2:	0793      	lsls	r3, r2, #30
 8006bd4:	680e      	ldr	r6, [r1, #0]
 8006bd6:	bf08      	it	eq
 8006bd8:	694b      	ldreq	r3, [r1, #20]
 8006bda:	600f      	str	r7, [r1, #0]
 8006bdc:	bf18      	it	ne
 8006bde:	2300      	movne	r3, #0
 8006be0:	eba6 0807 	sub.w	r8, r6, r7
 8006be4:	608b      	str	r3, [r1, #8]
 8006be6:	f1b8 0f00 	cmp.w	r8, #0
 8006bea:	dd9c      	ble.n	8006b26 <__sflush_r+0x1a>
 8006bec:	6a21      	ldr	r1, [r4, #32]
 8006bee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006bf0:	4643      	mov	r3, r8
 8006bf2:	463a      	mov	r2, r7
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	47b0      	blx	r6
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	dc06      	bgt.n	8006c0a <__sflush_r+0xfe>
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c02:	81a3      	strh	r3, [r4, #12]
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	e78e      	b.n	8006b28 <__sflush_r+0x1c>
 8006c0a:	4407      	add	r7, r0
 8006c0c:	eba8 0800 	sub.w	r8, r8, r0
 8006c10:	e7e9      	b.n	8006be6 <__sflush_r+0xda>
 8006c12:	bf00      	nop
 8006c14:	dfbffffe 	.word	0xdfbffffe

08006c18 <_fflush_r>:
 8006c18:	b538      	push	{r3, r4, r5, lr}
 8006c1a:	690b      	ldr	r3, [r1, #16]
 8006c1c:	4605      	mov	r5, r0
 8006c1e:	460c      	mov	r4, r1
 8006c20:	b913      	cbnz	r3, 8006c28 <_fflush_r+0x10>
 8006c22:	2500      	movs	r5, #0
 8006c24:	4628      	mov	r0, r5
 8006c26:	bd38      	pop	{r3, r4, r5, pc}
 8006c28:	b118      	cbz	r0, 8006c32 <_fflush_r+0x1a>
 8006c2a:	6a03      	ldr	r3, [r0, #32]
 8006c2c:	b90b      	cbnz	r3, 8006c32 <_fflush_r+0x1a>
 8006c2e:	f7fe fb7d 	bl	800532c <__sinit>
 8006c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0f3      	beq.n	8006c22 <_fflush_r+0xa>
 8006c3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c3c:	07d0      	lsls	r0, r2, #31
 8006c3e:	d404      	bmi.n	8006c4a <_fflush_r+0x32>
 8006c40:	0599      	lsls	r1, r3, #22
 8006c42:	d402      	bmi.n	8006c4a <_fflush_r+0x32>
 8006c44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c46:	f7fe fc68 	bl	800551a <__retarget_lock_acquire_recursive>
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	f7ff ff5d 	bl	8006b0c <__sflush_r>
 8006c52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c54:	07da      	lsls	r2, r3, #31
 8006c56:	4605      	mov	r5, r0
 8006c58:	d4e4      	bmi.n	8006c24 <_fflush_r+0xc>
 8006c5a:	89a3      	ldrh	r3, [r4, #12]
 8006c5c:	059b      	lsls	r3, r3, #22
 8006c5e:	d4e1      	bmi.n	8006c24 <_fflush_r+0xc>
 8006c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c62:	f7fe fc5b 	bl	800551c <__retarget_lock_release_recursive>
 8006c66:	e7dd      	b.n	8006c24 <_fflush_r+0xc>

08006c68 <_sbrk_r>:
 8006c68:	b538      	push	{r3, r4, r5, lr}
 8006c6a:	4d06      	ldr	r5, [pc, #24]	; (8006c84 <_sbrk_r+0x1c>)
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4604      	mov	r4, r0
 8006c70:	4608      	mov	r0, r1
 8006c72:	602b      	str	r3, [r5, #0]
 8006c74:	f7fa fe92 	bl	800199c <_sbrk>
 8006c78:	1c43      	adds	r3, r0, #1
 8006c7a:	d102      	bne.n	8006c82 <_sbrk_r+0x1a>
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	b103      	cbz	r3, 8006c82 <_sbrk_r+0x1a>
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	bd38      	pop	{r3, r4, r5, pc}
 8006c84:	20000430 	.word	0x20000430

08006c88 <memcpy>:
 8006c88:	440a      	add	r2, r1
 8006c8a:	4291      	cmp	r1, r2
 8006c8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c90:	d100      	bne.n	8006c94 <memcpy+0xc>
 8006c92:	4770      	bx	lr
 8006c94:	b510      	push	{r4, lr}
 8006c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c9e:	4291      	cmp	r1, r2
 8006ca0:	d1f9      	bne.n	8006c96 <memcpy+0xe>
 8006ca2:	bd10      	pop	{r4, pc}

08006ca4 <__assert_func>:
 8006ca4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ca6:	4614      	mov	r4, r2
 8006ca8:	461a      	mov	r2, r3
 8006caa:	4b09      	ldr	r3, [pc, #36]	; (8006cd0 <__assert_func+0x2c>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4605      	mov	r5, r0
 8006cb0:	68d8      	ldr	r0, [r3, #12]
 8006cb2:	b14c      	cbz	r4, 8006cc8 <__assert_func+0x24>
 8006cb4:	4b07      	ldr	r3, [pc, #28]	; (8006cd4 <__assert_func+0x30>)
 8006cb6:	9100      	str	r1, [sp, #0]
 8006cb8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006cbc:	4906      	ldr	r1, [pc, #24]	; (8006cd8 <__assert_func+0x34>)
 8006cbe:	462b      	mov	r3, r5
 8006cc0:	f000 f844 	bl	8006d4c <fiprintf>
 8006cc4:	f000 f854 	bl	8006d70 <abort>
 8006cc8:	4b04      	ldr	r3, [pc, #16]	; (8006cdc <__assert_func+0x38>)
 8006cca:	461c      	mov	r4, r3
 8006ccc:	e7f3      	b.n	8006cb6 <__assert_func+0x12>
 8006cce:	bf00      	nop
 8006cd0:	20000064 	.word	0x20000064
 8006cd4:	08007516 	.word	0x08007516
 8006cd8:	08007523 	.word	0x08007523
 8006cdc:	08007551 	.word	0x08007551

08006ce0 <_calloc_r>:
 8006ce0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ce2:	fba1 2402 	umull	r2, r4, r1, r2
 8006ce6:	b94c      	cbnz	r4, 8006cfc <_calloc_r+0x1c>
 8006ce8:	4611      	mov	r1, r2
 8006cea:	9201      	str	r2, [sp, #4]
 8006cec:	f7ff fb06 	bl	80062fc <_malloc_r>
 8006cf0:	9a01      	ldr	r2, [sp, #4]
 8006cf2:	4605      	mov	r5, r0
 8006cf4:	b930      	cbnz	r0, 8006d04 <_calloc_r+0x24>
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	b003      	add	sp, #12
 8006cfa:	bd30      	pop	{r4, r5, pc}
 8006cfc:	220c      	movs	r2, #12
 8006cfe:	6002      	str	r2, [r0, #0]
 8006d00:	2500      	movs	r5, #0
 8006d02:	e7f8      	b.n	8006cf6 <_calloc_r+0x16>
 8006d04:	4621      	mov	r1, r4
 8006d06:	f7fe fb8a 	bl	800541e <memset>
 8006d0a:	e7f4      	b.n	8006cf6 <_calloc_r+0x16>

08006d0c <__ascii_mbtowc>:
 8006d0c:	b082      	sub	sp, #8
 8006d0e:	b901      	cbnz	r1, 8006d12 <__ascii_mbtowc+0x6>
 8006d10:	a901      	add	r1, sp, #4
 8006d12:	b142      	cbz	r2, 8006d26 <__ascii_mbtowc+0x1a>
 8006d14:	b14b      	cbz	r3, 8006d2a <__ascii_mbtowc+0x1e>
 8006d16:	7813      	ldrb	r3, [r2, #0]
 8006d18:	600b      	str	r3, [r1, #0]
 8006d1a:	7812      	ldrb	r2, [r2, #0]
 8006d1c:	1e10      	subs	r0, r2, #0
 8006d1e:	bf18      	it	ne
 8006d20:	2001      	movne	r0, #1
 8006d22:	b002      	add	sp, #8
 8006d24:	4770      	bx	lr
 8006d26:	4610      	mov	r0, r2
 8006d28:	e7fb      	b.n	8006d22 <__ascii_mbtowc+0x16>
 8006d2a:	f06f 0001 	mvn.w	r0, #1
 8006d2e:	e7f8      	b.n	8006d22 <__ascii_mbtowc+0x16>

08006d30 <__ascii_wctomb>:
 8006d30:	b149      	cbz	r1, 8006d46 <__ascii_wctomb+0x16>
 8006d32:	2aff      	cmp	r2, #255	; 0xff
 8006d34:	bf85      	ittet	hi
 8006d36:	238a      	movhi	r3, #138	; 0x8a
 8006d38:	6003      	strhi	r3, [r0, #0]
 8006d3a:	700a      	strbls	r2, [r1, #0]
 8006d3c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d40:	bf98      	it	ls
 8006d42:	2001      	movls	r0, #1
 8006d44:	4770      	bx	lr
 8006d46:	4608      	mov	r0, r1
 8006d48:	4770      	bx	lr
	...

08006d4c <fiprintf>:
 8006d4c:	b40e      	push	{r1, r2, r3}
 8006d4e:	b503      	push	{r0, r1, lr}
 8006d50:	4601      	mov	r1, r0
 8006d52:	ab03      	add	r3, sp, #12
 8006d54:	4805      	ldr	r0, [pc, #20]	; (8006d6c <fiprintf+0x20>)
 8006d56:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d5a:	6800      	ldr	r0, [r0, #0]
 8006d5c:	9301      	str	r3, [sp, #4]
 8006d5e:	f000 f837 	bl	8006dd0 <_vfiprintf_r>
 8006d62:	b002      	add	sp, #8
 8006d64:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d68:	b003      	add	sp, #12
 8006d6a:	4770      	bx	lr
 8006d6c:	20000064 	.word	0x20000064

08006d70 <abort>:
 8006d70:	b508      	push	{r3, lr}
 8006d72:	2006      	movs	r0, #6
 8006d74:	f000 fa04 	bl	8007180 <raise>
 8006d78:	2001      	movs	r0, #1
 8006d7a:	f7fa fd97 	bl	80018ac <_exit>

08006d7e <__sfputc_r>:
 8006d7e:	6893      	ldr	r3, [r2, #8]
 8006d80:	3b01      	subs	r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	b410      	push	{r4}
 8006d86:	6093      	str	r3, [r2, #8]
 8006d88:	da08      	bge.n	8006d9c <__sfputc_r+0x1e>
 8006d8a:	6994      	ldr	r4, [r2, #24]
 8006d8c:	42a3      	cmp	r3, r4
 8006d8e:	db01      	blt.n	8006d94 <__sfputc_r+0x16>
 8006d90:	290a      	cmp	r1, #10
 8006d92:	d103      	bne.n	8006d9c <__sfputc_r+0x1e>
 8006d94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d98:	f000 b934 	b.w	8007004 <__swbuf_r>
 8006d9c:	6813      	ldr	r3, [r2, #0]
 8006d9e:	1c58      	adds	r0, r3, #1
 8006da0:	6010      	str	r0, [r2, #0]
 8006da2:	7019      	strb	r1, [r3, #0]
 8006da4:	4608      	mov	r0, r1
 8006da6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <__sfputs_r>:
 8006dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dae:	4606      	mov	r6, r0
 8006db0:	460f      	mov	r7, r1
 8006db2:	4614      	mov	r4, r2
 8006db4:	18d5      	adds	r5, r2, r3
 8006db6:	42ac      	cmp	r4, r5
 8006db8:	d101      	bne.n	8006dbe <__sfputs_r+0x12>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	e007      	b.n	8006dce <__sfputs_r+0x22>
 8006dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dc2:	463a      	mov	r2, r7
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	f7ff ffda 	bl	8006d7e <__sfputc_r>
 8006dca:	1c43      	adds	r3, r0, #1
 8006dcc:	d1f3      	bne.n	8006db6 <__sfputs_r+0xa>
 8006dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006dd0 <_vfiprintf_r>:
 8006dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd4:	460d      	mov	r5, r1
 8006dd6:	b09d      	sub	sp, #116	; 0x74
 8006dd8:	4614      	mov	r4, r2
 8006dda:	4698      	mov	r8, r3
 8006ddc:	4606      	mov	r6, r0
 8006dde:	b118      	cbz	r0, 8006de8 <_vfiprintf_r+0x18>
 8006de0:	6a03      	ldr	r3, [r0, #32]
 8006de2:	b90b      	cbnz	r3, 8006de8 <_vfiprintf_r+0x18>
 8006de4:	f7fe faa2 	bl	800532c <__sinit>
 8006de8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dea:	07d9      	lsls	r1, r3, #31
 8006dec:	d405      	bmi.n	8006dfa <_vfiprintf_r+0x2a>
 8006dee:	89ab      	ldrh	r3, [r5, #12]
 8006df0:	059a      	lsls	r2, r3, #22
 8006df2:	d402      	bmi.n	8006dfa <_vfiprintf_r+0x2a>
 8006df4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006df6:	f7fe fb90 	bl	800551a <__retarget_lock_acquire_recursive>
 8006dfa:	89ab      	ldrh	r3, [r5, #12]
 8006dfc:	071b      	lsls	r3, r3, #28
 8006dfe:	d501      	bpl.n	8006e04 <_vfiprintf_r+0x34>
 8006e00:	692b      	ldr	r3, [r5, #16]
 8006e02:	b99b      	cbnz	r3, 8006e2c <_vfiprintf_r+0x5c>
 8006e04:	4629      	mov	r1, r5
 8006e06:	4630      	mov	r0, r6
 8006e08:	f000 f93a 	bl	8007080 <__swsetup_r>
 8006e0c:	b170      	cbz	r0, 8006e2c <_vfiprintf_r+0x5c>
 8006e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e10:	07dc      	lsls	r4, r3, #31
 8006e12:	d504      	bpl.n	8006e1e <_vfiprintf_r+0x4e>
 8006e14:	f04f 30ff 	mov.w	r0, #4294967295
 8006e18:	b01d      	add	sp, #116	; 0x74
 8006e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e1e:	89ab      	ldrh	r3, [r5, #12]
 8006e20:	0598      	lsls	r0, r3, #22
 8006e22:	d4f7      	bmi.n	8006e14 <_vfiprintf_r+0x44>
 8006e24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e26:	f7fe fb79 	bl	800551c <__retarget_lock_release_recursive>
 8006e2a:	e7f3      	b.n	8006e14 <_vfiprintf_r+0x44>
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e30:	2320      	movs	r3, #32
 8006e32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e3a:	2330      	movs	r3, #48	; 0x30
 8006e3c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006ff0 <_vfiprintf_r+0x220>
 8006e40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e44:	f04f 0901 	mov.w	r9, #1
 8006e48:	4623      	mov	r3, r4
 8006e4a:	469a      	mov	sl, r3
 8006e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e50:	b10a      	cbz	r2, 8006e56 <_vfiprintf_r+0x86>
 8006e52:	2a25      	cmp	r2, #37	; 0x25
 8006e54:	d1f9      	bne.n	8006e4a <_vfiprintf_r+0x7a>
 8006e56:	ebba 0b04 	subs.w	fp, sl, r4
 8006e5a:	d00b      	beq.n	8006e74 <_vfiprintf_r+0xa4>
 8006e5c:	465b      	mov	r3, fp
 8006e5e:	4622      	mov	r2, r4
 8006e60:	4629      	mov	r1, r5
 8006e62:	4630      	mov	r0, r6
 8006e64:	f7ff ffa2 	bl	8006dac <__sfputs_r>
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f000 80a9 	beq.w	8006fc0 <_vfiprintf_r+0x1f0>
 8006e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e70:	445a      	add	r2, fp
 8006e72:	9209      	str	r2, [sp, #36]	; 0x24
 8006e74:	f89a 3000 	ldrb.w	r3, [sl]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 80a1 	beq.w	8006fc0 <_vfiprintf_r+0x1f0>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f04f 32ff 	mov.w	r2, #4294967295
 8006e84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e88:	f10a 0a01 	add.w	sl, sl, #1
 8006e8c:	9304      	str	r3, [sp, #16]
 8006e8e:	9307      	str	r3, [sp, #28]
 8006e90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e94:	931a      	str	r3, [sp, #104]	; 0x68
 8006e96:	4654      	mov	r4, sl
 8006e98:	2205      	movs	r2, #5
 8006e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e9e:	4854      	ldr	r0, [pc, #336]	; (8006ff0 <_vfiprintf_r+0x220>)
 8006ea0:	f7f9 f99e 	bl	80001e0 <memchr>
 8006ea4:	9a04      	ldr	r2, [sp, #16]
 8006ea6:	b9d8      	cbnz	r0, 8006ee0 <_vfiprintf_r+0x110>
 8006ea8:	06d1      	lsls	r1, r2, #27
 8006eaa:	bf44      	itt	mi
 8006eac:	2320      	movmi	r3, #32
 8006eae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006eb2:	0713      	lsls	r3, r2, #28
 8006eb4:	bf44      	itt	mi
 8006eb6:	232b      	movmi	r3, #43	; 0x2b
 8006eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8006ec0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ec2:	d015      	beq.n	8006ef0 <_vfiprintf_r+0x120>
 8006ec4:	9a07      	ldr	r2, [sp, #28]
 8006ec6:	4654      	mov	r4, sl
 8006ec8:	2000      	movs	r0, #0
 8006eca:	f04f 0c0a 	mov.w	ip, #10
 8006ece:	4621      	mov	r1, r4
 8006ed0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ed4:	3b30      	subs	r3, #48	; 0x30
 8006ed6:	2b09      	cmp	r3, #9
 8006ed8:	d94d      	bls.n	8006f76 <_vfiprintf_r+0x1a6>
 8006eda:	b1b0      	cbz	r0, 8006f0a <_vfiprintf_r+0x13a>
 8006edc:	9207      	str	r2, [sp, #28]
 8006ede:	e014      	b.n	8006f0a <_vfiprintf_r+0x13a>
 8006ee0:	eba0 0308 	sub.w	r3, r0, r8
 8006ee4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	9304      	str	r3, [sp, #16]
 8006eec:	46a2      	mov	sl, r4
 8006eee:	e7d2      	b.n	8006e96 <_vfiprintf_r+0xc6>
 8006ef0:	9b03      	ldr	r3, [sp, #12]
 8006ef2:	1d19      	adds	r1, r3, #4
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	9103      	str	r1, [sp, #12]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	bfbb      	ittet	lt
 8006efc:	425b      	neglt	r3, r3
 8006efe:	f042 0202 	orrlt.w	r2, r2, #2
 8006f02:	9307      	strge	r3, [sp, #28]
 8006f04:	9307      	strlt	r3, [sp, #28]
 8006f06:	bfb8      	it	lt
 8006f08:	9204      	strlt	r2, [sp, #16]
 8006f0a:	7823      	ldrb	r3, [r4, #0]
 8006f0c:	2b2e      	cmp	r3, #46	; 0x2e
 8006f0e:	d10c      	bne.n	8006f2a <_vfiprintf_r+0x15a>
 8006f10:	7863      	ldrb	r3, [r4, #1]
 8006f12:	2b2a      	cmp	r3, #42	; 0x2a
 8006f14:	d134      	bne.n	8006f80 <_vfiprintf_r+0x1b0>
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	1d1a      	adds	r2, r3, #4
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	9203      	str	r2, [sp, #12]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	bfb8      	it	lt
 8006f22:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f26:	3402      	adds	r4, #2
 8006f28:	9305      	str	r3, [sp, #20]
 8006f2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007000 <_vfiprintf_r+0x230>
 8006f2e:	7821      	ldrb	r1, [r4, #0]
 8006f30:	2203      	movs	r2, #3
 8006f32:	4650      	mov	r0, sl
 8006f34:	f7f9 f954 	bl	80001e0 <memchr>
 8006f38:	b138      	cbz	r0, 8006f4a <_vfiprintf_r+0x17a>
 8006f3a:	9b04      	ldr	r3, [sp, #16]
 8006f3c:	eba0 000a 	sub.w	r0, r0, sl
 8006f40:	2240      	movs	r2, #64	; 0x40
 8006f42:	4082      	lsls	r2, r0
 8006f44:	4313      	orrs	r3, r2
 8006f46:	3401      	adds	r4, #1
 8006f48:	9304      	str	r3, [sp, #16]
 8006f4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f4e:	4829      	ldr	r0, [pc, #164]	; (8006ff4 <_vfiprintf_r+0x224>)
 8006f50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f54:	2206      	movs	r2, #6
 8006f56:	f7f9 f943 	bl	80001e0 <memchr>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	d03f      	beq.n	8006fde <_vfiprintf_r+0x20e>
 8006f5e:	4b26      	ldr	r3, [pc, #152]	; (8006ff8 <_vfiprintf_r+0x228>)
 8006f60:	bb1b      	cbnz	r3, 8006faa <_vfiprintf_r+0x1da>
 8006f62:	9b03      	ldr	r3, [sp, #12]
 8006f64:	3307      	adds	r3, #7
 8006f66:	f023 0307 	bic.w	r3, r3, #7
 8006f6a:	3308      	adds	r3, #8
 8006f6c:	9303      	str	r3, [sp, #12]
 8006f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f70:	443b      	add	r3, r7
 8006f72:	9309      	str	r3, [sp, #36]	; 0x24
 8006f74:	e768      	b.n	8006e48 <_vfiprintf_r+0x78>
 8006f76:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	2001      	movs	r0, #1
 8006f7e:	e7a6      	b.n	8006ece <_vfiprintf_r+0xfe>
 8006f80:	2300      	movs	r3, #0
 8006f82:	3401      	adds	r4, #1
 8006f84:	9305      	str	r3, [sp, #20]
 8006f86:	4619      	mov	r1, r3
 8006f88:	f04f 0c0a 	mov.w	ip, #10
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f92:	3a30      	subs	r2, #48	; 0x30
 8006f94:	2a09      	cmp	r2, #9
 8006f96:	d903      	bls.n	8006fa0 <_vfiprintf_r+0x1d0>
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0c6      	beq.n	8006f2a <_vfiprintf_r+0x15a>
 8006f9c:	9105      	str	r1, [sp, #20]
 8006f9e:	e7c4      	b.n	8006f2a <_vfiprintf_r+0x15a>
 8006fa0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e7f0      	b.n	8006f8c <_vfiprintf_r+0x1bc>
 8006faa:	ab03      	add	r3, sp, #12
 8006fac:	9300      	str	r3, [sp, #0]
 8006fae:	462a      	mov	r2, r5
 8006fb0:	4b12      	ldr	r3, [pc, #72]	; (8006ffc <_vfiprintf_r+0x22c>)
 8006fb2:	a904      	add	r1, sp, #16
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	f7fd fd67 	bl	8004a88 <_printf_float>
 8006fba:	4607      	mov	r7, r0
 8006fbc:	1c78      	adds	r0, r7, #1
 8006fbe:	d1d6      	bne.n	8006f6e <_vfiprintf_r+0x19e>
 8006fc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006fc2:	07d9      	lsls	r1, r3, #31
 8006fc4:	d405      	bmi.n	8006fd2 <_vfiprintf_r+0x202>
 8006fc6:	89ab      	ldrh	r3, [r5, #12]
 8006fc8:	059a      	lsls	r2, r3, #22
 8006fca:	d402      	bmi.n	8006fd2 <_vfiprintf_r+0x202>
 8006fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006fce:	f7fe faa5 	bl	800551c <__retarget_lock_release_recursive>
 8006fd2:	89ab      	ldrh	r3, [r5, #12]
 8006fd4:	065b      	lsls	r3, r3, #25
 8006fd6:	f53f af1d 	bmi.w	8006e14 <_vfiprintf_r+0x44>
 8006fda:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fdc:	e71c      	b.n	8006e18 <_vfiprintf_r+0x48>
 8006fde:	ab03      	add	r3, sp, #12
 8006fe0:	9300      	str	r3, [sp, #0]
 8006fe2:	462a      	mov	r2, r5
 8006fe4:	4b05      	ldr	r3, [pc, #20]	; (8006ffc <_vfiprintf_r+0x22c>)
 8006fe6:	a904      	add	r1, sp, #16
 8006fe8:	4630      	mov	r0, r6
 8006fea:	f7fd fff1 	bl	8004fd0 <_printf_i>
 8006fee:	e7e4      	b.n	8006fba <_vfiprintf_r+0x1ea>
 8006ff0:	08007653 	.word	0x08007653
 8006ff4:	0800765d 	.word	0x0800765d
 8006ff8:	08004a89 	.word	0x08004a89
 8006ffc:	08006dad 	.word	0x08006dad
 8007000:	08007659 	.word	0x08007659

08007004 <__swbuf_r>:
 8007004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007006:	460e      	mov	r6, r1
 8007008:	4614      	mov	r4, r2
 800700a:	4605      	mov	r5, r0
 800700c:	b118      	cbz	r0, 8007016 <__swbuf_r+0x12>
 800700e:	6a03      	ldr	r3, [r0, #32]
 8007010:	b90b      	cbnz	r3, 8007016 <__swbuf_r+0x12>
 8007012:	f7fe f98b 	bl	800532c <__sinit>
 8007016:	69a3      	ldr	r3, [r4, #24]
 8007018:	60a3      	str	r3, [r4, #8]
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	071a      	lsls	r2, r3, #28
 800701e:	d525      	bpl.n	800706c <__swbuf_r+0x68>
 8007020:	6923      	ldr	r3, [r4, #16]
 8007022:	b31b      	cbz	r3, 800706c <__swbuf_r+0x68>
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	6922      	ldr	r2, [r4, #16]
 8007028:	1a98      	subs	r0, r3, r2
 800702a:	6963      	ldr	r3, [r4, #20]
 800702c:	b2f6      	uxtb	r6, r6
 800702e:	4283      	cmp	r3, r0
 8007030:	4637      	mov	r7, r6
 8007032:	dc04      	bgt.n	800703e <__swbuf_r+0x3a>
 8007034:	4621      	mov	r1, r4
 8007036:	4628      	mov	r0, r5
 8007038:	f7ff fdee 	bl	8006c18 <_fflush_r>
 800703c:	b9e0      	cbnz	r0, 8007078 <__swbuf_r+0x74>
 800703e:	68a3      	ldr	r3, [r4, #8]
 8007040:	3b01      	subs	r3, #1
 8007042:	60a3      	str	r3, [r4, #8]
 8007044:	6823      	ldr	r3, [r4, #0]
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	6022      	str	r2, [r4, #0]
 800704a:	701e      	strb	r6, [r3, #0]
 800704c:	6962      	ldr	r2, [r4, #20]
 800704e:	1c43      	adds	r3, r0, #1
 8007050:	429a      	cmp	r2, r3
 8007052:	d004      	beq.n	800705e <__swbuf_r+0x5a>
 8007054:	89a3      	ldrh	r3, [r4, #12]
 8007056:	07db      	lsls	r3, r3, #31
 8007058:	d506      	bpl.n	8007068 <__swbuf_r+0x64>
 800705a:	2e0a      	cmp	r6, #10
 800705c:	d104      	bne.n	8007068 <__swbuf_r+0x64>
 800705e:	4621      	mov	r1, r4
 8007060:	4628      	mov	r0, r5
 8007062:	f7ff fdd9 	bl	8006c18 <_fflush_r>
 8007066:	b938      	cbnz	r0, 8007078 <__swbuf_r+0x74>
 8007068:	4638      	mov	r0, r7
 800706a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800706c:	4621      	mov	r1, r4
 800706e:	4628      	mov	r0, r5
 8007070:	f000 f806 	bl	8007080 <__swsetup_r>
 8007074:	2800      	cmp	r0, #0
 8007076:	d0d5      	beq.n	8007024 <__swbuf_r+0x20>
 8007078:	f04f 37ff 	mov.w	r7, #4294967295
 800707c:	e7f4      	b.n	8007068 <__swbuf_r+0x64>
	...

08007080 <__swsetup_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	4b2a      	ldr	r3, [pc, #168]	; (800712c <__swsetup_r+0xac>)
 8007084:	4605      	mov	r5, r0
 8007086:	6818      	ldr	r0, [r3, #0]
 8007088:	460c      	mov	r4, r1
 800708a:	b118      	cbz	r0, 8007094 <__swsetup_r+0x14>
 800708c:	6a03      	ldr	r3, [r0, #32]
 800708e:	b90b      	cbnz	r3, 8007094 <__swsetup_r+0x14>
 8007090:	f7fe f94c 	bl	800532c <__sinit>
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800709a:	0718      	lsls	r0, r3, #28
 800709c:	d422      	bmi.n	80070e4 <__swsetup_r+0x64>
 800709e:	06d9      	lsls	r1, r3, #27
 80070a0:	d407      	bmi.n	80070b2 <__swsetup_r+0x32>
 80070a2:	2309      	movs	r3, #9
 80070a4:	602b      	str	r3, [r5, #0]
 80070a6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80070aa:	81a3      	strh	r3, [r4, #12]
 80070ac:	f04f 30ff 	mov.w	r0, #4294967295
 80070b0:	e034      	b.n	800711c <__swsetup_r+0x9c>
 80070b2:	0758      	lsls	r0, r3, #29
 80070b4:	d512      	bpl.n	80070dc <__swsetup_r+0x5c>
 80070b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80070b8:	b141      	cbz	r1, 80070cc <__swsetup_r+0x4c>
 80070ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80070be:	4299      	cmp	r1, r3
 80070c0:	d002      	beq.n	80070c8 <__swsetup_r+0x48>
 80070c2:	4628      	mov	r0, r5
 80070c4:	f7ff f8a6 	bl	8006214 <_free_r>
 80070c8:	2300      	movs	r3, #0
 80070ca:	6363      	str	r3, [r4, #52]	; 0x34
 80070cc:	89a3      	ldrh	r3, [r4, #12]
 80070ce:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80070d2:	81a3      	strh	r3, [r4, #12]
 80070d4:	2300      	movs	r3, #0
 80070d6:	6063      	str	r3, [r4, #4]
 80070d8:	6923      	ldr	r3, [r4, #16]
 80070da:	6023      	str	r3, [r4, #0]
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	f043 0308 	orr.w	r3, r3, #8
 80070e2:	81a3      	strh	r3, [r4, #12]
 80070e4:	6923      	ldr	r3, [r4, #16]
 80070e6:	b94b      	cbnz	r3, 80070fc <__swsetup_r+0x7c>
 80070e8:	89a3      	ldrh	r3, [r4, #12]
 80070ea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80070ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070f2:	d003      	beq.n	80070fc <__swsetup_r+0x7c>
 80070f4:	4621      	mov	r1, r4
 80070f6:	4628      	mov	r0, r5
 80070f8:	f000 f884 	bl	8007204 <__smakebuf_r>
 80070fc:	89a0      	ldrh	r0, [r4, #12]
 80070fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007102:	f010 0301 	ands.w	r3, r0, #1
 8007106:	d00a      	beq.n	800711e <__swsetup_r+0x9e>
 8007108:	2300      	movs	r3, #0
 800710a:	60a3      	str	r3, [r4, #8]
 800710c:	6963      	ldr	r3, [r4, #20]
 800710e:	425b      	negs	r3, r3
 8007110:	61a3      	str	r3, [r4, #24]
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	b943      	cbnz	r3, 8007128 <__swsetup_r+0xa8>
 8007116:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800711a:	d1c4      	bne.n	80070a6 <__swsetup_r+0x26>
 800711c:	bd38      	pop	{r3, r4, r5, pc}
 800711e:	0781      	lsls	r1, r0, #30
 8007120:	bf58      	it	pl
 8007122:	6963      	ldrpl	r3, [r4, #20]
 8007124:	60a3      	str	r3, [r4, #8]
 8007126:	e7f4      	b.n	8007112 <__swsetup_r+0x92>
 8007128:	2000      	movs	r0, #0
 800712a:	e7f7      	b.n	800711c <__swsetup_r+0x9c>
 800712c:	20000064 	.word	0x20000064

08007130 <_raise_r>:
 8007130:	291f      	cmp	r1, #31
 8007132:	b538      	push	{r3, r4, r5, lr}
 8007134:	4604      	mov	r4, r0
 8007136:	460d      	mov	r5, r1
 8007138:	d904      	bls.n	8007144 <_raise_r+0x14>
 800713a:	2316      	movs	r3, #22
 800713c:	6003      	str	r3, [r0, #0]
 800713e:	f04f 30ff 	mov.w	r0, #4294967295
 8007142:	bd38      	pop	{r3, r4, r5, pc}
 8007144:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007146:	b112      	cbz	r2, 800714e <_raise_r+0x1e>
 8007148:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800714c:	b94b      	cbnz	r3, 8007162 <_raise_r+0x32>
 800714e:	4620      	mov	r0, r4
 8007150:	f000 f830 	bl	80071b4 <_getpid_r>
 8007154:	462a      	mov	r2, r5
 8007156:	4601      	mov	r1, r0
 8007158:	4620      	mov	r0, r4
 800715a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800715e:	f000 b817 	b.w	8007190 <_kill_r>
 8007162:	2b01      	cmp	r3, #1
 8007164:	d00a      	beq.n	800717c <_raise_r+0x4c>
 8007166:	1c59      	adds	r1, r3, #1
 8007168:	d103      	bne.n	8007172 <_raise_r+0x42>
 800716a:	2316      	movs	r3, #22
 800716c:	6003      	str	r3, [r0, #0]
 800716e:	2001      	movs	r0, #1
 8007170:	e7e7      	b.n	8007142 <_raise_r+0x12>
 8007172:	2400      	movs	r4, #0
 8007174:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007178:	4628      	mov	r0, r5
 800717a:	4798      	blx	r3
 800717c:	2000      	movs	r0, #0
 800717e:	e7e0      	b.n	8007142 <_raise_r+0x12>

08007180 <raise>:
 8007180:	4b02      	ldr	r3, [pc, #8]	; (800718c <raise+0xc>)
 8007182:	4601      	mov	r1, r0
 8007184:	6818      	ldr	r0, [r3, #0]
 8007186:	f7ff bfd3 	b.w	8007130 <_raise_r>
 800718a:	bf00      	nop
 800718c:	20000064 	.word	0x20000064

08007190 <_kill_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	4d07      	ldr	r5, [pc, #28]	; (80071b0 <_kill_r+0x20>)
 8007194:	2300      	movs	r3, #0
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	4611      	mov	r1, r2
 800719c:	602b      	str	r3, [r5, #0]
 800719e:	f7fa fb75 	bl	800188c <_kill>
 80071a2:	1c43      	adds	r3, r0, #1
 80071a4:	d102      	bne.n	80071ac <_kill_r+0x1c>
 80071a6:	682b      	ldr	r3, [r5, #0]
 80071a8:	b103      	cbz	r3, 80071ac <_kill_r+0x1c>
 80071aa:	6023      	str	r3, [r4, #0]
 80071ac:	bd38      	pop	{r3, r4, r5, pc}
 80071ae:	bf00      	nop
 80071b0:	20000430 	.word	0x20000430

080071b4 <_getpid_r>:
 80071b4:	f7fa bb62 	b.w	800187c <_getpid>

080071b8 <__swhatbuf_r>:
 80071b8:	b570      	push	{r4, r5, r6, lr}
 80071ba:	460c      	mov	r4, r1
 80071bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071c0:	2900      	cmp	r1, #0
 80071c2:	b096      	sub	sp, #88	; 0x58
 80071c4:	4615      	mov	r5, r2
 80071c6:	461e      	mov	r6, r3
 80071c8:	da0d      	bge.n	80071e6 <__swhatbuf_r+0x2e>
 80071ca:	89a3      	ldrh	r3, [r4, #12]
 80071cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80071d0:	f04f 0100 	mov.w	r1, #0
 80071d4:	bf0c      	ite	eq
 80071d6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80071da:	2340      	movne	r3, #64	; 0x40
 80071dc:	2000      	movs	r0, #0
 80071de:	6031      	str	r1, [r6, #0]
 80071e0:	602b      	str	r3, [r5, #0]
 80071e2:	b016      	add	sp, #88	; 0x58
 80071e4:	bd70      	pop	{r4, r5, r6, pc}
 80071e6:	466a      	mov	r2, sp
 80071e8:	f000 f848 	bl	800727c <_fstat_r>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	dbec      	blt.n	80071ca <__swhatbuf_r+0x12>
 80071f0:	9901      	ldr	r1, [sp, #4]
 80071f2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80071f6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80071fa:	4259      	negs	r1, r3
 80071fc:	4159      	adcs	r1, r3
 80071fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007202:	e7eb      	b.n	80071dc <__swhatbuf_r+0x24>

08007204 <__smakebuf_r>:
 8007204:	898b      	ldrh	r3, [r1, #12]
 8007206:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007208:	079d      	lsls	r5, r3, #30
 800720a:	4606      	mov	r6, r0
 800720c:	460c      	mov	r4, r1
 800720e:	d507      	bpl.n	8007220 <__smakebuf_r+0x1c>
 8007210:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007214:	6023      	str	r3, [r4, #0]
 8007216:	6123      	str	r3, [r4, #16]
 8007218:	2301      	movs	r3, #1
 800721a:	6163      	str	r3, [r4, #20]
 800721c:	b002      	add	sp, #8
 800721e:	bd70      	pop	{r4, r5, r6, pc}
 8007220:	ab01      	add	r3, sp, #4
 8007222:	466a      	mov	r2, sp
 8007224:	f7ff ffc8 	bl	80071b8 <__swhatbuf_r>
 8007228:	9900      	ldr	r1, [sp, #0]
 800722a:	4605      	mov	r5, r0
 800722c:	4630      	mov	r0, r6
 800722e:	f7ff f865 	bl	80062fc <_malloc_r>
 8007232:	b948      	cbnz	r0, 8007248 <__smakebuf_r+0x44>
 8007234:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007238:	059a      	lsls	r2, r3, #22
 800723a:	d4ef      	bmi.n	800721c <__smakebuf_r+0x18>
 800723c:	f023 0303 	bic.w	r3, r3, #3
 8007240:	f043 0302 	orr.w	r3, r3, #2
 8007244:	81a3      	strh	r3, [r4, #12]
 8007246:	e7e3      	b.n	8007210 <__smakebuf_r+0xc>
 8007248:	89a3      	ldrh	r3, [r4, #12]
 800724a:	6020      	str	r0, [r4, #0]
 800724c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007250:	81a3      	strh	r3, [r4, #12]
 8007252:	9b00      	ldr	r3, [sp, #0]
 8007254:	6163      	str	r3, [r4, #20]
 8007256:	9b01      	ldr	r3, [sp, #4]
 8007258:	6120      	str	r0, [r4, #16]
 800725a:	b15b      	cbz	r3, 8007274 <__smakebuf_r+0x70>
 800725c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007260:	4630      	mov	r0, r6
 8007262:	f000 f81d 	bl	80072a0 <_isatty_r>
 8007266:	b128      	cbz	r0, 8007274 <__smakebuf_r+0x70>
 8007268:	89a3      	ldrh	r3, [r4, #12]
 800726a:	f023 0303 	bic.w	r3, r3, #3
 800726e:	f043 0301 	orr.w	r3, r3, #1
 8007272:	81a3      	strh	r3, [r4, #12]
 8007274:	89a3      	ldrh	r3, [r4, #12]
 8007276:	431d      	orrs	r5, r3
 8007278:	81a5      	strh	r5, [r4, #12]
 800727a:	e7cf      	b.n	800721c <__smakebuf_r+0x18>

0800727c <_fstat_r>:
 800727c:	b538      	push	{r3, r4, r5, lr}
 800727e:	4d07      	ldr	r5, [pc, #28]	; (800729c <_fstat_r+0x20>)
 8007280:	2300      	movs	r3, #0
 8007282:	4604      	mov	r4, r0
 8007284:	4608      	mov	r0, r1
 8007286:	4611      	mov	r1, r2
 8007288:	602b      	str	r3, [r5, #0]
 800728a:	f7fa fb5e 	bl	800194a <_fstat>
 800728e:	1c43      	adds	r3, r0, #1
 8007290:	d102      	bne.n	8007298 <_fstat_r+0x1c>
 8007292:	682b      	ldr	r3, [r5, #0]
 8007294:	b103      	cbz	r3, 8007298 <_fstat_r+0x1c>
 8007296:	6023      	str	r3, [r4, #0]
 8007298:	bd38      	pop	{r3, r4, r5, pc}
 800729a:	bf00      	nop
 800729c:	20000430 	.word	0x20000430

080072a0 <_isatty_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	4d06      	ldr	r5, [pc, #24]	; (80072bc <_isatty_r+0x1c>)
 80072a4:	2300      	movs	r3, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	602b      	str	r3, [r5, #0]
 80072ac:	f7fa fb5d 	bl	800196a <_isatty>
 80072b0:	1c43      	adds	r3, r0, #1
 80072b2:	d102      	bne.n	80072ba <_isatty_r+0x1a>
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	b103      	cbz	r3, 80072ba <_isatty_r+0x1a>
 80072b8:	6023      	str	r3, [r4, #0]
 80072ba:	bd38      	pop	{r3, r4, r5, pc}
 80072bc:	20000430 	.word	0x20000430

080072c0 <_init>:
 80072c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c2:	bf00      	nop
 80072c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072c6:	bc08      	pop	{r3}
 80072c8:	469e      	mov	lr, r3
 80072ca:	4770      	bx	lr

080072cc <_fini>:
 80072cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ce:	bf00      	nop
 80072d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072d2:	bc08      	pop	{r3}
 80072d4:	469e      	mov	lr, r3
 80072d6:	4770      	bx	lr
