INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sakthivel/fpga_practice/project_8_bit_alu/project_8_bit_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sakthivel/fpga_practice/project_8_bit_alu/project_8_bit_alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
