$date
	Thu Oct 26 10:45:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module upc_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module upc1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 4 $ Q [3:0] $end
$scope module s0 $end
$var wire 1 % J $end
$var wire 1 & K $end
$var wire 1 # clk $end
$var wire 1 " resetn $end
$var reg 1 ' Q $end
$upscope $end
$scope module s1 $end
$var wire 1 ( J $end
$var wire 1 ) K $end
$var wire 1 * clk $end
$var wire 1 " resetn $end
$var reg 1 + Q $end
$upscope $end
$scope module s2 $end
$var wire 1 , J $end
$var wire 1 - K $end
$var wire 1 . clk $end
$var wire 1 " resetn $end
$var reg 1 / Q $end
$upscope $end
$scope module s3 $end
$var wire 1 0 J $end
$var wire 1 1 K $end
$var wire 1 2 clk $end
$var wire 1 " resetn $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
11
10
x/
x.
1-
1,
x+
x*
1)
1(
x'
1&
1%
bx $
1#
1"
bx !
$end
#20
03
02
0/
0.
0+
0*
b0 !
b0 $
0'
0#
#40
1#
0"
#60
1*
b1 !
b1 $
1'
0#
#80
1#
#100
1.
1+
0*
b10 !
b10 $
0'
0#
#120
1#
#140
1*
b11 !
b11 $
1'
0#
#160
1#
#180
12
1/
0.
0+
0*
b100 !
b100 $
0'
0#
#200
1#
#220
1*
b101 !
b101 $
1'
0#
#240
1#
#260
1.
1+
0*
b110 !
b110 $
0'
0#
#280
1#
#300
1*
b111 !
b111 $
1'
0#
#320
1#
#340
13
02
0/
0.
0+
0*
b1000 !
b1000 $
0'
0#
#360
1#
