#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ef3af9e270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ef3af9e590 .scope module, "gaussian_pyramid_tb" "gaussian_pyramid_tb" 3 10;
 .timescale -9 -12;
P_000001ef3aebea80 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001ef3aebeab8 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001ef3aebeaf0 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v000001ef3b00c6c0_0 .net "O1L1_pixel_in", 7 0, v000001ef3b0095d0_0;  1 drivers
v000001ef3b00cd00_0 .net "O1L1_write_addr", 11 0, v000001ef3b00a430_0;  1 drivers
v000001ef3b00e920_0 .net "O1L1_write_valid", 0 0, v000001ef3b0083b0_0;  1 drivers
v000001ef3b00e380_0 .net "O1L2_pixel_in", 7 0, v000001ef3b00a070_0;  1 drivers
v000001ef3b00e2e0_0 .net "O1L2_write_addr", 11 0, v000001ef3b00a6b0_0;  1 drivers
v000001ef3b00ece0_0 .net "O1L2_write_valid", 0 0, v000001ef3b00a110_0;  1 drivers
v000001ef3b00c760_0 .net "O1L3_pixel_in", 7 0, v000001ef3b009670_0;  1 drivers
v000001ef3b00dc00_0 .net "O1L3_write_addr", 11 0, v000001ef3b009210_0;  1 drivers
v000001ef3b00dca0_0 .net "O1L3_write_valid", 0 0, v000001ef3b0086d0_0;  1 drivers
v000001ef3b00cee0_0 .net "O2L1_pixel_in", 7 0, v000001ef3b00a890_0;  1 drivers
v000001ef3b00dde0_0 .net "O2L1_write_addr", 9 0, v000001ef3b00b510_0;  1 drivers
v000001ef3b00cf80_0 .net "O2L1_write_valid", 0 0, v000001ef3b00af70_0;  1 drivers
v000001ef3b00e600_0 .net "O2L2_pixel_in", 7 0, v000001ef3b00bab0_0;  1 drivers
v000001ef3b00e740_0 .net "O2L2_write_addr", 9 0, v000001ef3b00abb0_0;  1 drivers
v000001ef3b00d020_0 .net "O2L2_write_valid", 0 0, v000001ef3b00b330_0;  1 drivers
v000001ef3b00e9c0_0 .net "O2L3_pixel_in", 7 0, v000001ef3b00bd30_0;  1 drivers
v000001ef3b00d0c0_0 .net "O2L3_write_addr", 9 0, v000001ef3b00a930_0;  1 drivers
v000001ef3b00d160_0 .net "O2L3_write_valid", 0 0, v000001ef3b00b8d0_0;  1 drivers
v000001ef3b00d200_0 .net "O3L1_pixel_in", 7 0, v000001ef3b00e240_0;  1 drivers
v000001ef3b00d340_0 .net "O3L1_write_addr", 7 0, v000001ef3b00de80_0;  1 drivers
v000001ef3b00d3e0_0 .net "O3L1_write_valid", 0 0, v000001ef3b00e060_0;  1 drivers
v000001ef3b00d480_0 .net "O3L2_pixel_in", 7 0, v000001ef3b00c800_0;  1 drivers
v000001ef3b00d660_0 .net "O3L2_write_addr", 7 0, v000001ef3b00d520_0;  1 drivers
v000001ef3b00d700_0 .net "O3L2_write_valid", 0 0, v000001ef3b00df20_0;  1 drivers
v000001ef3b00f280_0 .net "O3L3_pixel_in", 7 0, v000001ef3b00c8a0_0;  1 drivers
v000001ef3b010220_0 .net "O3L3_write_addr", 7 0, v000001ef3b00d5c0_0;  1 drivers
v000001ef3b00fe60_0 .net "O3L3_write_valid", 0 0, v000001ef3b00e100_0;  1 drivers
v000001ef3b010400_0 .var "clk_in", 0 0;
v000001ef3b00faa0_0 .net "pixel_in", 7 0, L_000001ef3af73dc0;  1 drivers
v000001ef3b00f8c0_0 .net "pyramid_done", 0 0, v000001ef3b00e1a0_0;  1 drivers
v000001ef3b00f780_0 .net "read_addr", 11 0, v000001ef3b00da20_0;  1 drivers
v000001ef3b00f640_0 .net "read_addr_valid", 0 0, v000001ef3b00e560_0;  1 drivers
v000001ef3b010540_0 .var "rst_in", 0 0;
v000001ef3b00fbe0_0 .var "start_pyramid", 0 0;
S_000001ef3aeb1120 .scope module, "image" "xilinx_single_port_ram_read_first" 3 68, 4 10 0, S_000001ef3af9e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001ef3ae6d210 .param/str "INIT_FILE" 0 4 14, "util/image.mem";
P_000001ef3ae6d248 .param/l "RAM_DEPTH" 0 4 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ef3ae6d280 .param/str "RAM_PERFORMANCE" 0 4 13, "HIGH_PERFORMANCE";
P_000001ef3ae6d2b8 .param/l "RAM_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
v000001ef3af5fe40 .array "BRAM", 0 4095, 7 0;
v000001ef3af5fbc0_0 .net "addra", 11 0, v000001ef3b00da20_0;  alias, 1 drivers
v000001ef3af60b60_0 .net "clka", 0 0, v000001ef3b010400_0;  1 drivers
L_000001ef3b014688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001ef3af5f6c0_0 .net "dina", 7 0, L_000001ef3b014688;  1 drivers
v000001ef3af602a0_0 .net "douta", 7 0, L_000001ef3af73dc0;  alias, 1 drivers
v000001ef3af5fd00_0 .net "ena", 0 0, v000001ef3b00e560_0;  alias, 1 drivers
v000001ef3af60480_0 .var "ram_data", 7 0;
L_000001ef3b014718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3af5f760_0 .net "regcea", 0 0, L_000001ef3b014718;  1 drivers
v000001ef3af60520_0 .net "rsta", 0 0, v000001ef3b010540_0;  1 drivers
L_000001ef3b0146d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3af60c00_0 .net "wea", 0 0, L_000001ef3b0146d0;  1 drivers
S_000001ef3aeb12b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 74, 4 74 0, S_000001ef3aeb1120;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3aeb12b0
v000001ef3af60160_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001ef3af60160_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ef3af60160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3af60160_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001ef3ae295d0 .scope generate, "output_register" "output_register" 4 51, 4 51 0, S_000001ef3aeb1120;
 .timescale -9 -12;
L_000001ef3af73dc0 .functor BUFZ 8, v000001ef3af5f1c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3af5f1c0_0 .var "douta_reg", 7 0;
E_000001ef3af52530 .event posedge, v000001ef3af60b60_0;
S_000001ef3ae29760 .scope generate, "use_init_file" "use_init_file" 4 31, 4 31 0, S_000001ef3aeb1120;
 .timescale -9 -12;
S_000001ef3ae1ad70 .scope module, "pyramid" "gaussian_pyramid" 3 83, 5 5 0, S_000001ef3af9e590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "O1L1_write_addr";
    .port_info 6 /OUTPUT 1 "O1L1_write_valid";
    .port_info 7 /OUTPUT 8 "O1L1_pixel_out";
    .port_info 8 /OUTPUT 12 "O1L2_write_addr";
    .port_info 9 /OUTPUT 1 "O1L2_write_valid";
    .port_info 10 /OUTPUT 8 "O1L2_pixel_out";
    .port_info 11 /OUTPUT 12 "O1L3_write_addr";
    .port_info 12 /OUTPUT 1 "O1L3_write_valid";
    .port_info 13 /OUTPUT 8 "O1L3_pixel_out";
    .port_info 14 /OUTPUT 10 "O2L1_write_addr";
    .port_info 15 /OUTPUT 1 "O2L1_write_valid";
    .port_info 16 /OUTPUT 8 "O2L1_pixel_out";
    .port_info 17 /OUTPUT 10 "O2L2_write_addr";
    .port_info 18 /OUTPUT 1 "O2L2_write_valid";
    .port_info 19 /OUTPUT 8 "O2L2_pixel_out";
    .port_info 20 /OUTPUT 10 "O2L3_write_addr";
    .port_info 21 /OUTPUT 1 "O2L3_write_valid";
    .port_info 22 /OUTPUT 8 "O2L3_pixel_out";
    .port_info 23 /OUTPUT 8 "O3L1_write_addr";
    .port_info 24 /OUTPUT 1 "O3L1_write_valid";
    .port_info 25 /OUTPUT 8 "O3L1_pixel_out";
    .port_info 26 /OUTPUT 8 "O3L2_write_addr";
    .port_info 27 /OUTPUT 1 "O3L2_write_valid";
    .port_info 28 /OUTPUT 8 "O3L2_pixel_out";
    .port_info 29 /OUTPUT 8 "O3L3_write_addr";
    .port_info 30 /OUTPUT 1 "O3L3_write_valid";
    .port_info 31 /OUTPUT 8 "O3L3_pixel_out";
    .port_info 32 /INPUT 1 "start_in";
    .port_info 33 /OUTPUT 1 "pyramid_done";
P_000001ef3aebe0e0 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_000001ef3aebe118 .param/l "TOP_HEIGHT" 0 5 8, +C4<00000000000000000000000001000000>;
P_000001ef3aebe150 .param/l "TOP_WIDTH" 0 5 7, +C4<00000000000000000000000001000000>;
enum000001ef3aec95c0 .enum2/s (32)
   "IDLE" 0,
   "O1L1" 1,
   "O1L2" 2,
   "O1L3" 3,
   "O2L1" 4,
   "O2L2" 5,
   "O2L3" 6,
   "O3L1" 7,
   "O3L2" 8,
   "O3L3" 9
 ;
v000001ef3b009030_0 .net "O12_resize_done", 0 0, v000001ef3aff59e0_0;  1 drivers
v000001ef3b008770_0 .var "O12_start_resizing", 0 0;
v000001ef3b0089f0_0 .var "O1Buffer1_pixel_in", 7 0;
v000001ef3b008630_0 .net "O1Buffer1_pixel_out", 7 0, L_000001ef3af740d0;  1 drivers
v000001ef3b008810_0 .var "O1Buffer1_read_addr", 11 0;
v000001ef3b008090_0 .var "O1Buffer1_read_addr_valid", 0 0;
v000001ef3b009e90_0 .var "O1Buffer1_write_addr", 11 0;
v000001ef3b008270_0 .var "O1Buffer1_write_valid", 0 0;
v000001ef3b008310_0 .var "O1Buffer2_pixel_in", 7 0;
v000001ef3b009f30_0 .net "O1Buffer2_pixel_out", 7 0, L_000001ef3af74990;  1 drivers
v000001ef3b009ad0_0 .var "O1Buffer2_read_addr", 11 0;
v000001ef3b0093f0_0 .var "O1Buffer2_read_addr_valid", 0 0;
v000001ef3b0088b0_0 .var "O1Buffer2_write_addr", 11 0;
v000001ef3b009fd0_0 .var "O1Buffer2_write_valid", 0 0;
v000001ef3b0095d0_0 .var "O1L1_pixel_out", 7 0;
v000001ef3b00a430_0 .var "O1L1_write_addr", 11 0;
v000001ef3b0083b0_0 .var "O1L1_write_valid", 0 0;
v000001ef3b00a070_0 .var "O1L2_pixel_out", 7 0;
v000001ef3b00a6b0_0 .var "O1L2_write_addr", 11 0;
v000001ef3b00a110_0 .var "O1L2_write_valid", 0 0;
v000001ef3b009670_0 .var "O1L3_pixel_out", 7 0;
v000001ef3b009210_0 .var "O1L3_write_addr", 11 0;
v000001ef3b0086d0_0 .var "O1L3_write_valid", 0 0;
v000001ef3b0097b0_0 .net "O1_blur_done", 0 0, v000001ef3aff30a0_0;  1 drivers
v000001ef3b0098f0_0 .var "O1_blur_pixel_in", 7 0;
v000001ef3b00a1b0_0 .net "O1_blur_pixel_out", 7 0, L_000001ef3af74ae0;  1 drivers
v000001ef3b00a750_0 .net "O1_blur_read_addr", 11 0, v000001ef3aff4540_0;  1 drivers
v000001ef3b009990_0 .net "O1_blur_read_addr_valid", 0 0, v000001ef3aff29c0_0;  1 drivers
v000001ef3b009a30_0 .net "O1_blur_write_addr", 11 0, L_000001ef3b00f320;  1 drivers
v000001ef3b008b30_0 .net "O1_blur_write_valid", 0 0, L_000001ef3af73ce0;  1 drivers
v000001ef3b009cb0_0 .var "O1_resize_pixel_in", 7 0;
v000001ef3b008bd0_0 .net "O1_resize_read_addr", 11 0, L_000001ef3b00f500;  1 drivers
v000001ef3b00a250_0 .net "O1_resize_read_addr_valid", 0 0, v000001ef3aff6ac0_0;  1 drivers
v000001ef3b008d10_0 .var "O1_start_blurring", 0 0;
v000001ef3b008db0_0 .net "O23_resize_done", 0 0, v000001ef3b0045d0_0;  1 drivers
v000001ef3b008e50_0 .var "O23_start_resizing", 0 0;
v000001ef3b008ef0_0 .var "O2Buffer1_pixel_in", 7 0;
v000001ef3b0090d0_0 .net "O2Buffer1_pixel_out", 7 0, L_000001ef3af73340;  1 drivers
v000001ef3b00aed0_0 .var "O2Buffer1_read_addr", 9 0;
v000001ef3b00ba10_0 .var "O2Buffer1_read_addr_valid", 0 0;
v000001ef3b00bbf0_0 .var "O2Buffer1_write_addr", 9 0;
v000001ef3b00b830_0 .var "O2Buffer1_write_valid", 0 0;
v000001ef3b00bdd0_0 .var "O2Buffer2_pixel_in", 7 0;
v000001ef3b00b010_0 .net "O2Buffer2_pixel_out", 7 0, L_000001ef3af74680;  1 drivers
v000001ef3b00b150_0 .var "O2Buffer2_read_addr", 9 0;
v000001ef3b00b0b0_0 .var "O2Buffer2_read_addr_valid", 0 0;
v000001ef3b00bf10_0 .var "O2Buffer2_write_addr", 9 0;
v000001ef3b00b1f0_0 .var "O2Buffer2_write_valid", 0 0;
v000001ef3b00a890_0 .var "O2L1_pixel_out", 7 0;
v000001ef3b00b510_0 .var "O2L1_write_addr", 9 0;
v000001ef3b00af70_0 .var "O2L1_write_valid", 0 0;
v000001ef3b00bab0_0 .var "O2L2_pixel_out", 7 0;
v000001ef3b00abb0_0 .var "O2L2_write_addr", 9 0;
v000001ef3b00b330_0 .var "O2L2_write_valid", 0 0;
v000001ef3b00bd30_0 .var "O2L3_pixel_out", 7 0;
v000001ef3b00a930_0 .var "O2L3_write_addr", 9 0;
v000001ef3b00b8d0_0 .var "O2L3_write_valid", 0 0;
v000001ef3b00b290_0 .net "O2_blur_done", 0 0, v000001ef3affe8c0_0;  1 drivers
v000001ef3b00bc90_0 .var "O2_blur_pixel_in", 7 0;
v000001ef3b00b3d0_0 .net "O2_blur_pixel_out", 7 0, L_000001ef3af746f0;  1 drivers
v000001ef3b00a9d0_0 .net "O2_blur_read_addr", 9 0, v000001ef3afff900_0;  1 drivers
v000001ef3b00aa70_0 .net "O2_blur_read_addr_valid", 0 0, v000001ef3afff5e0_0;  1 drivers
v000001ef3b00ae30_0 .net "O2_blur_write_addr", 9 0, L_000001ef3b00f3c0;  1 drivers
v000001ef3b00b470_0 .net "O2_blur_write_valid", 0 0, L_000001ef3af744c0;  1 drivers
v000001ef3b00b5b0_0 .var "O2_resize_pixel_in", 7 0;
v000001ef3b00b650_0 .net "O2_resize_pixel_out", 7 0, v000001ef3aff6160_0;  1 drivers
v000001ef3b00bb50_0 .net "O2_resize_read_addr", 9 0, L_000001ef3b0773a0;  1 drivers
v000001ef3b00ad90_0 .net "O2_resize_read_addr_valid", 0 0, v000001ef3b003e50_0;  1 drivers
v000001ef3b00be70_0 .net "O2_resize_write_addr", 9 0, v000001ef3aff67a0_0;  1 drivers
v000001ef3b00b6f0_0 .net "O2_resize_write_addr_valid", 0 0, v000001ef3aff6980_0;  1 drivers
v000001ef3b00ab10_0 .var "O2_start_blurring", 0 0;
v000001ef3b00ac50_0 .var "O3Buffer1_pixel_in", 7 0;
v000001ef3b00acf0_0 .net "O3Buffer1_pixel_out", 7 0, L_000001ef3af73e30;  1 drivers
v000001ef3b00b790_0 .var "O3Buffer1_read_addr", 7 0;
v000001ef3b00b970_0 .var "O3Buffer1_read_addr_valid", 0 0;
v000001ef3b00d840_0 .var "O3Buffer1_write_addr", 7 0;
v000001ef3b00eb00_0 .var "O3Buffer1_write_valid", 0 0;
v000001ef3b00ed80_0 .var "O3Buffer2_pixel_in", 7 0;
v000001ef3b00d8e0_0 .net "O3Buffer2_pixel_out", 7 0, L_000001ef3af73a40;  1 drivers
v000001ef3b00db60_0 .var "O3Buffer2_read_addr", 7 0;
v000001ef3b00d2a0_0 .var "O3Buffer2_read_addr_valid", 0 0;
v000001ef3b00e7e0_0 .var "O3Buffer2_write_addr", 7 0;
v000001ef3b00eba0_0 .var "O3Buffer2_write_valid", 0 0;
v000001ef3b00e240_0 .var "O3L1_pixel_out", 7 0;
v000001ef3b00de80_0 .var "O3L1_write_addr", 7 0;
v000001ef3b00e060_0 .var "O3L1_write_valid", 0 0;
v000001ef3b00c800_0 .var "O3L2_pixel_out", 7 0;
v000001ef3b00d520_0 .var "O3L2_write_addr", 7 0;
v000001ef3b00df20_0 .var "O3L2_write_valid", 0 0;
v000001ef3b00c8a0_0 .var "O3L3_pixel_out", 7 0;
v000001ef3b00d5c0_0 .var "O3L3_write_addr", 7 0;
v000001ef3b00e100_0 .var "O3L3_write_valid", 0 0;
v000001ef3b00dfc0_0 .net "O3_blur_done", 0 0, v000001ef3b009350_0;  1 drivers
v000001ef3b00dd40_0 .var "O3_blur_pixel_in", 7 0;
v000001ef3b00dac0_0 .net "O3_blur_pixel_out", 7 0, L_000001ef3af73570;  1 drivers
v000001ef3b00ce40_0 .net "O3_blur_read_addr", 7 0, v000001ef3b009c10_0;  1 drivers
v000001ef3b00e420_0 .net "O3_blur_read_addr_valid", 0 0, v000001ef3b00a610_0;  1 drivers
v000001ef3b00d7a0_0 .net "O3_blur_write_addr", 7 0, L_000001ef3b010180;  1 drivers
v000001ef3b00ec40_0 .net "O3_blur_write_valid", 0 0, L_000001ef3af73ab0;  1 drivers
v000001ef3b00e4c0_0 .net "O3_resize_pixel_out", 7 0, v000001ef3afff220_0;  1 drivers
v000001ef3b00c9e0_0 .net "O3_resize_write_addr", 7 0, v000001ef3afff400_0;  1 drivers
v000001ef3b00cbc0_0 .net "O3_resize_write_addr_valid", 0 0, v000001ef3afffcc0_0;  1 drivers
v000001ef3b00ca80_0 .var "O3_start_blurring", 0 0;
v000001ef3b00e6a0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b00d980_0 .net "ext_pixel_in", 7 0, L_000001ef3af73dc0;  alias, 1 drivers
v000001ef3b00da20_0 .var "ext_read_addr", 11 0;
v000001ef3b00e560_0 .var "ext_read_addr_valid", 0 0;
v000001ef3b00cb20_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3b00cda0_0 .net "ext_read_addr_valid_pipe_1", 0 0, L_000001ef3b077620;  1 drivers
v000001ef3b00e1a0_0 .var "pyramid_done", 0 0;
v000001ef3b00ee20_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b00cc60_0 .net "start_in", 0 0, v000001ef3b00fbe0_0;  1 drivers
v000001ef3b00ea60_0 .var "start_read_original", 0 0;
v000001ef3b00c940_0 .var/2s "state", 31 0;
v000001ef3b00e880_0 .var "state_initialized", 0 0;
E_000001ef3af52070/0 .event anyedge, v000001ef3b00c940_0, v000001ef3af5fbc0_0, v000001ef3b00cda0_0, v000001ef3af602a0_0;
E_000001ef3af52070/1 .event anyedge, v000001ef3aff4540_0, v000001ef3aff29c0_0, v000001ef3af27cd0_0, v000001ef3aff2a60_0;
E_000001ef3af52070/2 .event anyedge, v000001ef3aff3640_0, v000001ef3aff44a0_0, v000001ef3aee51d0_0, v000001ef3aff7880_0;
E_000001ef3af52070/3 .event anyedge, v000001ef3aff6ac0_0, v000001ef3aff67a0_0, v000001ef3aff6980_0, v000001ef3aff6160_0;
E_000001ef3af52070/4 .event anyedge, v000001ef3afff900_0, v000001ef3afff5e0_0, v000001ef3aff9aa0_0, v000001ef3affec80_0;
E_000001ef3af52070/5 .event anyedge, v000001ef3affe6e0_0, v000001ef3affe000_0, v000001ef3affa0e0_0, v000001ef3b004670_0;
E_000001ef3af52070/6 .event anyedge, v000001ef3b003e50_0, v000001ef3afff400_0, v000001ef3afffcc0_0, v000001ef3afff220_0;
E_000001ef3af52070/7 .event anyedge, v000001ef3b009c10_0, v000001ef3b00a610_0, v000001ef3b004e90_0, v000001ef3b00a4d0_0;
E_000001ef3af52070/8 .event anyedge, v000001ef3b008a90_0, v000001ef3b0081d0_0, v000001ef3b007150_0;
E_000001ef3af52070 .event/or E_000001ef3af52070/0, E_000001ef3af52070/1, E_000001ef3af52070/2, E_000001ef3af52070/3, E_000001ef3af52070/4, E_000001ef3af52070/5, E_000001ef3af52070/6, E_000001ef3af52070/7, E_000001ef3af52070/8;
L_000001ef3b077620 .part v000001ef3b00cb20_0, 1, 1;
S_000001ef3ae13450 .scope module, "O1Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 70, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3ae298f0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3ae29928 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ef3ae29960 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3ae29998 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3af5f3a0 .array "BRAM", 0 4095, 7 0;
v000001ef3af5f580_0 .net "addra", 11 0, v000001ef3b009e90_0;  1 drivers
v000001ef3af60980_0 .net "addrb", 11 0, v000001ef3b008810_0;  1 drivers
v000001ef3af60a20_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3af5f4e0_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3af5f8a0_0 .net "dina", 7 0, v000001ef3b0089f0_0;  1 drivers
o000001ef3af9ee38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3af5f940_0 .net "dinb", 7 0, o000001ef3af9ee38;  0 drivers
v000001ef3af27870_0 .net "douta", 7 0, L_000001ef3af747d0;  1 drivers
v000001ef3af27cd0_0 .net "doutb", 7 0, L_000001ef3af740d0;  alias, 1 drivers
L_000001ef3b0147a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3af279b0_0 .net "ena", 0 0, L_000001ef3b0147a8;  1 drivers
v000001ef3af27e10_0 .net "enb", 0 0, v000001ef3b008090_0;  1 drivers
v000001ef3af26d30_0 .var/i "idx", 31 0;
v000001ef3af27d70_0 .var "ram_data_a", 7 0;
v000001ef3af28270_0 .var "ram_data_b", 7 0;
L_000001ef3b0147f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3af27550_0 .net "regcea", 0 0, L_000001ef3b0147f0;  1 drivers
L_000001ef3b014838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3af26f10_0 .net "regceb", 0 0, L_000001ef3b014838;  1 drivers
v000001ef3af27370_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3af27eb0_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3af26fb0_0 .net "wea", 0 0, v000001ef3b008270_0;  1 drivers
L_000001ef3b014760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3af27050_0 .net "web", 0 0, L_000001ef3b014760;  1 drivers
S_000001ef3ae135e0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3ae13450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3ae135e0
v000001ef3af5f300_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001ef3af5f300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001ef3af5f300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3af5f300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001ef3ae61250 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3ae13450;
 .timescale -9 -12;
v000001ef3af607a0_0 .var/i "ram_index", 31 0;
S_000001ef3ae613e0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3ae13450;
 .timescale -9 -12;
L_000001ef3af747d0 .functor BUFZ 8, v000001ef3af60840_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af740d0 .functor BUFZ 8, v000001ef3af608e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3af60840_0 .var "douta_reg", 7 0;
v000001ef3af608e0_0 .var "doutb_reg", 7 0;
S_000001ef3ae32680 .scope module, "O1Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 98, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 12 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3ae61570 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3ae615a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001ef3ae615e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3ae61618 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3af266f0 .array "BRAM", 0 4095, 7 0;
v000001ef3af270f0_0 .net "addra", 11 0, v000001ef3b0088b0_0;  1 drivers
v000001ef3af27190_0 .net "addrb", 11 0, v000001ef3b009ad0_0;  1 drivers
v000001ef3af27230_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aee5270_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aee58b0_0 .net "dina", 7 0, v000001ef3b008310_0;  1 drivers
o000001ef3af9f4f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3aee4ff0_0 .net "dinb", 7 0, o000001ef3af9f4f8;  0 drivers
v000001ef3aee5130_0 .net "douta", 7 0, L_000001ef3af74610;  1 drivers
v000001ef3aee51d0_0 .net "doutb", 7 0, L_000001ef3af74990;  alias, 1 drivers
L_000001ef3b0148c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3aee5310_0 .net "ena", 0 0, L_000001ef3b0148c8;  1 drivers
v000001ef3aee54f0_0 .net "enb", 0 0, v000001ef3b0093f0_0;  1 drivers
v000001ef3aee4af0_0 .var/i "idx", 31 0;
v000001ef3aee5590_0 .var "ram_data_a", 7 0;
v000001ef3aee5630_0 .var "ram_data_b", 7 0;
L_000001ef3b014910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3aee4c30_0 .net "regcea", 0 0, L_000001ef3b014910;  1 drivers
L_000001ef3b014958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3aee5810_0 .net "regceb", 0 0, L_000001ef3b014958;  1 drivers
v000001ef3aee49b0_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff45e0_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff3780_0 .net "wea", 0 0, v000001ef3b009fd0_0;  1 drivers
L_000001ef3b014880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3aff36e0_0 .net "web", 0 0, L_000001ef3b014880;  1 drivers
S_000001ef3ae32810 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3ae32680;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3ae32810
v000001ef3af27ff0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O1Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001ef3af27ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001ef3af27ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3af27ff0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001ef3ae44900 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3ae32680;
 .timescale -9 -12;
v000001ef3af27910_0 .var/i "ram_index", 31 0;
S_000001ef3ae44a90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3ae32680;
 .timescale -9 -12;
L_000001ef3af74610 .functor BUFZ 8, v000001ef3af283b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af74990 .functor BUFZ 8, v000001ef3af284f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3af283b0_0 .var "douta_reg", 7 0;
v000001ef3af284f0_0 .var "doutb_reg", 7 0;
S_000001ef3add2ce0 .scope module, "O1_blur" "blur_img" 5 242, 7 4 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ef3aebebe0 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ef3aebec18 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001ef3aebec50 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
L_000001ef3af73ce0 .functor BUFZ 1, v000001ef3aff3820_0, C4<0>, C4<0>, C4<0>;
L_000001ef3af74ae0 .functor BUFZ 8, v000001ef3aff4400_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3aff3c80_0 .net *"_ivl_0", 31 0, L_000001ef3b0102c0;  1 drivers
v000001ef3aff47c0_0 .net *"_ivl_11", 31 0, L_000001ef3b00fc80;  1 drivers
v000001ef3aff3dc0_0 .net *"_ivl_12", 31 0, L_000001ef3b00f1e0;  1 drivers
L_000001ef3b014e20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff3be0_0 .net *"_ivl_3", 25 0, L_000001ef3b014e20;  1 drivers
v000001ef3aff3e60_0 .net *"_ivl_4", 31 0, L_000001ef3b00eec0;  1 drivers
L_000001ef3b014e68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff2ec0_0 .net *"_ivl_7", 25 0, L_000001ef3b014e68;  1 drivers
L_000001ef3b014eb0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff31e0_0 .net/2u *"_ivl_8", 31 0, L_000001ef3b014eb0;  1 drivers
v000001ef3aff3320_0 .var "blur_data_valid_in", 0 0;
v000001ef3aff2f60_0 .net "blur_data_valid_out", 0 0, v000001ef3aff3820_0;  1 drivers
v000001ef3aff30a0_0 .var "blur_done", 0 0;
v000001ef3aff40e0_0 .net "blur_out", 7 0, v000001ef3aff4400_0;  1 drivers
v000001ef3aff4180_0 .var "busy", 0 0;
v000001ef3aff2c40_0 .var "center_addr_x", 5 0;
v000001ef3aff2ce0_0 .var "center_addr_x_prev", 5 0;
v000001ef3aff3d20_0 .var "center_addr_y", 5 0;
v000001ef3aff2e20_0 .var "center_addr_y_prev", 5 0;
v000001ef3aff42c0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff4860_0 .net "ext_pixel_in", 7 0, v000001ef3b0098f0_0;  1 drivers
v000001ef3aff44a0_0 .net "ext_pixel_out", 7 0, L_000001ef3af74ae0;  alias, 1 drivers
v000001ef3aff4540_0 .var "ext_read_addr", 11 0;
v000001ef3aff29c0_0 .var "ext_read_addr_valid", 0 0;
v000001ef3aff33c0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3aff2a60_0 .net "ext_write_addr", 11 0, L_000001ef3b00f320;  alias, 1 drivers
v000001ef3aff3640_0 .net "ext_write_valid", 0 0, L_000001ef3af73ce0;  alias, 1 drivers
v000001ef3aff3460_0 .var "kernel_ind", 3 0;
v000001ef3aff35a0 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ef3aff3500_0 .var "row1", 23 0;
v000001ef3aff6020_0 .var "row2", 23 0;
v000001ef3aff60c0_0 .var "row3", 23 0;
v000001ef3aff6700_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff62a0_0 .net "start_in", 0 0, v000001ef3b008d10_0;  1 drivers
L_000001ef3b0102c0 .concat [ 6 26 0 0], v000001ef3aff2ce0_0, L_000001ef3b014e20;
L_000001ef3b00eec0 .concat [ 6 26 0 0], v000001ef3aff2e20_0, L_000001ef3b014e68;
L_000001ef3b00fc80 .arith/mult 32, L_000001ef3b00eec0, L_000001ef3b014eb0;
L_000001ef3b00f1e0 .arith/sum 32, L_000001ef3b0102c0, L_000001ef3b00fc80;
L_000001ef3b00f320 .part L_000001ef3b00f1e0, 0, 12;
S_000001ef3aff54c0 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ef3add2ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ef3af53270 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ef3aff38c0_0 .var "busy_out", 0 0;
v000001ef3aff2ba0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff4400_0 .var "data_out", 7 0;
v000001ef3aff2b00_0 .net "data_valid_in", 0 0, v000001ef3aff3320_0;  1 drivers
v000001ef3aff3820_0 .var "data_valid_out", 0 0;
v000001ef3aff4040_0 .var "error_out", 0 0;
v000001ef3aff3960_0 .var/i "i", 31 0;
v000001ef3aff4220 .array "kernel", 0 8, 7 0;
v000001ef3aff4680_0 .net "r0_data_in", 23 0, v000001ef3aff3500_0;  1 drivers
v000001ef3aff3f00_0 .net "r1_data_in", 23 0, v000001ef3aff6020_0;  1 drivers
v000001ef3aff3a00_0 .net "r2_data_in", 23 0, v000001ef3aff60c0_0;  1 drivers
v000001ef3aff3aa0_0 .net "rowdata", 71 0, L_000001ef3b00ff00;  1 drivers
v000001ef3aff3280_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff3000 .array "stage1_data", 0 8, 10 0;
v000001ef3aff3140 .array "stage1_data_reg", 0 8, 10 0;
v000001ef3aff3b40_0 .var "stage1_reg_valid", 0 0;
v000001ef3aff2d80_0 .var "stage1_valid", 0 0;
v000001ef3aff4360_0 .var "stage2_accumulator", 11 0;
v000001ef3aff4720_0 .var "stage2_data", 11 0;
v000001ef3aff3fa0_0 .var "stage2_valid", 0 0;
v000001ef3aff3140_0 .array/port v000001ef3aff3140, 0;
v000001ef3aff3140_1 .array/port v000001ef3aff3140, 1;
v000001ef3aff3140_2 .array/port v000001ef3aff3140, 2;
v000001ef3aff3140_3 .array/port v000001ef3aff3140, 3;
E_000001ef3af53af0/0 .event anyedge, v000001ef3aff3140_0, v000001ef3aff3140_1, v000001ef3aff3140_2, v000001ef3aff3140_3;
v000001ef3aff3140_4 .array/port v000001ef3aff3140, 4;
v000001ef3aff3140_5 .array/port v000001ef3aff3140, 5;
v000001ef3aff3140_6 .array/port v000001ef3aff3140, 6;
v000001ef3aff3140_7 .array/port v000001ef3aff3140, 7;
E_000001ef3af53af0/1 .event anyedge, v000001ef3aff3140_4, v000001ef3aff3140_5, v000001ef3aff3140_6, v000001ef3aff3140_7;
v000001ef3aff3140_8 .array/port v000001ef3aff3140, 8;
E_000001ef3af53af0/2 .event anyedge, v000001ef3aff3140_8;
E_000001ef3af53af0 .event/or E_000001ef3af53af0/0, E_000001ef3af53af0/1, E_000001ef3af53af0/2;
L_000001ef3b00ff00 .concat [ 24 24 24 0], v000001ef3aff60c0_0, v000001ef3aff6020_0, v000001ef3aff3500_0;
S_000001ef3aff5650 .scope module, "O1_to_O2" "image_half_full" 5 308, 9 4 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 6 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 6 "old_center_addr_y_used";
P_000001ef3aebdd70 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001ef3aebdda8 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000001000000>;
P_000001ef3aebdde0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000001000000>;
v000001ef3aff6660_0 .net *"_ivl_0", 31 0, L_000001ef3b00fdc0;  1 drivers
v000001ef3aff7420_0 .net *"_ivl_11", 31 0, L_000001ef3b00f460;  1 drivers
v000001ef3aff5b20_0 .net *"_ivl_12", 31 0, L_000001ef3b00f5a0;  1 drivers
L_000001ef3b0150a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff7560_0 .net *"_ivl_3", 25 0, L_000001ef3b0150a8;  1 drivers
v000001ef3aff68e0_0 .net *"_ivl_4", 31 0, L_000001ef3b00fb40;  1 drivers
L_000001ef3b0150f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff74c0_0 .net *"_ivl_7", 25 0, L_000001ef3b0150f0;  1 drivers
L_000001ef3b015138 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001ef3aff6fc0_0 .net/2u *"_ivl_8", 31 0, L_000001ef3b015138;  1 drivers
v000001ef3aff7600_0 .var "busy", 0 0;
v000001ef3aff6a20_0 .var "center_addr_x", 5 0;
v000001ef3aff72e0_0 .var "center_addr_y", 5 0;
v000001ef3aff6200_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff6340_0 .net "ext_pixel_in", 7 0, v000001ef3b009cb0_0;  1 drivers
v000001ef3aff6480_0 .net "ext_pixel_out", 7 0, v000001ef3aff6160_0;  alias, 1 drivers
v000001ef3aff7880_0 .net "ext_read_addr", 11 0, L_000001ef3b00f500;  alias, 1 drivers
v000001ef3aff6ac0_0 .var "ext_read_addr_valid", 0 0;
v000001ef3aff76a0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3aff5da0_0 .net "ext_write_addr", 9 0, v000001ef3aff67a0_0;  alias, 1 drivers
v000001ef3aff6e80_0 .net "ext_write_valid", 0 0, v000001ef3aff6980_0;  alias, 1 drivers
v000001ef3aff7740_0 .var "old_center_addr_x_used", 5 0;
v000001ef3aff7060_0 .var "old_center_addr_y_used", 5 0;
v000001ef3aff59e0_0 .var "resize_done", 0 0;
v000001ef3aff6f20_0 .var "resize_in", 7 0;
v000001ef3aff5a80_0 .var "resize_in_valid", 0 0;
v000001ef3aff6b60_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff5bc0_0 .net "start_in", 0 0, v000001ef3b008770_0;  1 drivers
L_000001ef3b00fdc0 .concat [ 6 26 0 0], v000001ef3aff6a20_0, L_000001ef3b0150a8;
L_000001ef3b00fb40 .concat [ 6 26 0 0], v000001ef3aff72e0_0, L_000001ef3b0150f0;
L_000001ef3b00f460 .arith/mult 32, L_000001ef3b00fb40, L_000001ef3b015138;
L_000001ef3b00f5a0 .arith/sum 32, L_000001ef3b00fdc0, L_000001ef3b00f460;
L_000001ef3b00f500 .part L_000001ef3b00f5a0, 0, 12;
S_000001ef3aff57e0 .scope module, "downsizer" "image_half" 9 98, 10 4 0, S_000001ef3aff5650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 6 "data_x_in";
    .port_info 4 /INPUT 6 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 10 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001ef3aeca990 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001ef3aeca9c8 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000100000>;
v000001ef3aff6c00_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff67a0_0 .var "data_addr_out", 9 0;
v000001ef3aff7380_0 .net "data_in", 7 0, v000001ef3aff6f20_0;  1 drivers
v000001ef3aff6160_0 .var "data_out", 7 0;
v000001ef3aff77e0_0 .net "data_valid_in", 0 0, v000001ef3aff5a80_0;  1 drivers
v000001ef3aff6980_0 .var "data_valid_out", 0 0;
v000001ef3aff6840_0 .net "data_x_in", 5 0, v000001ef3aff7740_0;  1 drivers
v000001ef3aff5e40_0 .net "data_y_in", 5 0, v000001ef3aff7060_0;  1 drivers
v000001ef3aff7240_0 .var "done_out", 0 0;
v000001ef3aff6ca0_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
S_000001ef3aff49d0 .scope module, "O2Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 127, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3ae329a0 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3ae329d8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001ef3ae32a10 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3ae32a48 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3aff6520 .array "BRAM", 0 1023, 7 0;
v000001ef3aff6de0_0 .net "addra", 9 0, v000001ef3b00bbf0_0;  1 drivers
v000001ef3aff5f80_0 .net "addrb", 9 0, v000001ef3b00aed0_0;  1 drivers
v000001ef3aff7100_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff63e0_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff71a0_0 .net "dina", 7 0, v000001ef3b008ef0_0;  1 drivers
o000001ef3afa10b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3affb260_0 .net "dinb", 7 0, o000001ef3afa10b8;  0 drivers
v000001ef3aff9c80_0 .net "douta", 7 0, L_000001ef3af73960;  1 drivers
v000001ef3aff9aa0_0 .net "doutb", 7 0, L_000001ef3af73340;  alias, 1 drivers
L_000001ef3b0149e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3affb3a0_0 .net "ena", 0 0, L_000001ef3b0149e8;  1 drivers
v000001ef3aff9be0_0 .net "enb", 0 0, v000001ef3b00ba10_0;  1 drivers
v000001ef3aff9dc0_0 .var/i "idx", 31 0;
v000001ef3aff9d20_0 .var "ram_data_a", 7 0;
v000001ef3affb8a0_0 .var "ram_data_b", 7 0;
L_000001ef3b014a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3aff9f00_0 .net "regcea", 0 0, L_000001ef3b014a30;  1 drivers
L_000001ef3b014a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3affa220_0 .net "regceb", 0 0, L_000001ef3b014a78;  1 drivers
v000001ef3affad60_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3aff9a00_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3affa400_0 .net "wea", 0 0, v000001ef3b00b830_0;  1 drivers
L_000001ef3b0149a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3affab80_0 .net "web", 0 0, L_000001ef3b0149a0;  1 drivers
S_000001ef3aff4cf0 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3aff49d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3aff4cf0
v000001ef3aff5c60_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001ef3aff5c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001ef3aff5c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3aff5c60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001ef3aff4b60 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3aff49d0;
 .timescale -9 -12;
v000001ef3aff5d00_0 .var/i "ram_index", 31 0;
S_000001ef3aff51a0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3aff49d0;
 .timescale -9 -12;
L_000001ef3af73960 .functor BUFZ 8, v000001ef3aff5ee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af73340 .functor BUFZ 8, v000001ef3aff6d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3aff5ee0_0 .var "douta_reg", 7 0;
v000001ef3aff6d40_0 .var "doutb_reg", 7 0;
S_000001ef3aff5330 .scope module, "O2Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 155, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3ae13770 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3ae137a8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001ef3ae137e0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3ae13818 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3affb1c0 .array "BRAM", 0 1023, 7 0;
v000001ef3aff9b40_0 .net "addra", 9 0, v000001ef3b00bf10_0;  1 drivers
v000001ef3affac20_0 .net "addrb", 9 0, v000001ef3b00b150_0;  1 drivers
v000001ef3aff9e60_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3affa7c0_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3aff9fa0_0 .net "dina", 7 0, v000001ef3b00bdd0_0;  1 drivers
o000001ef3afa1778 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3affa040_0 .net "dinb", 7 0, o000001ef3afa1778;  0 drivers
v000001ef3affa720_0 .net "douta", 7 0, L_000001ef3af731f0;  1 drivers
v000001ef3affa0e0_0 .net "doutb", 7 0, L_000001ef3af74680;  alias, 1 drivers
L_000001ef3b014b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3affafe0_0 .net "ena", 0 0, L_000001ef3b014b08;  1 drivers
v000001ef3affb800_0 .net "enb", 0 0, v000001ef3b00b0b0_0;  1 drivers
v000001ef3affaea0_0 .var/i "idx", 31 0;
v000001ef3affb580_0 .var "ram_data_a", 7 0;
v000001ef3affaae0_0 .var "ram_data_b", 7 0;
L_000001ef3b014b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3affb620_0 .net "regcea", 0 0, L_000001ef3b014b50;  1 drivers
L_000001ef3b014b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3affa180_0 .net "regceb", 0 0, L_000001ef3b014b98;  1 drivers
v000001ef3affa360_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3affa4a0_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3affa540_0 .net "wea", 0 0, v000001ef3b00b1f0_0;  1 drivers
L_000001ef3b014ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3affb6c0_0 .net "web", 0 0, L_000001ef3b014ac0;  1 drivers
S_000001ef3aff4e80 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3aff5330;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3aff4e80
v000001ef3affb440_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O2Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001ef3affb440_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001ef3affb440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3affb440_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001ef3aff5010 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3aff5330;
 .timescale -9 -12;
v000001ef3affb4e0_0 .var/i "ram_index", 31 0;
S_000001ef3affc5e0 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3aff5330;
 .timescale -9 -12;
L_000001ef3af731f0 .functor BUFZ 8, v000001ef3affa2c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af74680 .functor BUFZ 8, v000001ef3affa860_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3affa2c0_0 .var "douta_reg", 7 0;
v000001ef3affa860_0 .var "doutb_reg", 7 0;
S_000001ef3affd0d0 .scope module, "O2_blur" "blur_img" 5 264, 7 4 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 10 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ef3aebe920 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ef3aebe958 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001ef3aebe990 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_000001ef3af744c0 .functor BUFZ 1, v000001ef3affacc0_0, C4<0>, C4<0>, C4<0>;
L_000001ef3af746f0 .functor BUFZ 8, v000001ef3affa5e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3afffb80_0 .net *"_ivl_0", 31 0, L_000001ef3b00ffa0;  1 drivers
v000001ef3afff2c0_0 .net *"_ivl_11", 31 0, L_000001ef3b00f960;  1 drivers
v000001ef3afff040_0 .net *"_ivl_12", 31 0, L_000001ef3b00f000;  1 drivers
L_000001ef3b014ef8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3affe820_0 .net *"_ivl_3", 26 0, L_000001ef3b014ef8;  1 drivers
v000001ef3afff4a0_0 .net *"_ivl_4", 31 0, L_000001ef3b00f820;  1 drivers
L_000001ef3b014f40 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3affe3c0_0 .net *"_ivl_7", 26 0, L_000001ef3b014f40;  1 drivers
L_000001ef3b014f88 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ef3afff180_0 .net/2u *"_ivl_8", 31 0, L_000001ef3b014f88;  1 drivers
v000001ef3afff7c0_0 .var "blur_data_valid_in", 0 0;
v000001ef3affe460_0 .net "blur_data_valid_out", 0 0, v000001ef3affacc0_0;  1 drivers
v000001ef3affe8c0_0 .var "blur_done", 0 0;
v000001ef3affebe0_0 .net "blur_out", 7 0, v000001ef3affa5e0_0;  1 drivers
v000001ef3affe500_0 .var "busy", 0 0;
v000001ef3affed20_0 .var "center_addr_x", 4 0;
v000001ef3afff680_0 .var "center_addr_x_prev", 4 0;
v000001ef3affe5a0_0 .var "center_addr_y", 4 0;
v000001ef3affe640_0 .var "center_addr_y_prev", 4 0;
v000001ef3affdec0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3afff720_0 .net "ext_pixel_in", 7 0, v000001ef3b00bc90_0;  1 drivers
v000001ef3affe000_0 .net "ext_pixel_out", 7 0, L_000001ef3af746f0;  alias, 1 drivers
v000001ef3afff900_0 .var "ext_read_addr", 9 0;
v000001ef3afff5e0_0 .var "ext_read_addr_valid", 0 0;
v000001ef3affe140_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3affec80_0 .net "ext_write_addr", 9 0, L_000001ef3b00f3c0;  alias, 1 drivers
v000001ef3affe6e0_0 .net "ext_write_valid", 0 0, L_000001ef3af744c0;  alias, 1 drivers
v000001ef3afff860_0 .var "kernel_ind", 3 0;
v000001ef3affef00 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ef3affedc0_0 .var "row1", 23 0;
v000001ef3affe1e0_0 .var "row2", 23 0;
v000001ef3affefa0_0 .var "row3", 23 0;
v000001ef3affe280_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3afffa40_0 .net "start_in", 0 0, v000001ef3b00ab10_0;  1 drivers
L_000001ef3b00ffa0 .concat [ 5 27 0 0], v000001ef3afff680_0, L_000001ef3b014ef8;
L_000001ef3b00f820 .concat [ 5 27 0 0], v000001ef3affe640_0, L_000001ef3b014f40;
L_000001ef3b00f960 .arith/mult 32, L_000001ef3b00f820, L_000001ef3b014f88;
L_000001ef3b00f000 .arith/sum 32, L_000001ef3b00ffa0, L_000001ef3b00f960;
L_000001ef3b00f3c0 .part L_000001ef3b00f000, 0, 10;
S_000001ef3affcf40 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ef3affd0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ef3af52f70 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ef3affa900_0 .var "busy_out", 0 0;
v000001ef3affb760_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3affa5e0_0 .var "data_out", 7 0;
v000001ef3affa680_0 .net "data_valid_in", 0 0, v000001ef3afff7c0_0;  1 drivers
v000001ef3affacc0_0 .var "data_valid_out", 0 0;
v000001ef3affaf40_0 .var "error_out", 0 0;
v000001ef3affa9a0_0 .var/i "i", 31 0;
v000001ef3affae00 .array "kernel", 0 8, 7 0;
v000001ef3affaa40_0 .net "r0_data_in", 23 0, v000001ef3affedc0_0;  1 drivers
v000001ef3affb080_0 .net "r1_data_in", 23 0, v000001ef3affe1e0_0;  1 drivers
v000001ef3affb120_0 .net "r2_data_in", 23 0, v000001ef3affefa0_0;  1 drivers
v000001ef3affde20_0 .net "rowdata", 71 0, L_000001ef3b00ef60;  1 drivers
v000001ef3affee60_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3afff9a0 .array "stage1_data", 0 8, 10 0;
v000001ef3afffae0 .array "stage1_data_reg", 0 8, 10 0;
v000001ef3affeaa0_0 .var "stage1_reg_valid", 0 0;
v000001ef3afff360_0 .var "stage1_valid", 0 0;
v000001ef3affea00_0 .var "stage2_accumulator", 11 0;
v000001ef3afff540_0 .var "stage2_data", 11 0;
v000001ef3affeb40_0 .var "stage2_valid", 0 0;
v000001ef3afffae0_0 .array/port v000001ef3afffae0, 0;
v000001ef3afffae0_1 .array/port v000001ef3afffae0, 1;
v000001ef3afffae0_2 .array/port v000001ef3afffae0, 2;
v000001ef3afffae0_3 .array/port v000001ef3afffae0, 3;
E_000001ef3af53630/0 .event anyedge, v000001ef3afffae0_0, v000001ef3afffae0_1, v000001ef3afffae0_2, v000001ef3afffae0_3;
v000001ef3afffae0_4 .array/port v000001ef3afffae0, 4;
v000001ef3afffae0_5 .array/port v000001ef3afffae0, 5;
v000001ef3afffae0_6 .array/port v000001ef3afffae0, 6;
v000001ef3afffae0_7 .array/port v000001ef3afffae0, 7;
E_000001ef3af53630/1 .event anyedge, v000001ef3afffae0_4, v000001ef3afffae0_5, v000001ef3afffae0_6, v000001ef3afffae0_7;
v000001ef3afffae0_8 .array/port v000001ef3afffae0, 8;
E_000001ef3af53630/2 .event anyedge, v000001ef3afffae0_8;
E_000001ef3af53630 .event/or E_000001ef3af53630/0, E_000001ef3af53630/1, E_000001ef3af53630/2;
L_000001ef3b00ef60 .concat [ 24 24 24 0], v000001ef3affefa0_0, v000001ef3affe1e0_0, v000001ef3affedc0_0;
S_000001ef3affd260 .scope module, "O2_to_O3" "image_half_full" 5 332, 9 4 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "resize_done";
    .port_info 10 /OUTPUT 5 "old_center_addr_x_used";
    .port_info 11 /OUTPUT 5 "old_center_addr_y_used";
P_000001ef3aebe030 .param/l "BIT_DEPTH" 0 9 5, +C4<00000000000000000000000000001000>;
P_000001ef3aebe068 .param/l "OLD_HEIGHT" 0 9 7, +C4<00000000000000000000000000100000>;
P_000001ef3aebe0a0 .param/l "OLD_WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v000001ef3b004ad0_0 .net *"_ivl_0", 31 0, L_000001ef3b00f6e0;  1 drivers
v000001ef3b004850_0 .net *"_ivl_11", 31 0, L_000001ef3b010360;  1 drivers
v000001ef3b0057f0_0 .net *"_ivl_12", 31 0, L_000001ef3b0104a0;  1 drivers
L_000001ef3b015180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3b005b10_0 .net *"_ivl_3", 26 0, L_000001ef3b015180;  1 drivers
v000001ef3b005cf0_0 .net *"_ivl_4", 31 0, L_000001ef3b00fd20;  1 drivers
L_000001ef3b0151c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3b005070_0 .net *"_ivl_7", 26 0, L_000001ef3b0151c8;  1 drivers
L_000001ef3b015210 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ef3b004a30_0 .net/2u *"_ivl_8", 31 0, L_000001ef3b015210;  1 drivers
v000001ef3b004b70_0 .var "busy", 0 0;
v000001ef3b0059d0_0 .var "center_addr_x", 4 0;
v000001ef3b004170_0 .var "center_addr_y", 4 0;
v000001ef3b005890_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b005bb0_0 .net "ext_pixel_in", 7 0, v000001ef3b00b5b0_0;  1 drivers
v000001ef3b005c50_0 .net "ext_pixel_out", 7 0, v000001ef3afff220_0;  alias, 1 drivers
v000001ef3b004670_0 .net "ext_read_addr", 9 0, L_000001ef3b0773a0;  alias, 1 drivers
v000001ef3b003e50_0 .var "ext_read_addr_valid", 0 0;
v000001ef3b003ef0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3b003f90_0 .net "ext_write_addr", 7 0, v000001ef3afff400_0;  alias, 1 drivers
v000001ef3b0040d0_0 .net "ext_write_valid", 0 0, v000001ef3afffcc0_0;  alias, 1 drivers
v000001ef3b004030_0 .var "old_center_addr_x_used", 4 0;
v000001ef3b004c10_0 .var "old_center_addr_y_used", 4 0;
v000001ef3b0045d0_0 .var "resize_done", 0 0;
v000001ef3b004cb0_0 .var "resize_in", 7 0;
v000001ef3b004710_0 .var "resize_in_valid", 0 0;
v000001ef3b004d50_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b0047b0_0 .net "start_in", 0 0, v000001ef3b008e50_0;  1 drivers
L_000001ef3b00f6e0 .concat [ 5 27 0 0], v000001ef3b0059d0_0, L_000001ef3b015180;
L_000001ef3b00fd20 .concat [ 5 27 0 0], v000001ef3b004170_0, L_000001ef3b0151c8;
L_000001ef3b010360 .arith/mult 32, L_000001ef3b00fd20, L_000001ef3b015210;
L_000001ef3b0104a0 .arith/sum 32, L_000001ef3b00f6e0, L_000001ef3b010360;
L_000001ef3b0773a0 .part L_000001ef3b0104a0, 0, 10;
S_000001ef3affc130 .scope module, "downsizer" "image_half" 9 98, 10 4 0, S_000001ef3affd260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 5 "data_x_in";
    .port_info 4 /INPUT 5 "data_y_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 8 "data_addr_out";
    .port_info 8 /OUTPUT 1 "data_valid_out";
    .port_info 9 /OUTPUT 1 "done_out";
P_000001ef3aeca290 .param/l "BIT_DEPTH" 0 10 5, +C4<00000000000000000000000000001000>;
P_000001ef3aeca2c8 .param/l "NEW_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v000001ef3affe320_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3afff400_0 .var "data_addr_out", 7 0;
v000001ef3afff0e0_0 .net "data_in", 7 0, v000001ef3b004cb0_0;  1 drivers
v000001ef3afff220_0 .var "data_out", 7 0;
v000001ef3afffc20_0 .net "data_valid_in", 0 0, v000001ef3b004710_0;  1 drivers
v000001ef3afffcc0_0 .var "data_valid_out", 0 0;
v000001ef3affdf60_0 .net "data_x_in", 4 0, v000001ef3b004030_0;  1 drivers
v000001ef3affe0a0_0 .net "data_y_in", 4 0, v000001ef3b004c10_0;  1 drivers
v000001ef3affe780_0 .var "done_out", 0 0;
v000001ef3affe960_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
S_000001ef3affc900 .scope module, "O3Buffer1" "xilinx_true_dual_port_read_first_2_clock_ram" 5 184, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3add3080 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3add30b8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001ef3add30f0 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3add3128 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3b004350 .array "BRAM", 0 255, 7 0;
v000001ef3b004df0_0 .net "addra", 7 0, v000001ef3b00d840_0;  1 drivers
v000001ef3b004fd0_0 .net "addrb", 7 0, v000001ef3b00b790_0;  1 drivers
v000001ef3b005610_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b0043f0_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b004490_0 .net "dina", 7 0, v000001ef3b00ac50_0;  1 drivers
o000001ef3afa3338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3b004530_0 .net "dinb", 7 0, o000001ef3afa3338;  0 drivers
v000001ef3b004990_0 .net "douta", 7 0, L_000001ef3af739d0;  1 drivers
v000001ef3b004e90_0 .net "doutb", 7 0, L_000001ef3af73e30;  alias, 1 drivers
L_000001ef3b014c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b005110_0 .net "ena", 0 0, L_000001ef3b014c28;  1 drivers
v000001ef3b0051b0_0 .net "enb", 0 0, v000001ef3b00b970_0;  1 drivers
v000001ef3b005570_0 .var/i "idx", 31 0;
v000001ef3b005250_0 .var "ram_data_a", 7 0;
v000001ef3b005390_0 .var "ram_data_b", 7 0;
L_000001ef3b014c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b005430_0 .net "regcea", 0 0, L_000001ef3b014c70;  1 drivers
L_000001ef3b014cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b0054d0_0 .net "regceb", 0 0, L_000001ef3b014cb8;  1 drivers
v000001ef3b0056b0_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b005750_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b005930_0 .net "wea", 0 0, v000001ef3b00eb00_0;  1 drivers
L_000001ef3b014be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3b005a70_0 .net "web", 0 0, L_000001ef3b014be0;  1 drivers
S_000001ef3affc770 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3affc900;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3affc770
v000001ef3b0052f0_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001ef3b0052f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001ef3b0052f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3b0052f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001ef3affda30 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3affc900;
 .timescale -9 -12;
v000001ef3b004f30_0 .var/i "ram_index", 31 0;
S_000001ef3affca90 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3affc900;
 .timescale -9 -12;
L_000001ef3af739d0 .functor BUFZ 8, v000001ef3b0048f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af73e30 .functor BUFZ 8, v000001ef3b0042b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3b0048f0_0 .var "douta_reg", 7 0;
v000001ef3b0042b0_0 .var "doutb_reg", 7 0;
S_000001ef3affd3f0 .scope module, "O3Buffer2" "xilinx_true_dual_port_read_first_2_clock_ram" 5 212, 6 10 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_000001ef3af9df90 .param/str "INIT_FILE" 0 6 14, "\000";
P_000001ef3af9dfc8 .param/l "RAM_DEPTH" 0 6 12, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001ef3af9e000 .param/str "RAM_PERFORMANCE" 0 6 13, "HIGH_PERFORMANCE";
P_000001ef3af9e038 .param/l "RAM_WIDTH" 0 6 11, +C4<00000000000000000000000000001000>;
v000001ef3b007510 .array "BRAM", 0 255, 7 0;
v000001ef3b0069d0_0 .net "addra", 7 0, v000001ef3b00e7e0_0;  1 drivers
v000001ef3b006610_0 .net "addrb", 7 0, v000001ef3b00db60_0;  1 drivers
v000001ef3b0075b0_0 .net "clka", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b007650_0 .net "clkb", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b006390_0 .net "dina", 7 0, v000001ef3b00ed80_0;  1 drivers
o000001ef3afa39f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ef3b0061b0_0 .net "dinb", 7 0, o000001ef3afa39f8;  0 drivers
v000001ef3b006250_0 .net "douta", 7 0, L_000001ef3af73810;  1 drivers
v000001ef3b007150_0 .net "doutb", 7 0, L_000001ef3af73a40;  alias, 1 drivers
L_000001ef3b014d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b007470_0 .net "ena", 0 0, L_000001ef3b014d48;  1 drivers
v000001ef3b006d90_0 .net "enb", 0 0, v000001ef3b00d2a0_0;  1 drivers
v000001ef3b007dd0_0 .var/i "idx", 31 0;
v000001ef3b007970_0 .var "ram_data_a", 7 0;
v000001ef3b0070b0_0 .var "ram_data_b", 7 0;
L_000001ef3b014d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b007bf0_0 .net "regcea", 0 0, L_000001ef3b014d90;  1 drivers
L_000001ef3b014dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ef3b0062f0_0 .net "regceb", 0 0, L_000001ef3b014dd8;  1 drivers
v000001ef3b006e30_0 .net "rsta", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b006ed0_0 .net "rstb", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b007b50_0 .net "wea", 0 0, v000001ef3b00eba0_0;  1 drivers
L_000001ef3b014d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ef3b007790_0 .net "web", 0 0, L_000001ef3b014d00;  1 drivers
S_000001ef3affcc20 .scope function.vec4.u32, "clogb2" "clogb2" 6 113, 6 113 0, S_000001ef3affd3f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001ef3affcc20
v000001ef3b006570_0 .var/i "depth", 31 0;
TD_gaussian_pyramid_tb.pyramid.O3Buffer2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001ef3b006570_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001ef3b006570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001ef3b006570_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001ef3affcdb0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 49, 6 49 0, S_000001ef3affd3f0;
 .timescale -9 -12;
v000001ef3b007c90_0 .var/i "ram_index", 31 0;
S_000001ef3affd710 .scope generate, "output_register" "output_register" 6 81, 6 81 0, S_000001ef3affd3f0;
 .timescale -9 -12;
L_000001ef3af73810 .functor BUFZ 8, v000001ef3b0071f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001ef3af73a40 .functor BUFZ 8, v000001ef3b006bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3b0071f0_0 .var "douta_reg", 7 0;
v000001ef3b006bb0_0 .var "doutb_reg", 7 0;
S_000001ef3affc2c0 .scope module, "O3_blur" "blur_img" 5 286, 7 4 0, S_000001ef3ae1ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 8 "ext_write_addr";
    .port_info 6 /OUTPUT 1 "ext_write_valid";
    .port_info 7 /OUTPUT 8 "ext_pixel_out";
    .port_info 8 /INPUT 1 "start_in";
    .port_info 9 /OUTPUT 1 "blur_done";
P_000001ef3b002d60 .param/l "BIT_DEPTH" 0 7 5, +C4<00000000000000000000000000001000>;
P_000001ef3b002d98 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001ef3b002dd0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_000001ef3af73ab0 .functor BUFZ 1, v000001ef3b006f70_0, C4<0>, C4<0>, C4<0>;
L_000001ef3af73570 .functor BUFZ 8, v000001ef3b007830_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001ef3b006110_0 .net *"_ivl_0", 31 0, L_000001ef3b00f0a0;  1 drivers
v000001ef3b006890_0 .net *"_ivl_11", 31 0, L_000001ef3b00f140;  1 drivers
v000001ef3b006a70_0 .net *"_ivl_12", 31 0, L_000001ef3b00fa00;  1 drivers
L_000001ef3b014fd0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3b006c50_0 .net *"_ivl_3", 27 0, L_000001ef3b014fd0;  1 drivers
v000001ef3b006cf0_0 .net *"_ivl_4", 31 0, L_000001ef3b0100e0;  1 drivers
L_000001ef3b015018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ef3b008450_0 .net *"_ivl_7", 27 0, L_000001ef3b015018;  1 drivers
L_000001ef3b015060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001ef3b00a7f0_0 .net/2u *"_ivl_8", 31 0, L_000001ef3b015060;  1 drivers
v000001ef3b00a2f0_0 .var "blur_data_valid_in", 0 0;
v000001ef3b00a390_0 .net "blur_data_valid_out", 0 0, v000001ef3b006f70_0;  1 drivers
v000001ef3b009350_0 .var "blur_done", 0 0;
v000001ef3b009d50_0 .net "blur_out", 7 0, v000001ef3b007830_0;  1 drivers
v000001ef3b008950_0 .var "busy", 0 0;
v000001ef3b009530_0 .var "center_addr_x", 3 0;
v000001ef3b008c70_0 .var "center_addr_x_prev", 3 0;
v000001ef3b009b70_0 .var "center_addr_y", 3 0;
v000001ef3b008f90_0 .var "center_addr_y_prev", 3 0;
v000001ef3b009df0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b00a570_0 .net "ext_pixel_in", 7 0, v000001ef3b00dd40_0;  1 drivers
v000001ef3b0081d0_0 .net "ext_pixel_out", 7 0, L_000001ef3af73570;  alias, 1 drivers
v000001ef3b009c10_0 .var "ext_read_addr", 7 0;
v000001ef3b00a610_0 .var "ext_read_addr_valid", 0 0;
v000001ef3b009490_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001ef3b00a4d0_0 .net "ext_write_addr", 7 0, L_000001ef3b010180;  alias, 1 drivers
v000001ef3b008a90_0 .net "ext_write_valid", 0 0, L_000001ef3af73ab0;  alias, 1 drivers
v000001ef3b009850_0 .var "kernel_ind", 3 0;
v000001ef3b009710 .array "kernel_ind_pipe", 0 1, 3 0;
v000001ef3b008130_0 .var "row1", 23 0;
v000001ef3b008590_0 .var "row2", 23 0;
v000001ef3b0084f0_0 .var "row3", 23 0;
v000001ef3b009170_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b0092b0_0 .net "start_in", 0 0, v000001ef3b00ca80_0;  1 drivers
L_000001ef3b00f0a0 .concat [ 4 28 0 0], v000001ef3b008c70_0, L_000001ef3b014fd0;
L_000001ef3b0100e0 .concat [ 4 28 0 0], v000001ef3b008f90_0, L_000001ef3b015018;
L_000001ef3b00f140 .arith/mult 32, L_000001ef3b0100e0, L_000001ef3b015060;
L_000001ef3b00fa00 .arith/sum 32, L_000001ef3b00f0a0, L_000001ef3b00f140;
L_000001ef3b010180 .part L_000001ef3b00fa00, 0, 8;
S_000001ef3affd580 .scope module, "blur" "gaussian" 7 64, 8 6 0, S_000001ef3affc2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 24 "r0_data_in";
    .port_info 3 /INPUT 24 "r1_data_in";
    .port_info 4 /INPUT 24 "r2_data_in";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_000001ef3af53c70 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000001000>;
v000001ef3b006430_0 .var "busy_out", 0 0;
v000001ef3b0066b0_0 .net "clk_in", 0 0, v000001ef3b010400_0;  alias, 1 drivers
v000001ef3b007830_0 .var "data_out", 7 0;
v000001ef3b0076f0_0 .net "data_valid_in", 0 0, v000001ef3b00a2f0_0;  1 drivers
v000001ef3b006f70_0 .var "data_valid_out", 0 0;
v000001ef3b007290_0 .var "error_out", 0 0;
v000001ef3b007330_0 .var/i "i", 31 0;
v000001ef3b0078d0 .array "kernel", 0 8, 7 0;
v000001ef3b006b10_0 .net "r0_data_in", 23 0, v000001ef3b008130_0;  1 drivers
v000001ef3b0064d0_0 .net "r1_data_in", 23 0, v000001ef3b008590_0;  1 drivers
v000001ef3b007f10_0 .net "r2_data_in", 23 0, v000001ef3b0084f0_0;  1 drivers
v000001ef3b0073d0_0 .net "rowdata", 71 0, L_000001ef3b010040;  1 drivers
v000001ef3b0067f0_0 .net "rst_in", 0 0, v000001ef3b010540_0;  alias, 1 drivers
v000001ef3b006750 .array "stage1_data", 0 8, 10 0;
v000001ef3b007e70 .array "stage1_data_reg", 0 8, 10 0;
v000001ef3b007ab0_0 .var "stage1_reg_valid", 0 0;
v000001ef3b007a10_0 .var "stage1_valid", 0 0;
v000001ef3b007d30_0 .var "stage2_accumulator", 11 0;
v000001ef3b006930_0 .var "stage2_data", 11 0;
v000001ef3b006070_0 .var "stage2_valid", 0 0;
v000001ef3b007e70_0 .array/port v000001ef3b007e70, 0;
v000001ef3b007e70_1 .array/port v000001ef3b007e70, 1;
v000001ef3b007e70_2 .array/port v000001ef3b007e70, 2;
v000001ef3b007e70_3 .array/port v000001ef3b007e70, 3;
E_000001ef3af532b0/0 .event anyedge, v000001ef3b007e70_0, v000001ef3b007e70_1, v000001ef3b007e70_2, v000001ef3b007e70_3;
v000001ef3b007e70_4 .array/port v000001ef3b007e70, 4;
v000001ef3b007e70_5 .array/port v000001ef3b007e70, 5;
v000001ef3b007e70_6 .array/port v000001ef3b007e70, 6;
v000001ef3b007e70_7 .array/port v000001ef3b007e70, 7;
E_000001ef3af532b0/1 .event anyedge, v000001ef3b007e70_4, v000001ef3b007e70_5, v000001ef3b007e70_6, v000001ef3b007e70_7;
v000001ef3b007e70_8 .array/port v000001ef3b007e70, 8;
E_000001ef3af532b0/2 .event anyedge, v000001ef3b007e70_8;
E_000001ef3af532b0 .event/or E_000001ef3af532b0/0, E_000001ef3af532b0/1, E_000001ef3af532b0/2;
L_000001ef3b010040 .concat [ 24 24 24 0], v000001ef3b0084f0_0, v000001ef3b008590_0, v000001ef3b008130_0;
    .scope S_000001ef3ae29760;
T_7 ;
    %vpi_call/w 4 33 "$readmemh", P_000001ef3ae6d210, v000001ef3af5fe40, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ef3ae295d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af5f1c0_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_000001ef3ae295d0;
T_9 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af60520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3af5f1c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ef3af5f760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001ef3af60480_0;
    %assign/vec4 v000001ef3af5f1c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ef3aeb1120;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af60480_0, 0, 8;
    %end;
    .thread T_10, $init;
    .scope S_000001ef3aeb1120;
T_11 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af5fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001ef3af60c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ef3af5f6c0_0;
    %load/vec4 v000001ef3af5fbc0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3af5fe40, 0, 4;
T_11.2 ;
    %load/vec4 v000001ef3af5fbc0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef3af5fe40, 4;
    %assign/vec4 v000001ef3af60480_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ef3ae61250;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3af607a0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001ef3af607a0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3af607a0_0;
    %store/vec4a v000001ef3af5f3a0, 4, 0;
    %load/vec4 v000001ef3af607a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3af607a0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_000001ef3ae613e0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af60840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af608e0_0, 0, 8;
    %end;
    .thread T_13, $init;
    .scope S_000001ef3ae613e0;
T_14 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af27370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3af60840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001ef3af27550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001ef3af27d70_0;
    %assign/vec4 v000001ef3af60840_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ef3ae613e0;
T_15 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af27eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3af608e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001ef3af26f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001ef3af28270_0;
    %assign/vec4 v000001ef3af608e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ef3ae13450;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af27d70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af28270_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_000001ef3ae13450;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3af26d30_0, 0, 32;
T_17.0 ;
    %load/vec4 v000001ef3af26d30_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_17.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3af5f3a0, v000001ef3af26d30_0 > {0 0 0};
    %load/vec4 v000001ef3af26d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3af26d30_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_000001ef3ae13450;
T_18 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af279b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001ef3af26fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001ef3af5f8a0_0;
    %load/vec4 v000001ef3af5f580_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3af5f3a0, 0, 4;
T_18.2 ;
    %load/vec4 v000001ef3af5f580_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef3af5f3a0, 4;
    %assign/vec4 v000001ef3af27d70_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001ef3ae13450;
T_19 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3af27e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001ef3af27050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001ef3af5f940_0;
    %load/vec4 v000001ef3af60980_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3af5f3a0, 0, 4;
T_19.2 ;
    %load/vec4 v000001ef3af60980_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef3af5f3a0, 4;
    %assign/vec4 v000001ef3af28270_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001ef3ae44900;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3af27910_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001ef3af27910_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3af27910_0;
    %store/vec4a v000001ef3af266f0, 4, 0;
    %load/vec4 v000001ef3af27910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3af27910_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .thread T_20;
    .scope S_000001ef3ae44a90;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af283b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3af284f0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_000001ef3ae44a90;
T_22 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aee49b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3af283b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001ef3aee4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001ef3aee5590_0;
    %assign/vec4 v000001ef3af283b0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001ef3ae44a90;
T_23 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff45e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3af284f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001ef3aee5810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001ef3aee5630_0;
    %assign/vec4 v000001ef3af284f0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ef3ae32680;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3aee5590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3aee5630_0, 0, 8;
    %end;
    .thread T_24, $init;
    .scope S_000001ef3ae32680;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aee4af0_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001ef3aee4af0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_25.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3af266f0, v000001ef3aee4af0_0 > {0 0 0};
    %load/vec4 v000001ef3aee4af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aee4af0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_000001ef3ae32680;
T_26 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aee5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v000001ef3aff3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000001ef3aee58b0_0;
    %load/vec4 v000001ef3af270f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3af266f0, 0, 4;
T_26.2 ;
    %load/vec4 v000001ef3af270f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef3af266f0, 4;
    %assign/vec4 v000001ef3aee5590_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001ef3ae32680;
T_27 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aee54f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v000001ef3aff36e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v000001ef3aee4ff0_0;
    %load/vec4 v000001ef3af27190_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3af266f0, 0, 4;
T_27.2 ;
    %load/vec4 v000001ef3af27190_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001ef3af266f0, 4;
    %assign/vec4 v000001ef3aee5630_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001ef3aff4b60;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff5d00_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001ef3aff5d00_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3aff5d00_0;
    %store/vec4a v000001ef3aff6520, 4, 0;
    %load/vec4 v000001ef3aff5d00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff5d00_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001ef3aff51a0;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3aff5ee0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3aff6d40_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_000001ef3aff51a0;
T_30 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3aff5ee0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001ef3aff9f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v000001ef3aff9d20_0;
    %assign/vec4 v000001ef3aff5ee0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000001ef3aff51a0;
T_31 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff9a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3aff6d40_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001ef3affa220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000001ef3affb8a0_0;
    %assign/vec4 v000001ef3aff6d40_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001ef3aff49d0;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3aff9d20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3affb8a0_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_000001ef3aff49d0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff9dc0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000001ef3aff9dc0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_33.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3aff6520, v000001ef3aff9dc0_0 > {0 0 0};
    %load/vec4 v000001ef3aff9dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff9dc0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_000001ef3aff49d0;
T_34 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001ef3affa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001ef3aff71a0_0;
    %load/vec4 v000001ef3aff6de0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff6520, 0, 4;
T_34.2 ;
    %load/vec4 v000001ef3aff6de0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ef3aff6520, 4;
    %assign/vec4 v000001ef3aff9d20_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001ef3aff49d0;
T_35 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff9be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000001ef3affab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000001ef3affb260_0;
    %load/vec4 v000001ef3aff5f80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff6520, 0, 4;
T_35.2 ;
    %load/vec4 v000001ef3aff5f80_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ef3aff6520, 4;
    %assign/vec4 v000001ef3affb8a0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000001ef3aff5010;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affb4e0_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001ef3affb4e0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_36.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3affb4e0_0;
    %store/vec4a v000001ef3affb1c0, 4, 0;
    %load/vec4 v000001ef3affb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affb4e0_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001ef3affc5e0;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3affa2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3affa860_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_000001ef3affc5e0;
T_38 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affa360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3affa2c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001ef3affb620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v000001ef3affb580_0;
    %assign/vec4 v000001ef3affa2c0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001ef3affc5e0;
T_39 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affa4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3affa860_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001ef3affa180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001ef3affaae0_0;
    %assign/vec4 v000001ef3affa860_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001ef3aff5330;
T_40 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3affb580_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3affaae0_0, 0, 8;
    %end;
    .thread T_40, $init;
    .scope S_000001ef3aff5330;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affaea0_0, 0, 32;
T_41.0 ;
    %load/vec4 v000001ef3affaea0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_41.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3affb1c0, v000001ef3affaea0_0 > {0 0 0};
    %load/vec4 v000001ef3affaea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affaea0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .thread T_41;
    .scope S_000001ef3aff5330;
T_42 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affafe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000001ef3affa540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001ef3aff9fa0_0;
    %load/vec4 v000001ef3aff9b40_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3affb1c0, 0, 4;
T_42.2 ;
    %load/vec4 v000001ef3aff9b40_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ef3affb1c0, 4;
    %assign/vec4 v000001ef3affb580_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001ef3aff5330;
T_43 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affb800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000001ef3affb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v000001ef3affa040_0;
    %load/vec4 v000001ef3affac20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3affb1c0, 0, 4;
T_43.2 ;
    %load/vec4 v000001ef3affac20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ef3affb1c0, 4;
    %assign/vec4 v000001ef3affaae0_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000001ef3affda30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b004f30_0, 0, 32;
T_44.0 ;
    %load/vec4 v000001ef3b004f30_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_44.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3b004f30_0;
    %store/vec4a v000001ef3b004350, 4, 0;
    %load/vec4 v000001ef3b004f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b004f30_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %end;
    .thread T_44;
    .scope S_000001ef3affca90;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b0048f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b0042b0_0, 0, 8;
    %end;
    .thread T_45, $init;
    .scope S_000001ef3affca90;
T_46 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0056b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3b0048f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001ef3b005430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v000001ef3b005250_0;
    %assign/vec4 v000001ef3b0048f0_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001ef3affca90;
T_47 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b005750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3b0042b0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001ef3b0054d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001ef3b005390_0;
    %assign/vec4 v000001ef3b0042b0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001ef3affc900;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b005250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b005390_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001ef3affc900;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b005570_0, 0, 32;
T_49.0 ;
    %load/vec4 v000001ef3b005570_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_49.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3b004350, v000001ef3b005570_0 > {0 0 0};
    %load/vec4 v000001ef3b005570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b005570_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_000001ef3affc900;
T_50 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b005110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v000001ef3b005930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v000001ef3b004490_0;
    %load/vec4 v000001ef3b004df0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b004350, 0, 4;
T_50.2 ;
    %load/vec4 v000001ef3b004df0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ef3b004350, 4;
    %assign/vec4 v000001ef3b005250_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_000001ef3affc900;
T_51 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0051b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v000001ef3b005a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000001ef3b004530_0;
    %load/vec4 v000001ef3b004fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b004350, 0, 4;
T_51.2 ;
    %load/vec4 v000001ef3b004fd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ef3b004350, 4;
    %assign/vec4 v000001ef3b005390_0, 0;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001ef3affcdb0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007c90_0, 0, 32;
T_52.0 ;
    %load/vec4 v000001ef3b007c90_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001ef3b007c90_0;
    %store/vec4a v000001ef3b007510, 4, 0;
    %load/vec4 v000001ef3b007c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007c90_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %end;
    .thread T_52;
    .scope S_000001ef3affd710;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b0071f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b006bb0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001ef3affd710;
T_54 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b006e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3b0071f0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001ef3b007bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001ef3b007970_0;
    %assign/vec4 v000001ef3b0071f0_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001ef3affd710;
T_55 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b006ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3b006bb0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v000001ef3b0062f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v000001ef3b0070b0_0;
    %assign/vec4 v000001ef3b006bb0_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_000001ef3affd3f0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b007970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ef3b0070b0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001ef3affd3f0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007dd0_0, 0, 32;
T_57.0 ;
    %load/vec4 v000001ef3b007dd0_0;
    %pad/s 64;
    %cmpi/s 256, 0, 64;
    %jmp/0xz T_57.1, 5;
    %vpi_call/w 6 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001ef3b007510, v000001ef3b007dd0_0 > {0 0 0};
    %load/vec4 v000001ef3b007dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007dd0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_000001ef3affd3f0;
T_58 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b007470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v000001ef3b007b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000001ef3b006390_0;
    %load/vec4 v000001ef3b0069d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b007510, 0, 4;
T_58.2 ;
    %load/vec4 v000001ef3b0069d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ef3b007510, 4;
    %assign/vec4 v000001ef3b007970_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000001ef3affd3f0;
T_59 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b006d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001ef3b007790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001ef3b0061b0_0;
    %load/vec4 v000001ef3b006610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b007510, 0, 4;
T_59.2 ;
    %load/vec4 v000001ef3b006610_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ef3b007510, 4;
    %assign/vec4 v000001ef3b0070b0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001ef3aff54c0;
T_60 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3aff4220, 4, 0;
    %end;
    .thread T_60;
    .scope S_000001ef3aff54c0;
T_61 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff2d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
T_61.2 ;
    %load/vec4 v000001ef3aff3960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3aff3960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff3000, 0, 4;
    %load/vec4 v000001ef3aff3960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000001ef3aff2b00_0;
    %assign/vec4 v000001ef3aff2d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
T_61.4 ;
    %load/vec4 v000001ef3aff3960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_61.5, 5;
    %ix/getv/s 4, v000001ef3aff3960_0;
    %load/vec4a v000001ef3aff4220, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ef3aff3aa0_0;
    %load/vec4 v000001ef3aff3960_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ef3aff3960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff3000, 0, 4;
    %load/vec4 v000001ef3aff3960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_000001ef3aff54c0;
T_62 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
T_62.2 ;
    %load/vec4 v000001ef3aff3960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3aff3960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff3140, 0, 4;
    %load/vec4 v000001ef3aff3960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001ef3aff2d80_0;
    %assign/vec4 v000001ef3aff3b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
T_62.4 ;
    %load/vec4 v000001ef3aff3960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_62.5, 5;
    %ix/getv/s 4, v000001ef3aff3960_0;
    %load/vec4a v000001ef3aff3000, 4;
    %ix/getv/s 3, v000001ef3aff3960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff3140, 0, 4;
    %load/vec4 v000001ef3aff3960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
    %jmp T_62.4;
T_62.5 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001ef3aff54c0;
T_63 ;
Ewait_0 .event/or E_000001ef3af53af0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ef3aff4360_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
T_63.0 ;
    %load/vec4 v000001ef3aff3960_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_63.1, 5;
    %load/vec4 v000001ef3aff4360_0;
    %ix/getv/s 4, v000001ef3aff3960_0;
    %load/vec4a v000001ef3aff3140, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ef3aff4360_0, 0, 12;
    %load/vec4 v000001ef3aff3960_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3aff3960_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001ef3aff54c0;
T_64 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3fa0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ef3aff4720_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000001ef3aff3b40_0;
    %assign/vec4 v000001ef3aff3fa0_0, 0;
    %load/vec4 v000001ef3aff4360_0;
    %assign/vec4 v000001ef3aff4720_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001ef3aff54c0;
T_65 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3820_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3aff4400_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000001ef3aff3fa0_0;
    %assign/vec4 v000001ef3aff3820_0, 0;
    %load/vec4 v000001ef3aff4720_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ef3aff4400_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_000001ef3add2ce0;
T_66 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff29c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff33c0_0, 4, 5;
    %load/vec4 v000001ef3aff33c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff33c0_0, 4, 5;
    %load/vec4 v000001ef3aff3460_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff35a0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3aff35a0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3aff35a0, 0, 4;
    %jmp T_66;
    .thread T_66;
    .scope S_000001ef3add2ce0;
T_67 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff2c40_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff3d20_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3aff3320_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3aff3500_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3aff6020_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3aff60c0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ef3aff3460_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3aff30a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3aff4180_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_000001ef3add2ce0;
T_68 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff6700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff3d20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2ce0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3aff3460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff30a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff4180_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000001ef3aff29c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff29c0_0, 0;
T_68.2 ;
    %load/vec4 v000001ef3aff3320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3320_0, 0;
T_68.4 ;
    %load/vec4 v000001ef3aff30a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff30a0_0, 0;
T_68.6 ;
    %load/vec4 v000001ef3aff4180_0;
    %flag_set/vec4 8;
    %jmp/1 T_68.10, 8;
    %load/vec4 v000001ef3aff62a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.10;
    %jmp/0xz  T_68.8, 8;
    %load/vec4 v000001ef3aff33c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_68.13, 8;
    %load/vec4 v000001ef3aff62a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_68.13;
    %jmp/0xz  T_68.11, 8;
    %load/vec4 v000001ef3aff62a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3aff35a0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.24, 6;
    %jmp T_68.25;
T_68.16 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff3500_0, 4, 5;
    %jmp T_68.25;
T_68.17 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff3500_0, 4, 5;
    %jmp T_68.25;
T_68.18 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff3500_0, 4, 5;
    %jmp T_68.25;
T_68.19 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff6020_0, 4, 5;
    %jmp T_68.25;
T_68.20 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff6020_0, 4, 5;
    %jmp T_68.25;
T_68.21 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff6020_0, 4, 5;
    %jmp T_68.25;
T_68.22 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff60c0_0, 4, 5;
    %jmp T_68.25;
T_68.23 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff60c0_0, 4, 5;
    %jmp T_68.25;
T_68.24 ;
    %load/vec4 v000001ef3aff4860_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff60c0_0, 4, 5;
    %jmp T_68.25;
T_68.25 ;
    %pop/vec4 1;
    %jmp T_68.15;
T_68.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff4180_0, 0;
T_68.15 ;
    %load/vec4 v000001ef3aff3460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_68.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_68.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_68.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_68.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_68.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_68.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_68.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_68.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_68.34, 6;
    %jmp T_68.35;
T_68.26 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.36, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.37, 8;
T_68.36 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.37, 8;
 ; End of false expr.
    %blend;
T_68.37;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.38, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.39, 8;
T_68.38 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.39, 8;
 ; End of false expr.
    %blend;
T_68.39;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.27 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.40, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.41, 8;
T_68.40 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.41, 8;
 ; End of false expr.
    %blend;
T_68.41;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.28 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.42, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.43, 8;
T_68.42 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.43, 8;
 ; End of false expr.
    %blend;
T_68.43;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.44, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.45, 8;
T_68.44 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.45, 8;
 ; End of false expr.
    %blend;
T_68.45;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.29 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.46, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.47, 8;
T_68.46 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.47, 8;
 ; End of false expr.
    %blend;
T_68.47;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.30 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.31 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.48, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.49, 8;
T_68.48 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.49, 8;
 ; End of false expr.
    %blend;
T_68.49;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.32 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.50, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.51, 8;
T_68.50 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_68.51, 8;
 ; End of false expr.
    %blend;
T_68.51;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.52, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.53, 8;
T_68.52 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.53, 8;
 ; End of false expr.
    %blend;
T_68.53;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.33 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.54, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.55, 8;
T_68.54 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.55, 8;
 ; End of false expr.
    %blend;
T_68.55;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.34 ;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.56, 8;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %jmp/1 T_68.57, 8;
T_68.56 ; End of true expr.
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.57, 8;
 ; End of false expr.
    %blend;
T_68.57;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_68.58, 8;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %jmp/1 T_68.59, 8;
T_68.58 ; End of true expr.
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_68.59, 8;
 ; End of false expr.
    %blend;
T_68.59;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001ef3aff4540_0, 0;
    %jmp T_68.35;
T_68.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff29c0_0, 0;
    %load/vec4 v000001ef3aff3460_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_68.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff3320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3aff3460_0, 0;
    %load/vec4 v000001ef3aff2c40_0;
    %assign/vec4 v000001ef3aff2ce0_0, 0;
    %load/vec4 v000001ef3aff3d20_0;
    %assign/vec4 v000001ef3aff2e20_0, 0;
    %load/vec4 v000001ef3aff2c40_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.62, 4;
    %load/vec4 v000001ef3aff3d20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_68.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff30a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2c40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff3d20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2ce0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff3320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3aff3460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff4180_0, 0;
    %jmp T_68.65;
T_68.64 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff2c40_0, 0;
    %load/vec4 v000001ef3aff3d20_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef3aff3d20_0, 0;
T_68.65 ;
    %jmp T_68.63;
T_68.62 ;
    %load/vec4 v000001ef3aff2c40_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef3aff2c40_0, 0;
T_68.63 ;
    %jmp T_68.61;
T_68.60 ;
    %load/vec4 v000001ef3aff3460_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ef3aff3460_0, 0;
T_68.61 ;
T_68.11 ;
T_68.8 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_000001ef3affcf40;
T_69 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3affae00, 4, 0;
    %end;
    .thread T_69;
    .scope S_000001ef3affcf40;
T_70 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afff360_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
T_70.2 ;
    %load/vec4 v000001ef3affa9a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3affa9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3afff9a0, 0, 4;
    %load/vec4 v000001ef3affa9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
    %jmp T_70.2;
T_70.3 ;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v000001ef3affa680_0;
    %assign/vec4 v000001ef3afff360_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
T_70.4 ;
    %load/vec4 v000001ef3affa9a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_70.5, 5;
    %ix/getv/s 4, v000001ef3affa9a0_0;
    %load/vec4a v000001ef3affae00, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ef3affde20_0;
    %load/vec4 v000001ef3affa9a0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ef3affa9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3afff9a0, 0, 4;
    %load/vec4 v000001ef3affa9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
    %jmp T_70.4;
T_70.5 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_000001ef3affcf40;
T_71 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affeaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
T_71.2 ;
    %load/vec4 v000001ef3affa9a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3affa9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3afffae0, 0, 4;
    %load/vec4 v000001ef3affa9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v000001ef3afff360_0;
    %assign/vec4 v000001ef3affeaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
T_71.4 ;
    %load/vec4 v000001ef3affa9a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_71.5, 5;
    %ix/getv/s 4, v000001ef3affa9a0_0;
    %load/vec4a v000001ef3afff9a0, 4;
    %ix/getv/s 3, v000001ef3affa9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3afffae0, 0, 4;
    %load/vec4 v000001ef3affa9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_000001ef3affcf40;
T_72 ;
Ewait_1 .event/or E_000001ef3af53630, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ef3affea00_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
T_72.0 ;
    %load/vec4 v000001ef3affa9a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v000001ef3affea00_0;
    %ix/getv/s 4, v000001ef3affa9a0_0;
    %load/vec4a v000001ef3afffae0, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ef3affea00_0, 0, 12;
    %load/vec4 v000001ef3affa9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3affa9a0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_000001ef3affcf40;
T_73 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affeb40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ef3afff540_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v000001ef3affeaa0_0;
    %assign/vec4 v000001ef3affeb40_0, 0;
    %load/vec4 v000001ef3affea00_0;
    %assign/vec4 v000001ef3afff540_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_000001ef3affcf40;
T_74 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affacc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3affa5e0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000001ef3affeb40_0;
    %assign/vec4 v000001ef3affacc0_0, 0;
    %load/vec4 v000001ef3afff540_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ef3affa5e0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001ef3affd0d0;
T_75 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3afff5e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affe140_0, 4, 5;
    %load/vec4 v000001ef3affe140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affe140_0, 4, 5;
    %load/vec4 v000001ef3afff860_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3affef00, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3affef00, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3affef00, 0, 4;
    %jmp T_75;
    .thread T_75;
    .scope S_000001ef3affd0d0;
T_76 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3affed20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3affe5a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3afff7c0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3affedc0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3affe1e0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3affefa0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ef3afff860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3affe8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3affe500_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_000001ef3affd0d0;
T_77 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affe280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affed20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affe5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3afff680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affe640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afff7c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3afff860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affe8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affe500_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001ef3afff5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afff5e0_0, 0;
T_77.2 ;
    %load/vec4 v000001ef3afff7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afff7c0_0, 0;
T_77.4 ;
    %load/vec4 v000001ef3affe8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affe8c0_0, 0;
T_77.6 ;
    %load/vec4 v000001ef3affe500_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.10, 8;
    %load/vec4 v000001ef3afffa40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.10;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v000001ef3affe140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_77.13, 8;
    %load/vec4 v000001ef3afffa40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.13;
    %jmp/0xz  T_77.11, 8;
    %load/vec4 v000001ef3afffa40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3affef00, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.24, 6;
    %jmp T_77.25;
T_77.16 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affedc0_0, 4, 5;
    %jmp T_77.25;
T_77.17 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affedc0_0, 4, 5;
    %jmp T_77.25;
T_77.18 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affedc0_0, 4, 5;
    %jmp T_77.25;
T_77.19 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affe1e0_0, 4, 5;
    %jmp T_77.25;
T_77.20 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affe1e0_0, 4, 5;
    %jmp T_77.25;
T_77.21 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affe1e0_0, 4, 5;
    %jmp T_77.25;
T_77.22 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affefa0_0, 4, 5;
    %jmp T_77.25;
T_77.23 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affefa0_0, 4, 5;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v000001ef3afff720_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3affefa0_0, 4, 5;
    %jmp T_77.25;
T_77.25 ;
    %pop/vec4 1;
    %jmp T_77.15;
T_77.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3affe500_0, 0;
T_77.15 ;
    %load/vec4 v000001ef3afff860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_77.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_77.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_77.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_77.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_77.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_77.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_77.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_77.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_77.34, 6;
    %jmp T_77.35;
T_77.26 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.36, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.37, 8;
T_77.36 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.37, 8;
 ; End of false expr.
    %blend;
T_77.37;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.38, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.39, 8;
T_77.38 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.39, 8;
 ; End of false expr.
    %blend;
T_77.39;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.27 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.40, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.41, 8;
T_77.40 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.41, 8;
 ; End of false expr.
    %blend;
T_77.41;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.28 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.42, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.43, 8;
T_77.42 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.43, 8;
 ; End of false expr.
    %blend;
T_77.43;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.44, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.45, 8;
T_77.44 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.45, 8;
 ; End of false expr.
    %blend;
T_77.45;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.29 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.46, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.47, 8;
T_77.46 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.47, 8;
 ; End of false expr.
    %blend;
T_77.47;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.30 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.31 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.48, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.49, 8;
T_77.48 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.49, 8;
 ; End of false expr.
    %blend;
T_77.49;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.32 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.50, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.51, 8;
T_77.50 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_77.51, 8;
 ; End of false expr.
    %blend;
T_77.51;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.52, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.53, 8;
T_77.52 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.53, 8;
 ; End of false expr.
    %blend;
T_77.53;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.33 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.54, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.55, 8;
T_77.54 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.55, 8;
 ; End of false expr.
    %blend;
T_77.55;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.34 ;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.56, 8;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %jmp/1 T_77.57, 8;
T_77.56 ; End of true expr.
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.57, 8;
 ; End of false expr.
    %blend;
T_77.57;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_77.58, 8;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %jmp/1 T_77.59, 8;
T_77.58 ; End of true expr.
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_77.59, 8;
 ; End of false expr.
    %blend;
T_77.59;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3afff900_0, 0;
    %jmp T_77.35;
T_77.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3afff5e0_0, 0;
    %load/vec4 v000001ef3afff860_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_77.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3afff7c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3afff860_0, 0;
    %load/vec4 v000001ef3affed20_0;
    %assign/vec4 v000001ef3afff680_0, 0;
    %load/vec4 v000001ef3affe5a0_0;
    %assign/vec4 v000001ef3affe640_0, 0;
    %load/vec4 v000001ef3affed20_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.62, 4;
    %load/vec4 v000001ef3affe5a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_77.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3affe8c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affed20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affe5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3afff680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affe640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afff7c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3afff860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affe500_0, 0;
    %jmp T_77.65;
T_77.64 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3affed20_0, 0;
    %load/vec4 v000001ef3affe5a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef3affe5a0_0, 0;
T_77.65 ;
    %jmp T_77.63;
T_77.62 ;
    %load/vec4 v000001ef3affed20_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef3affed20_0, 0;
T_77.63 ;
    %jmp T_77.61;
T_77.60 ;
    %load/vec4 v000001ef3afff860_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ef3afff860_0, 0;
T_77.61 ;
T_77.11 ;
T_77.8 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001ef3affd580;
T_78 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ef3b0078d0, 4, 0;
    %end;
    .thread T_78;
    .scope S_000001ef3affd580;
T_79 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0067f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b007a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
T_79.2 ;
    %load/vec4 v000001ef3b007330_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3b007330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b006750, 0, 4;
    %load/vec4 v000001ef3b007330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
    %jmp T_79.2;
T_79.3 ;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v000001ef3b0076f0_0;
    %assign/vec4 v000001ef3b007a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
T_79.4 ;
    %load/vec4 v000001ef3b007330_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_79.5, 5;
    %ix/getv/s 4, v000001ef3b007330_0;
    %load/vec4a v000001ef3b0078d0, 4;
    %pad/s 11;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001ef3b0073d0_0;
    %load/vec4 v000001ef3b007330_0;
    %muli 8, 0, 32;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pad/s 11;
    %mul;
    %ix/getv/s 3, v000001ef3b007330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b006750, 0, 4;
    %load/vec4 v000001ef3b007330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
    %jmp T_79.4;
T_79.5 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001ef3affd580;
T_80 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0067f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b007ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
T_80.2 ;
    %load/vec4 v000001ef3b007330_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v000001ef3b007330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b007e70, 0, 4;
    %load/vec4 v000001ef3b007330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000001ef3b007a10_0;
    %assign/vec4 v000001ef3b007ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
T_80.4 ;
    %load/vec4 v000001ef3b007330_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.5, 5;
    %ix/getv/s 4, v000001ef3b007330_0;
    %load/vec4a v000001ef3b006750, 4;
    %ix/getv/s 3, v000001ef3b007330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b007e70, 0, 4;
    %load/vec4 v000001ef3b007330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_000001ef3affd580;
T_81 ;
Ewait_2 .event/or E_000001ef3af532b0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ef3b007d30_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
T_81.0 ;
    %load/vec4 v000001ef3b007330_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_81.1, 5;
    %load/vec4 v000001ef3b007d30_0;
    %ix/getv/s 4, v000001ef3b007330_0;
    %load/vec4a v000001ef3b007e70, 4;
    %pad/s 12;
    %add;
    %store/vec4 v000001ef3b007d30_0, 0, 12;
    %load/vec4 v000001ef3b007330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ef3b007330_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001ef3affd580;
T_82 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0067f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b006070_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001ef3b006930_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001ef3b007ab0_0;
    %assign/vec4 v000001ef3b006070_0, 0;
    %load/vec4 v000001ef3b007d30_0;
    %assign/vec4 v000001ef3b006930_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001ef3affd580;
T_83 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b0067f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b006f70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3b007830_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v000001ef3b006070_0;
    %assign/vec4 v000001ef3b006f70_0, 0;
    %load/vec4 v000001ef3b006930_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %assign/vec4 v000001ef3b007830_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_000001ef3affc2c0;
T_84 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b00a610_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b009490_0, 4, 5;
    %load/vec4 v000001ef3b009490_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b009490_0, 4, 5;
    %load/vec4 v000001ef3b009850_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b009710, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3b009710, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ef3b009710, 0, 4;
    %jmp T_84;
    .thread T_84;
    .scope S_000001ef3affc2c0;
T_85 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ef3b009530_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ef3b009b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00a2f0_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3b008130_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3b008590_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001ef3b0084f0_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ef3b009850_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b009350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b008950_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_000001ef3affc2c0;
T_86 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b009170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b008c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b008f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00a2f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b009350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008950_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v000001ef3b00a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00a610_0, 0;
T_86.2 ;
    %load/vec4 v000001ef3b00a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00a2f0_0, 0;
T_86.4 ;
    %load/vec4 v000001ef3b009350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b009350_0, 0;
T_86.6 ;
    %load/vec4 v000001ef3b008950_0;
    %flag_set/vec4 8;
    %jmp/1 T_86.10, 8;
    %load/vec4 v000001ef3b0092b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.10;
    %jmp/0xz  T_86.8, 8;
    %load/vec4 v000001ef3b009490_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_86.13, 8;
    %load/vec4 v000001ef3b0092b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_86.13;
    %jmp/0xz  T_86.11, 8;
    %load/vec4 v000001ef3b0092b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.14, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001ef3b009710, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.24, 6;
    %jmp T_86.25;
T_86.16 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008130_0, 4, 5;
    %jmp T_86.25;
T_86.17 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008130_0, 4, 5;
    %jmp T_86.25;
T_86.18 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008130_0, 4, 5;
    %jmp T_86.25;
T_86.19 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008590_0, 4, 5;
    %jmp T_86.25;
T_86.20 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008590_0, 4, 5;
    %jmp T_86.25;
T_86.21 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b008590_0, 4, 5;
    %jmp T_86.25;
T_86.22 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b0084f0_0, 4, 5;
    %jmp T_86.25;
T_86.23 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b0084f0_0, 4, 5;
    %jmp T_86.25;
T_86.24 ;
    %load/vec4 v000001ef3b00a570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b0084f0_0, 4, 5;
    %jmp T_86.25;
T_86.25 ;
    %pop/vec4 1;
    %jmp T_86.15;
T_86.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b008950_0, 0;
T_86.15 ;
    %load/vec4 v000001ef3b009850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.34, 6;
    %jmp T_86.35;
T_86.26 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.36, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.37, 8;
T_86.36 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.37, 8;
 ; End of false expr.
    %blend;
T_86.37;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.38, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.39, 8;
T_86.38 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.39, 8;
 ; End of false expr.
    %blend;
T_86.39;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.27 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.40, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.41, 8;
T_86.40 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.41, 8;
 ; End of false expr.
    %blend;
T_86.41;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.28 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.42, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.43, 8;
T_86.42 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.43, 8;
 ; End of false expr.
    %blend;
T_86.43;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.44, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.45, 8;
T_86.44 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.45, 8;
 ; End of false expr.
    %blend;
T_86.45;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.29 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.46, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.47, 8;
T_86.46 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.47, 8;
 ; End of false expr.
    %blend;
T_86.47;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.30 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.31 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.48, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.49, 8;
T_86.48 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.49, 8;
 ; End of false expr.
    %blend;
T_86.49;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.32 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.50, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.51, 8;
T_86.50 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_86.51, 8;
 ; End of false expr.
    %blend;
T_86.51;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.52, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.53, 8;
T_86.52 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.53, 8;
 ; End of false expr.
    %blend;
T_86.53;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.33 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.54, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.55, 8;
T_86.54 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.55, 8;
 ; End of false expr.
    %blend;
T_86.55;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.34 ;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.56, 8;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %jmp/1 T_86.57, 8;
T_86.56 ; End of true expr.
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.57, 8;
 ; End of false expr.
    %blend;
T_86.57;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_86.58, 8;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %jmp/1 T_86.59, 8;
T_86.58 ; End of true expr.
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/0 T_86.59, 8;
 ; End of false expr.
    %blend;
T_86.59;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3b009c10_0, 0;
    %jmp T_86.35;
T_86.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00a610_0, 0;
    %load/vec4 v000001ef3b009850_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_86.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00a2f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009850_0, 0;
    %load/vec4 v000001ef3b009530_0;
    %assign/vec4 v000001ef3b008c70_0, 0;
    %load/vec4 v000001ef3b009b70_0;
    %assign/vec4 v000001ef3b008f90_0, 0;
    %load/vec4 v000001ef3b009530_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.62, 4;
    %load/vec4 v000001ef3b009b70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_86.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b009350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009b70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b008c70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b008f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00a2f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008950_0, 0;
    %jmp T_86.65;
T_86.64 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ef3b009530_0, 0;
    %load/vec4 v000001ef3b009b70_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ef3b009b70_0, 0;
T_86.65 ;
    %jmp T_86.63;
T_86.62 ;
    %load/vec4 v000001ef3b009530_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ef3b009530_0, 0;
T_86.63 ;
    %jmp T_86.61;
T_86.60 ;
    %load/vec4 v000001ef3b009850_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ef3b009850_0, 0;
T_86.61 ;
T_86.11 ;
T_86.8 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_000001ef3aff57e0;
T_87 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff6ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3aff6160_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ef3aff67a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff6980_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001ef3aff77e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001ef3aff6840_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.6, 4;
    %load/vec4 v000001ef3aff5e40_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.4, 8;
    %load/vec4 v000001ef3aff7380_0;
    %assign/vec4 v000001ef3aff6160_0, 0;
    %load/vec4 v000001ef3aff5e40_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 32, 0, 32;
    %load/vec4 v000001ef3aff6840_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 10;
    %assign/vec4 v000001ef3aff67a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff6980_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff6980_0, 0;
T_87.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff7240_0, 0;
    %jmp T_87.3;
T_87.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff6980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff7240_0, 0;
T_87.3 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001ef3aff5650;
T_88 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff6ac0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff76a0_0, 4, 5;
    %load/vec4 v000001ef3aff76a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3aff76a0_0, 4, 5;
    %jmp T_88;
    .thread T_88;
    .scope S_000001ef3aff5650;
T_89 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff6a20_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff72e0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff7740_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001ef3aff7060_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3aff59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3aff7600_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_000001ef3aff5650;
T_90 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3aff6b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff6a20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff72e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff7600_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v000001ef3aff6ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff6ac0_0, 0;
T_90.2 ;
    %load/vec4 v000001ef3aff59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff59e0_0, 0;
T_90.4 ;
    %load/vec4 v000001ef3aff5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff5a80_0, 0;
T_90.6 ;
    %load/vec4 v000001ef3aff5bc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.10, 8;
    %load/vec4 v000001ef3aff7600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.10;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v000001ef3aff5bc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.13, 8;
    %load/vec4 v000001ef3aff76a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.13;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v000001ef3aff5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff7600_0, 0;
    %jmp T_90.15;
T_90.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff5a80_0, 0;
    %load/vec4 v000001ef3aff6340_0;
    %assign/vec4 v000001ef3aff6f20_0, 0;
    %load/vec4 v000001ef3aff6a20_0;
    %assign/vec4 v000001ef3aff7740_0, 0;
    %load/vec4 v000001ef3aff72e0_0;
    %assign/vec4 v000001ef3aff7060_0, 0;
    %load/vec4 v000001ef3aff6a20_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.16, 4;
    %load/vec4 v000001ef3aff72e0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_90.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3aff7600_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff6a20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff72e0_0, 0;
    %jmp T_90.19;
T_90.18 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ef3aff6a20_0, 0;
    %load/vec4 v000001ef3aff72e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef3aff72e0_0, 0;
T_90.19 ;
    %jmp T_90.17;
T_90.16 ;
    %load/vec4 v000001ef3aff6a20_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ef3aff6a20_0, 0;
T_90.17 ;
T_90.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3aff6ac0_0, 0;
T_90.11 ;
T_90.8 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_000001ef3affc130;
T_91 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3affe960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3afff220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ef3afff400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afffcc0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000001ef3afffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v000001ef3affdf60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_91.6, 4;
    %load/vec4 v000001ef3affe0a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %load/vec4 v000001ef3afff0e0_0;
    %assign/vec4 v000001ef3afff220_0, 0;
    %load/vec4 v000001ef3affe0a0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %muli 16, 0, 32;
    %load/vec4 v000001ef3affdf60_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %pad/u 8;
    %assign/vec4 v000001ef3afff400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3afffcc0_0, 0;
    %jmp T_91.5;
T_91.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afffcc0_0, 0;
T_91.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3affe780_0, 0;
    %jmp T_91.3;
T_91.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3afffcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3affe780_0, 0;
T_91.3 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_000001ef3affd260;
T_92 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b003e50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b003ef0_0, 4, 5;
    %load/vec4 v000001ef3b003ef0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b003ef0_0, 4, 5;
    %jmp T_92;
    .thread T_92;
    .scope S_000001ef3affd260;
T_93 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3b0059d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3b004170_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3b004030_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ef3b004c10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b0045d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b004b70_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_000001ef3affd260;
T_94 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b004d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3b0059d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3b004170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b004b70_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000001ef3b003e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b003e50_0, 0;
T_94.2 ;
    %load/vec4 v000001ef3b0045d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b0045d0_0, 0;
T_94.4 ;
    %load/vec4 v000001ef3b004710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b004710_0, 0;
T_94.6 ;
    %load/vec4 v000001ef3b0047b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.10, 8;
    %load/vec4 v000001ef3b004b70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.10;
    %jmp/0xz  T_94.8, 8;
    %load/vec4 v000001ef3b0047b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.13, 8;
    %load/vec4 v000001ef3b003ef0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.13;
    %jmp/0xz  T_94.11, 8;
    %load/vec4 v000001ef3b0047b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b004b70_0, 0;
    %jmp T_94.15;
T_94.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b004710_0, 0;
    %load/vec4 v000001ef3b005bb0_0;
    %assign/vec4 v000001ef3b004cb0_0, 0;
    %load/vec4 v000001ef3b0059d0_0;
    %assign/vec4 v000001ef3b004030_0, 0;
    %load/vec4 v000001ef3b004170_0;
    %assign/vec4 v000001ef3b004c10_0, 0;
    %load/vec4 v000001ef3b0059d0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.16, 4;
    %load/vec4 v000001ef3b004170_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_94.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b0045d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b004b70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3b0059d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3b004170_0, 0;
    %jmp T_94.19;
T_94.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001ef3b0059d0_0, 0;
    %load/vec4 v000001ef3b004170_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef3b004170_0, 0;
T_94.19 ;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v000001ef3b0059d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001ef3b0059d0_0, 0;
T_94.17 ;
T_94.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b003e50_0, 0;
T_94.11 ;
T_94.8 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001ef3ae1ad70;
T_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ef3b00c940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00ea60_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ef3b00da20_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00e560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00e880_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_000001ef3ae1ad70;
T_96 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b00e560_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b00cb20_0, 4, 5;
    %load/vec4 v000001ef3b00cb20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ef3b00cb20_0, 4, 5;
    %jmp T_96;
    .thread T_96;
    .scope S_000001ef3ae1ad70;
T_97 ;
    %wait E_000001ef3af52530;
    %load/vec4 v000001ef3b00ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00ea60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v000001ef3b00e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e1a0_0, 0;
T_97.2 ;
    %load/vec4 v000001ef3b00e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e560_0, 0;
T_97.4 ;
    %load/vec4 v000001ef3b00c940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_97.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_97.15, 6;
    %jmp T_97.16;
T_97.6 ;
    %load/vec4 v000001ef3b00cc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.17, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00ea60_0, 0;
T_97.17 ;
    %jmp T_97.16;
T_97.7 ;
    %load/vec4 v000001ef3b00cb20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_97.21, 8;
    %load/vec4 v000001ef3b00ea60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_97.21;
    %jmp/0xz  T_97.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e560_0, 0;
    %load/vec4 v000001ef3b00da20_0;
    %pad/u 32;
    %cmpi/e 4095, 0, 32;
    %jmp/0xz  T_97.22, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.23;
T_97.22 ;
    %load/vec4 v000001ef3b00da20_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001ef3b00da20_0, 0;
T_97.23 ;
T_97.19 ;
    %jmp T_97.16;
T_97.8 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b008d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.25;
T_97.24 ;
    %load/vec4 v000001ef3b008d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008d10_0, 0;
T_97.26 ;
    %load/vec4 v000001ef3b0097b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.28, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.28 ;
T_97.25 ;
    %jmp T_97.16;
T_97.9 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b008d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.31;
T_97.30 ;
    %load/vec4 v000001ef3b008d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008d10_0, 0;
T_97.32 ;
    %load/vec4 v000001ef3b0097b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.34, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.34 ;
T_97.31 ;
    %jmp T_97.16;
T_97.10 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b008770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.37;
T_97.36 ;
    %load/vec4 v000001ef3b008770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008770_0, 0;
T_97.38 ;
    %load/vec4 v000001ef3b009030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.40, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.40 ;
T_97.37 ;
    %jmp T_97.16;
T_97.11 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.43;
T_97.42 ;
    %load/vec4 v000001ef3b00ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00ab10_0, 0;
T_97.44 ;
    %load/vec4 v000001ef3b00b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.46, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.46 ;
T_97.43 ;
    %jmp T_97.16;
T_97.12 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.49;
T_97.48 ;
    %load/vec4 v000001ef3b00ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.50, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00ab10_0, 0;
T_97.50 ;
    %load/vec4 v000001ef3b00b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.52, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.52 ;
T_97.49 ;
    %jmp T_97.16;
T_97.13 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b008e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.55;
T_97.54 ;
    %load/vec4 v000001ef3b008e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.56, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b008e50_0, 0;
T_97.56 ;
    %load/vec4 v000001ef3b008db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.58, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.58 ;
T_97.55 ;
    %jmp T_97.16;
T_97.14 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.60, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.61;
T_97.60 ;
    %load/vec4 v000001ef3b00ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00ca80_0, 0;
T_97.62 ;
    %load/vec4 v000001ef3b00dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.64, 8;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
T_97.64 ;
T_97.61 ;
    %jmp T_97.16;
T_97.15 ;
    %load/vec4 v000001ef3b00e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.66, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %jmp T_97.67;
T_97.66 ;
    %load/vec4 v000001ef3b00ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.68, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00ca80_0, 0;
T_97.68 ;
    %load/vec4 v000001ef3b00dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.70, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ef3b00c940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ef3b00e880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ef3b00e1a0_0, 0;
T_97.70 ;
T_97.67 ;
    %jmp T_97.16;
T_97.16 ;
    %pop/vec4 1;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_000001ef3ae1ad70;
T_98 ;
Ewait_3 .event/or E_000001ef3af52070, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001ef3b00c940_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_98.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_98.8, 6;
    %jmp T_98.9;
T_98.0 ;
    %load/vec4 v000001ef3b00da20_0;
    %store/vec4 v000001ef3b009e90_0, 0, 12;
    %load/vec4 v000001ef3b00cda0_0;
    %store/vec4 v000001ef3b008270_0, 0, 1;
    %load/vec4 v000001ef3b00d980_0;
    %store/vec4 v000001ef3b0089f0_0, 0, 8;
    %load/vec4 v000001ef3b00da20_0;
    %store/vec4 v000001ef3b00a430_0, 0, 12;
    %load/vec4 v000001ef3b00cda0_0;
    %store/vec4 v000001ef3b0083b0_0, 0, 1;
    %load/vec4 v000001ef3b00d980_0;
    %store/vec4 v000001ef3b0095d0_0, 0, 8;
    %jmp T_98.9;
T_98.1 ;
    %load/vec4 v000001ef3b00a750_0;
    %store/vec4 v000001ef3b008810_0, 0, 12;
    %load/vec4 v000001ef3b009990_0;
    %store/vec4 v000001ef3b008090_0, 0, 1;
    %load/vec4 v000001ef3b008630_0;
    %store/vec4 v000001ef3b0098f0_0, 0, 8;
    %load/vec4 v000001ef3b009a30_0;
    %store/vec4 v000001ef3b0088b0_0, 0, 12;
    %load/vec4 v000001ef3b008b30_0;
    %store/vec4 v000001ef3b009fd0_0, 0, 1;
    %load/vec4 v000001ef3b00a1b0_0;
    %store/vec4 v000001ef3b008310_0, 0, 8;
    %load/vec4 v000001ef3b009a30_0;
    %store/vec4 v000001ef3b00a6b0_0, 0, 12;
    %load/vec4 v000001ef3b008b30_0;
    %store/vec4 v000001ef3b00a110_0, 0, 1;
    %load/vec4 v000001ef3b00a1b0_0;
    %store/vec4 v000001ef3b00a070_0, 0, 8;
    %jmp T_98.9;
T_98.2 ;
    %load/vec4 v000001ef3b00a750_0;
    %store/vec4 v000001ef3b009ad0_0, 0, 12;
    %load/vec4 v000001ef3b009990_0;
    %store/vec4 v000001ef3b0093f0_0, 0, 1;
    %load/vec4 v000001ef3b009f30_0;
    %store/vec4 v000001ef3b0098f0_0, 0, 8;
    %load/vec4 v000001ef3b009a30_0;
    %store/vec4 v000001ef3b009e90_0, 0, 12;
    %load/vec4 v000001ef3b008b30_0;
    %store/vec4 v000001ef3b008270_0, 0, 1;
    %load/vec4 v000001ef3b00a1b0_0;
    %store/vec4 v000001ef3b0089f0_0, 0, 8;
    %load/vec4 v000001ef3b009a30_0;
    %store/vec4 v000001ef3b009210_0, 0, 12;
    %load/vec4 v000001ef3b008b30_0;
    %store/vec4 v000001ef3b0086d0_0, 0, 1;
    %load/vec4 v000001ef3b00a1b0_0;
    %store/vec4 v000001ef3b009670_0, 0, 8;
    %jmp T_98.9;
T_98.3 ;
    %load/vec4 v000001ef3b008bd0_0;
    %store/vec4 v000001ef3b008810_0, 0, 12;
    %load/vec4 v000001ef3b00a250_0;
    %store/vec4 v000001ef3b008090_0, 0, 1;
    %load/vec4 v000001ef3b008630_0;
    %store/vec4 v000001ef3b009cb0_0, 0, 8;
    %load/vec4 v000001ef3b00be70_0;
    %store/vec4 v000001ef3b00bbf0_0, 0, 10;
    %load/vec4 v000001ef3b00b6f0_0;
    %store/vec4 v000001ef3b00b830_0, 0, 1;
    %load/vec4 v000001ef3b00b650_0;
    %store/vec4 v000001ef3b008ef0_0, 0, 8;
    %load/vec4 v000001ef3b00be70_0;
    %store/vec4 v000001ef3b00b510_0, 0, 10;
    %load/vec4 v000001ef3b00b6f0_0;
    %store/vec4 v000001ef3b00af70_0, 0, 1;
    %load/vec4 v000001ef3b00b650_0;
    %store/vec4 v000001ef3b00a890_0, 0, 8;
    %jmp T_98.9;
T_98.4 ;
    %load/vec4 v000001ef3b00a9d0_0;
    %store/vec4 v000001ef3b00aed0_0, 0, 10;
    %load/vec4 v000001ef3b00aa70_0;
    %store/vec4 v000001ef3b00ba10_0, 0, 1;
    %load/vec4 v000001ef3b0090d0_0;
    %store/vec4 v000001ef3b00bc90_0, 0, 8;
    %load/vec4 v000001ef3b00ae30_0;
    %store/vec4 v000001ef3b00bf10_0, 0, 10;
    %load/vec4 v000001ef3b00b470_0;
    %store/vec4 v000001ef3b00b1f0_0, 0, 1;
    %load/vec4 v000001ef3b00b3d0_0;
    %store/vec4 v000001ef3b00bdd0_0, 0, 8;
    %load/vec4 v000001ef3b00ae30_0;
    %store/vec4 v000001ef3b00abb0_0, 0, 10;
    %load/vec4 v000001ef3b00b470_0;
    %store/vec4 v000001ef3b00b330_0, 0, 1;
    %load/vec4 v000001ef3b00b3d0_0;
    %store/vec4 v000001ef3b00bab0_0, 0, 8;
    %jmp T_98.9;
T_98.5 ;
    %load/vec4 v000001ef3b00a9d0_0;
    %store/vec4 v000001ef3b00b150_0, 0, 10;
    %load/vec4 v000001ef3b00aa70_0;
    %store/vec4 v000001ef3b00b0b0_0, 0, 1;
    %load/vec4 v000001ef3b00b010_0;
    %store/vec4 v000001ef3b00bc90_0, 0, 8;
    %load/vec4 v000001ef3b00ae30_0;
    %store/vec4 v000001ef3b00bbf0_0, 0, 10;
    %load/vec4 v000001ef3b00b470_0;
    %store/vec4 v000001ef3b00b830_0, 0, 1;
    %load/vec4 v000001ef3b00b3d0_0;
    %store/vec4 v000001ef3b008ef0_0, 0, 8;
    %load/vec4 v000001ef3b00ae30_0;
    %store/vec4 v000001ef3b00a930_0, 0, 10;
    %load/vec4 v000001ef3b00b470_0;
    %store/vec4 v000001ef3b00b8d0_0, 0, 1;
    %load/vec4 v000001ef3b00b3d0_0;
    %store/vec4 v000001ef3b00bd30_0, 0, 8;
    %jmp T_98.9;
T_98.6 ;
    %load/vec4 v000001ef3b00bb50_0;
    %store/vec4 v000001ef3b00aed0_0, 0, 10;
    %load/vec4 v000001ef3b00ad90_0;
    %store/vec4 v000001ef3b00ba10_0, 0, 1;
    %load/vec4 v000001ef3b0090d0_0;
    %store/vec4 v000001ef3b00b5b0_0, 0, 8;
    %load/vec4 v000001ef3b00c9e0_0;
    %store/vec4 v000001ef3b00d840_0, 0, 8;
    %load/vec4 v000001ef3b00cbc0_0;
    %store/vec4 v000001ef3b00eb00_0, 0, 1;
    %load/vec4 v000001ef3b00e4c0_0;
    %store/vec4 v000001ef3b00ac50_0, 0, 8;
    %load/vec4 v000001ef3b00c9e0_0;
    %store/vec4 v000001ef3b00de80_0, 0, 8;
    %load/vec4 v000001ef3b00cbc0_0;
    %store/vec4 v000001ef3b00e060_0, 0, 1;
    %load/vec4 v000001ef3b00e4c0_0;
    %store/vec4 v000001ef3b00e240_0, 0, 8;
    %jmp T_98.9;
T_98.7 ;
    %load/vec4 v000001ef3b00ce40_0;
    %store/vec4 v000001ef3b00b790_0, 0, 8;
    %load/vec4 v000001ef3b00e420_0;
    %store/vec4 v000001ef3b00b970_0, 0, 1;
    %load/vec4 v000001ef3b00acf0_0;
    %store/vec4 v000001ef3b00dd40_0, 0, 8;
    %load/vec4 v000001ef3b00d7a0_0;
    %store/vec4 v000001ef3b00e7e0_0, 0, 8;
    %load/vec4 v000001ef3b00ec40_0;
    %store/vec4 v000001ef3b00eba0_0, 0, 1;
    %load/vec4 v000001ef3b00dac0_0;
    %store/vec4 v000001ef3b00ed80_0, 0, 8;
    %load/vec4 v000001ef3b00d7a0_0;
    %store/vec4 v000001ef3b00d520_0, 0, 8;
    %load/vec4 v000001ef3b00ec40_0;
    %store/vec4 v000001ef3b00df20_0, 0, 1;
    %load/vec4 v000001ef3b00dac0_0;
    %store/vec4 v000001ef3b00c800_0, 0, 8;
    %jmp T_98.9;
T_98.8 ;
    %load/vec4 v000001ef3b00ce40_0;
    %store/vec4 v000001ef3b00db60_0, 0, 8;
    %load/vec4 v000001ef3b00e420_0;
    %store/vec4 v000001ef3b00d2a0_0, 0, 1;
    %load/vec4 v000001ef3b00d8e0_0;
    %store/vec4 v000001ef3b00dd40_0, 0, 8;
    %load/vec4 v000001ef3b00d7a0_0;
    %store/vec4 v000001ef3b00d840_0, 0, 8;
    %load/vec4 v000001ef3b00ec40_0;
    %store/vec4 v000001ef3b00eb00_0, 0, 1;
    %load/vec4 v000001ef3b00dac0_0;
    %store/vec4 v000001ef3b00ac50_0, 0, 8;
    %load/vec4 v000001ef3b00d7a0_0;
    %store/vec4 v000001ef3b00d5c0_0, 0, 8;
    %load/vec4 v000001ef3b00ec40_0;
    %store/vec4 v000001ef3b00e100_0, 0, 1;
    %load/vec4 v000001ef3b00dac0_0;
    %store/vec4 v000001ef3b00c8a0_0, 0, 8;
    %jmp T_98.9;
T_98.9 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000001ef3af9e590;
T_99 ;
    %delay 5000, 0;
    %load/vec4 v000001ef3b010400_0;
    %nor/r;
    %store/vec4 v000001ef3b010400_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_000001ef3af9e590;
T_100 ;
    %vpi_call/w 3 124 "$dumpfile", "pyramid.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ef3af9e590 {0 0 0};
    %vpi_call/w 3 126 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b010400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b010540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00fbe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef3b010400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef3b010540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b010400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b010540_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ef3b00fbe0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ef3b00fbe0_0, 0, 1;
    %delay 4000000000, 0;
    %vpi_call/w 3 143 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_100;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/gaussian_pyramid_tb.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/gaussian_pyramid.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
    "hdl/blur_img.sv";
    "hdl/gaussian_blur.sv";
    "hdl/image_half_full.sv";
    "hdl/image_half.sv";
