#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560df43254a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560df43f5870 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fe981083018 .functor BUFZ 1, C4<z>; HiZ drive
v0x560df43f65f0_0 .net "clk", 0 0, o0x7fe981083018;  0 drivers
o0x7fe981083048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560df43fb8b0_0 .net "data_address", 31 0, o0x7fe981083048;  0 drivers
o0x7fe981083078 .functor BUFZ 1, C4<z>; HiZ drive
v0x560df43fbbe0_0 .net "data_read", 0 0, o0x7fe981083078;  0 drivers
v0x560df43fc940_0 .var "data_readdata", 31 0;
o0x7fe9810830d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560df43ff2a0_0 .net "data_write", 0 0, o0x7fe9810830d8;  0 drivers
o0x7fe981083108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560df43fffc0_0 .net "data_writedata", 31 0, o0x7fe981083108;  0 drivers
S_0x560df43d0030 .scope module, "div_tb" "div_tb" 4 1;
 .timescale 0 0;
v0x560df4424a50_0 .net "active", 0 0, L_0x560df443efb0;  1 drivers
v0x560df4424b10_0 .var "clk", 0 0;
v0x560df4424bb0_0 .var "clk_enable", 0 0;
v0x560df4424ca0_0 .net "data_address", 31 0, L_0x560df443cb80;  1 drivers
v0x560df4424d40_0 .net "data_read", 0 0, L_0x560df443a700;  1 drivers
v0x560df4424e30_0 .var "data_readdata", 31 0;
v0x560df4424f00_0 .net "data_write", 0 0, L_0x560df443a520;  1 drivers
v0x560df4424fd0_0 .net "data_writedata", 31 0, L_0x560df443c870;  1 drivers
v0x560df44250a0_0 .net "instr_address", 31 0, L_0x560df443dee0;  1 drivers
v0x560df4425200_0 .var "instr_readdata", 31 0;
v0x560df44252a0_0 .net "register_v0", 31 0, L_0x560df443c800;  1 drivers
v0x560df4425390_0 .var "reset", 0 0;
S_0x560df43e2cf0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x560df43d0030;
 .timescale 0 0;
v0x560df4416700_0 .var "expected_q", 31 0;
v0x560df4416800_0 .var "expected_r", 31 0;
v0x560df44168e0_0 .var "funct", 5 0;
v0x560df44169a0_0 .var "i", 4 0;
v0x560df4416a80_0 .var "imm", 15 0;
v0x560df4416bb0_0 .var "imm_instr", 31 0;
v0x560df4416c90_0 .var "opcode", 5 0;
v0x560df4416d70_0 .var "r_instr", 31 0;
v0x560df4416e50_0 .var "rd", 4 0;
v0x560df4416f30_0 .var "rs", 4 0;
v0x560df4417010_0 .var "rt", 4 0;
v0x560df44170f0_0 .var "shamt", 4 0;
v0x560df44171d0_0 .var "test", 31 0;
E_0x560df436f2b0 .event posedge, v0x560df4419100_0;
S_0x560df43e3120 .scope module, "dut" "mips_cpu_harvard" 4 137, 5 1 0, S_0x560df43d0030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560df43f64d0 .functor OR 1, L_0x560df4435f00, L_0x560df4436180, C4<0>, C4<0>;
L_0x560df43fbac0 .functor BUFZ 1, L_0x560df4435960, C4<0>, C4<0>, C4<0>;
L_0x560df43fc820 .functor BUFZ 1, L_0x560df4435b00, C4<0>, C4<0>, C4<0>;
L_0x560df43ff100 .functor BUFZ 1, L_0x560df4435b00, C4<0>, C4<0>, C4<0>;
L_0x560df44366c0 .functor AND 1, L_0x560df4435960, L_0x560df44369c0, C4<1>, C4<1>;
L_0x560df43ffea0 .functor OR 1, L_0x560df44366c0, L_0x560df44365a0, C4<0>, C4<0>;
L_0x560df43a03f0 .functor OR 1, L_0x560df43ffea0, L_0x560df44367d0, C4<0>, C4<0>;
L_0x560df4436c60 .functor OR 1, L_0x560df43a03f0, L_0x560df44382c0, C4<0>, C4<0>;
L_0x560df4436d70 .functor OR 1, L_0x560df4436c60, L_0x560df4437a20, C4<0>, C4<0>;
L_0x560df4436e30 .functor BUFZ 1, L_0x560df4435c20, C4<0>, C4<0>, C4<0>;
L_0x560df4437910 .functor AND 1, L_0x560df4437380, L_0x560df44376e0, C4<1>, C4<1>;
L_0x560df4437a20 .functor OR 1, L_0x560df4437080, L_0x560df4437910, C4<0>, C4<0>;
L_0x560df44382c0 .functor AND 1, L_0x560df4437df0, L_0x560df44380a0, C4<1>, C4<1>;
L_0x560df4438a70 .functor OR 1, L_0x560df4438510, L_0x560df4438830, C4<0>, C4<0>;
L_0x560df4437b80 .functor OR 1, L_0x560df4438fe0, L_0x560df44392e0, C4<0>, C4<0>;
L_0x560df44391c0 .functor AND 1, L_0x560df4438cf0, L_0x560df4437b80, C4<1>, C4<1>;
L_0x560df4439ae0 .functor OR 1, L_0x560df4439770, L_0x560df44399f0, C4<0>, C4<0>;
L_0x560df4439de0 .functor OR 1, L_0x560df4439ae0, L_0x560df4439bf0, C4<0>, C4<0>;
L_0x560df4439f90 .functor AND 1, L_0x560df4435960, L_0x560df4439de0, C4<1>, C4<1>;
L_0x560df443a140 .functor AND 1, L_0x560df4435960, L_0x560df443a050, C4<1>, C4<1>;
L_0x560df443a460 .functor AND 1, L_0x560df4435960, L_0x560df4439ef0, C4<1>, C4<1>;
L_0x560df443a700 .functor BUFZ 1, L_0x560df43fc820, C4<0>, C4<0>, C4<0>;
L_0x560df443b390 .functor AND 1, L_0x560df443efb0, L_0x560df4436d70, C4<1>, C4<1>;
L_0x560df443b4a0 .functor OR 1, L_0x560df4437a20, L_0x560df44382c0, C4<0>, C4<0>;
L_0x560df443c870 .functor BUFZ 32, L_0x560df443c6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443c930 .functor BUFZ 32, L_0x560df443b680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443ca80 .functor BUFZ 32, L_0x560df443c6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443cb80 .functor BUFZ 32, v0x560df4418190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443db80 .functor AND 1, v0x560df4424bb0_0, L_0x560df4439f90, C4<1>, C4<1>;
L_0x560df443dbf0 .functor AND 1, L_0x560df443db80, v0x560df4421be0_0, C4<1>, C4<1>;
L_0x560df443dee0 .functor BUFZ 32, v0x560df44191c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443efb0 .functor BUFZ 1, v0x560df4421be0_0, C4<0>, C4<0>, C4<0>;
L_0x560df443f130 .functor AND 1, v0x560df4424bb0_0, v0x560df4421be0_0, C4<1>, C4<1>;
v0x560df441bee0_0 .net *"_ivl_100", 31 0, L_0x560df4437bf0;  1 drivers
L_0x7fe98103a498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441bfe0_0 .net *"_ivl_103", 25 0, L_0x7fe98103a498;  1 drivers
L_0x7fe98103a4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441c0c0_0 .net/2u *"_ivl_104", 31 0, L_0x7fe98103a4e0;  1 drivers
v0x560df441c180_0 .net *"_ivl_106", 0 0, L_0x560df4437df0;  1 drivers
v0x560df441c240_0 .net *"_ivl_109", 5 0, L_0x560df4438000;  1 drivers
L_0x7fe98103a528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560df441c320_0 .net/2u *"_ivl_110", 5 0, L_0x7fe98103a528;  1 drivers
v0x560df441c400_0 .net *"_ivl_112", 0 0, L_0x560df44380a0;  1 drivers
v0x560df441c4c0_0 .net *"_ivl_116", 31 0, L_0x560df4438420;  1 drivers
L_0x7fe98103a570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441c5a0_0 .net *"_ivl_119", 25 0, L_0x7fe98103a570;  1 drivers
L_0x7fe98103a0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560df441c680_0 .net/2u *"_ivl_12", 5 0, L_0x7fe98103a0a8;  1 drivers
L_0x7fe98103a5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560df441c760_0 .net/2u *"_ivl_120", 31 0, L_0x7fe98103a5b8;  1 drivers
v0x560df441c840_0 .net *"_ivl_122", 0 0, L_0x560df4438510;  1 drivers
v0x560df441c900_0 .net *"_ivl_124", 31 0, L_0x560df4438740;  1 drivers
L_0x7fe98103a600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441c9e0_0 .net *"_ivl_127", 25 0, L_0x7fe98103a600;  1 drivers
L_0x7fe98103a648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560df441cac0_0 .net/2u *"_ivl_128", 31 0, L_0x7fe98103a648;  1 drivers
v0x560df441cba0_0 .net *"_ivl_130", 0 0, L_0x560df4438830;  1 drivers
v0x560df441cc60_0 .net *"_ivl_134", 31 0, L_0x560df4438c00;  1 drivers
L_0x7fe98103a690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441ce50_0 .net *"_ivl_137", 25 0, L_0x7fe98103a690;  1 drivers
L_0x7fe98103a6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441cf30_0 .net/2u *"_ivl_138", 31 0, L_0x7fe98103a6d8;  1 drivers
v0x560df441d010_0 .net *"_ivl_140", 0 0, L_0x560df4438cf0;  1 drivers
v0x560df441d0d0_0 .net *"_ivl_143", 5 0, L_0x560df4438f40;  1 drivers
L_0x7fe98103a720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560df441d1b0_0 .net/2u *"_ivl_144", 5 0, L_0x7fe98103a720;  1 drivers
v0x560df441d290_0 .net *"_ivl_146", 0 0, L_0x560df4438fe0;  1 drivers
v0x560df441d350_0 .net *"_ivl_149", 5 0, L_0x560df4439240;  1 drivers
L_0x7fe98103a768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560df441d430_0 .net/2u *"_ivl_150", 5 0, L_0x7fe98103a768;  1 drivers
v0x560df441d510_0 .net *"_ivl_152", 0 0, L_0x560df44392e0;  1 drivers
v0x560df441d5d0_0 .net *"_ivl_155", 0 0, L_0x560df4437b80;  1 drivers
v0x560df441d690_0 .net *"_ivl_159", 1 0, L_0x560df4439680;  1 drivers
L_0x7fe98103a0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560df441d770_0 .net/2u *"_ivl_16", 5 0, L_0x7fe98103a0f0;  1 drivers
L_0x7fe98103a7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560df441d850_0 .net/2u *"_ivl_160", 1 0, L_0x7fe98103a7b0;  1 drivers
v0x560df441d930_0 .net *"_ivl_162", 0 0, L_0x560df4439770;  1 drivers
L_0x7fe98103a7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560df441d9f0_0 .net/2u *"_ivl_164", 5 0, L_0x7fe98103a7f8;  1 drivers
v0x560df441dad0_0 .net *"_ivl_166", 0 0, L_0x560df44399f0;  1 drivers
v0x560df441db90_0 .net *"_ivl_169", 0 0, L_0x560df4439ae0;  1 drivers
L_0x7fe98103a840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560df441dc50_0 .net/2u *"_ivl_170", 5 0, L_0x7fe98103a840;  1 drivers
v0x560df441dd30_0 .net *"_ivl_172", 0 0, L_0x560df4439bf0;  1 drivers
v0x560df441ddf0_0 .net *"_ivl_175", 0 0, L_0x560df4439de0;  1 drivers
L_0x7fe98103a888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560df441deb0_0 .net/2u *"_ivl_178", 5 0, L_0x7fe98103a888;  1 drivers
v0x560df441df90_0 .net *"_ivl_180", 0 0, L_0x560df443a050;  1 drivers
L_0x7fe98103a8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560df441e050_0 .net/2u *"_ivl_184", 5 0, L_0x7fe98103a8d0;  1 drivers
v0x560df441e130_0 .net *"_ivl_186", 0 0, L_0x560df4439ef0;  1 drivers
L_0x7fe98103a918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560df441e1f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fe98103a918;  1 drivers
v0x560df441e2d0_0 .net *"_ivl_20", 31 0, L_0x560df4435dc0;  1 drivers
L_0x7fe98103a960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560df441e3b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fe98103a960;  1 drivers
v0x560df441e490_0 .net *"_ivl_203", 4 0, L_0x560df443ac20;  1 drivers
v0x560df441e570_0 .net *"_ivl_205", 4 0, L_0x560df443ae40;  1 drivers
v0x560df441e650_0 .net *"_ivl_206", 4 0, L_0x560df443aee0;  1 drivers
v0x560df441e730_0 .net *"_ivl_213", 0 0, L_0x560df443b4a0;  1 drivers
L_0x7fe98103a9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560df441e7f0_0 .net/2u *"_ivl_214", 31 0, L_0x7fe98103a9a8;  1 drivers
v0x560df441e8d0_0 .net *"_ivl_216", 31 0, L_0x560df443b5e0;  1 drivers
v0x560df441e9b0_0 .net *"_ivl_218", 31 0, L_0x560df443b890;  1 drivers
v0x560df441ea90_0 .net *"_ivl_220", 31 0, L_0x560df443ba20;  1 drivers
v0x560df441eb70_0 .net *"_ivl_222", 31 0, L_0x560df443bd60;  1 drivers
L_0x7fe98103a138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441ec50_0 .net *"_ivl_23", 25 0, L_0x7fe98103a138;  1 drivers
v0x560df441ed30_0 .net *"_ivl_235", 0 0, L_0x560df443db80;  1 drivers
L_0x7fe98103aac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560df441edf0_0 .net/2u *"_ivl_238", 31 0, L_0x7fe98103aac8;  1 drivers
L_0x7fe98103a180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560df441eed0_0 .net/2u *"_ivl_24", 31 0, L_0x7fe98103a180;  1 drivers
v0x560df441efb0_0 .net *"_ivl_243", 15 0, L_0x560df443e040;  1 drivers
v0x560df441f090_0 .net *"_ivl_244", 17 0, L_0x560df443e2b0;  1 drivers
L_0x7fe98103ab10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560df441f170_0 .net *"_ivl_247", 1 0, L_0x7fe98103ab10;  1 drivers
v0x560df441f250_0 .net *"_ivl_250", 15 0, L_0x560df443e3f0;  1 drivers
L_0x7fe98103ab58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560df441f330_0 .net *"_ivl_252", 1 0, L_0x7fe98103ab58;  1 drivers
v0x560df441f410_0 .net *"_ivl_255", 0 0, L_0x560df443e800;  1 drivers
L_0x7fe98103aba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560df441f4f0_0 .net/2u *"_ivl_256", 13 0, L_0x7fe98103aba0;  1 drivers
L_0x7fe98103abe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441f5d0_0 .net/2u *"_ivl_258", 13 0, L_0x7fe98103abe8;  1 drivers
v0x560df441fac0_0 .net *"_ivl_26", 0 0, L_0x560df4435f00;  1 drivers
v0x560df441fb80_0 .net *"_ivl_260", 13 0, L_0x560df443eae0;  1 drivers
v0x560df441fc60_0 .net *"_ivl_28", 31 0, L_0x560df4436090;  1 drivers
L_0x7fe98103a1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df441fd40_0 .net *"_ivl_31", 25 0, L_0x7fe98103a1c8;  1 drivers
L_0x7fe98103a210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560df441fe20_0 .net/2u *"_ivl_32", 31 0, L_0x7fe98103a210;  1 drivers
v0x560df441ff00_0 .net *"_ivl_34", 0 0, L_0x560df4436180;  1 drivers
v0x560df441ffc0_0 .net *"_ivl_4", 31 0, L_0x560df4425800;  1 drivers
v0x560df44200a0_0 .net *"_ivl_45", 2 0, L_0x560df4436470;  1 drivers
L_0x7fe98103a258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560df4420180_0 .net/2u *"_ivl_46", 2 0, L_0x7fe98103a258;  1 drivers
v0x560df4420260_0 .net *"_ivl_51", 2 0, L_0x560df4436730;  1 drivers
L_0x7fe98103a2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560df4420340_0 .net/2u *"_ivl_52", 2 0, L_0x7fe98103a2a0;  1 drivers
v0x560df4420420_0 .net *"_ivl_57", 0 0, L_0x560df44369c0;  1 drivers
v0x560df44204e0_0 .net *"_ivl_59", 0 0, L_0x560df44366c0;  1 drivers
v0x560df44205a0_0 .net *"_ivl_61", 0 0, L_0x560df43ffea0;  1 drivers
v0x560df4420660_0 .net *"_ivl_63", 0 0, L_0x560df43a03f0;  1 drivers
v0x560df4420720_0 .net *"_ivl_65", 0 0, L_0x560df4436c60;  1 drivers
L_0x7fe98103a018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df44207e0_0 .net *"_ivl_7", 25 0, L_0x7fe98103a018;  1 drivers
v0x560df44208c0_0 .net *"_ivl_70", 31 0, L_0x560df4436f50;  1 drivers
L_0x7fe98103a2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df44209a0_0 .net *"_ivl_73", 25 0, L_0x7fe98103a2e8;  1 drivers
L_0x7fe98103a330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560df4420a80_0 .net/2u *"_ivl_74", 31 0, L_0x7fe98103a330;  1 drivers
v0x560df4420b60_0 .net *"_ivl_76", 0 0, L_0x560df4437080;  1 drivers
v0x560df4420c20_0 .net *"_ivl_78", 31 0, L_0x560df44371f0;  1 drivers
L_0x7fe98103a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df4420d00_0 .net/2u *"_ivl_8", 31 0, L_0x7fe98103a060;  1 drivers
L_0x7fe98103a378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df4420de0_0 .net *"_ivl_81", 25 0, L_0x7fe98103a378;  1 drivers
L_0x7fe98103a3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560df4420ec0_0 .net/2u *"_ivl_82", 31 0, L_0x7fe98103a3c0;  1 drivers
v0x560df4420fa0_0 .net *"_ivl_84", 0 0, L_0x560df4437380;  1 drivers
v0x560df4421060_0 .net *"_ivl_87", 0 0, L_0x560df44374f0;  1 drivers
v0x560df4421140_0 .net *"_ivl_88", 31 0, L_0x560df4437290;  1 drivers
L_0x7fe98103a408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df4421220_0 .net *"_ivl_91", 30 0, L_0x7fe98103a408;  1 drivers
L_0x7fe98103a450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560df4421300_0 .net/2u *"_ivl_92", 31 0, L_0x7fe98103a450;  1 drivers
v0x560df44213e0_0 .net *"_ivl_94", 0 0, L_0x560df44376e0;  1 drivers
v0x560df44214a0_0 .net *"_ivl_97", 0 0, L_0x560df4437910;  1 drivers
v0x560df4421560_0 .net "active", 0 0, L_0x560df443efb0;  alias, 1 drivers
v0x560df4421620_0 .net "alu_op1", 31 0, L_0x560df443c930;  1 drivers
v0x560df44216e0_0 .net "alu_op2", 31 0, L_0x560df443ca80;  1 drivers
v0x560df44217a0_0 .net "alui_instr", 0 0, L_0x560df44365a0;  1 drivers
v0x560df4421860_0 .net "b_flag", 0 0, v0x560df4417cc0_0;  1 drivers
v0x560df4421900_0 .net "b_imm", 17 0, L_0x560df443e6c0;  1 drivers
v0x560df44219c0_0 .net "b_offset", 31 0, L_0x560df443ec70;  1 drivers
v0x560df4421aa0_0 .net "clk", 0 0, v0x560df4424b10_0;  1 drivers
v0x560df4421b40_0 .net "clk_enable", 0 0, v0x560df4424bb0_0;  1 drivers
v0x560df4421be0_0 .var "cpu_active", 0 0;
v0x560df4421c80_0 .net "curr_addr", 31 0, v0x560df44191c0_0;  1 drivers
v0x560df4421d70_0 .net "curr_addr_p4", 31 0, L_0x560df443de40;  1 drivers
v0x560df4421e30_0 .net "data_address", 31 0, L_0x560df443cb80;  alias, 1 drivers
v0x560df4421f10_0 .net "data_read", 0 0, L_0x560df443a700;  alias, 1 drivers
v0x560df4421fd0_0 .net "data_readdata", 31 0, v0x560df4424e30_0;  1 drivers
v0x560df44220b0_0 .net "data_write", 0 0, L_0x560df443a520;  alias, 1 drivers
v0x560df4422170_0 .net "data_writedata", 31 0, L_0x560df443c870;  alias, 1 drivers
v0x560df4422250_0 .net "funct_code", 5 0, L_0x560df44256d0;  1 drivers
v0x560df4422330_0 .net "hi_out", 31 0, v0x560df4419880_0;  1 drivers
v0x560df4422420_0 .net "hl_reg_enable", 0 0, L_0x560df443dbf0;  1 drivers
v0x560df44224c0_0 .net "instr_address", 31 0, L_0x560df443dee0;  alias, 1 drivers
v0x560df4422580_0 .net "instr_opcode", 5 0, L_0x560df4425630;  1 drivers
v0x560df4422660_0 .net "instr_readdata", 31 0, v0x560df4425200_0;  1 drivers
v0x560df4422720_0 .net "j_imm", 0 0, L_0x560df4438a70;  1 drivers
v0x560df44227c0_0 .net "j_reg", 0 0, L_0x560df44391c0;  1 drivers
v0x560df4422880_0 .net "l_type", 0 0, L_0x560df44367d0;  1 drivers
v0x560df4422940_0 .net "link_const", 0 0, L_0x560df4437a20;  1 drivers
v0x560df4422a00_0 .net "link_reg", 0 0, L_0x560df44382c0;  1 drivers
v0x560df4422ac0_0 .net "lo_out", 31 0, v0x560df441a0d0_0;  1 drivers
v0x560df4422bb0_0 .net "lw", 0 0, L_0x560df4435b00;  1 drivers
v0x560df4422c50_0 .net "mem_read", 0 0, L_0x560df43fc820;  1 drivers
v0x560df4422d10_0 .net "mem_to_reg", 0 0, L_0x560df43ff100;  1 drivers
v0x560df44235e0_0 .net "mem_write", 0 0, L_0x560df4436e30;  1 drivers
v0x560df44236a0_0 .net "memaddroffset", 31 0, v0x560df4418190_0;  1 drivers
v0x560df4423790_0 .net "mfhi", 0 0, L_0x560df443a140;  1 drivers
v0x560df4423830_0 .net "mflo", 0 0, L_0x560df443a460;  1 drivers
v0x560df44238f0_0 .net "movefrom", 0 0, L_0x560df43f64d0;  1 drivers
v0x560df44239b0_0 .net "muldiv", 0 0, L_0x560df4439f90;  1 drivers
v0x560df4423a70_0 .var "next_instr_addr", 31 0;
v0x560df4423b60_0 .net "pc_enable", 0 0, L_0x560df443f130;  1 drivers
v0x560df4423c30_0 .net "r_format", 0 0, L_0x560df4435960;  1 drivers
v0x560df4423cd0_0 .net "reg_a_read_data", 31 0, L_0x560df443b680;  1 drivers
v0x560df4423da0_0 .net "reg_a_read_index", 4 0, L_0x560df443a8d0;  1 drivers
v0x560df4423e70_0 .net "reg_b_read_data", 31 0, L_0x560df443c6f0;  1 drivers
v0x560df4423f40_0 .net "reg_b_read_index", 4 0, L_0x560df443ab30;  1 drivers
v0x560df4424010_0 .net "reg_dst", 0 0, L_0x560df43fbac0;  1 drivers
v0x560df44240b0_0 .net "reg_write", 0 0, L_0x560df4436d70;  1 drivers
v0x560df4424170_0 .net "reg_write_data", 31 0, L_0x560df443bef0;  1 drivers
v0x560df4424260_0 .net "reg_write_enable", 0 0, L_0x560df443b390;  1 drivers
v0x560df4424330_0 .net "reg_write_index", 4 0, L_0x560df443b200;  1 drivers
v0x560df4424400_0 .net "register_v0", 31 0, L_0x560df443c800;  alias, 1 drivers
v0x560df44244d0_0 .net "reset", 0 0, v0x560df4425390_0;  1 drivers
v0x560df4424600_0 .net "result", 31 0, v0x560df44185f0_0;  1 drivers
v0x560df44246d0_0 .net "result_hi", 31 0, v0x560df4417ef0_0;  1 drivers
v0x560df4424770_0 .net "result_lo", 31 0, v0x560df44180b0_0;  1 drivers
v0x560df4424810_0 .net "sw", 0 0, L_0x560df4435c20;  1 drivers
E_0x560df4370d70/0 .event anyedge, v0x560df4417cc0_0, v0x560df4421d70_0, v0x560df44219c0_0, v0x560df4422720_0;
E_0x560df4370d70/1 .event anyedge, v0x560df4417fd0_0, v0x560df44227c0_0, v0x560df441aec0_0;
E_0x560df4370d70 .event/or E_0x560df4370d70/0, E_0x560df4370d70/1;
L_0x560df4425630 .part v0x560df4425200_0, 26, 6;
L_0x560df44256d0 .part v0x560df4425200_0, 0, 6;
L_0x560df4425800 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a018;
L_0x560df4435960 .cmp/eq 32, L_0x560df4425800, L_0x7fe98103a060;
L_0x560df4435b00 .cmp/eq 6, L_0x560df4425630, L_0x7fe98103a0a8;
L_0x560df4435c20 .cmp/eq 6, L_0x560df4425630, L_0x7fe98103a0f0;
L_0x560df4435dc0 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a138;
L_0x560df4435f00 .cmp/eq 32, L_0x560df4435dc0, L_0x7fe98103a180;
L_0x560df4436090 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a1c8;
L_0x560df4436180 .cmp/eq 32, L_0x560df4436090, L_0x7fe98103a210;
L_0x560df4436470 .part L_0x560df4425630, 3, 3;
L_0x560df44365a0 .cmp/eq 3, L_0x560df4436470, L_0x7fe98103a258;
L_0x560df4436730 .part L_0x560df4425630, 3, 3;
L_0x560df44367d0 .cmp/eq 3, L_0x560df4436730, L_0x7fe98103a2a0;
L_0x560df44369c0 .reduce/nor L_0x560df4439f90;
L_0x560df4436f50 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a2e8;
L_0x560df4437080 .cmp/eq 32, L_0x560df4436f50, L_0x7fe98103a330;
L_0x560df44371f0 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a378;
L_0x560df4437380 .cmp/eq 32, L_0x560df44371f0, L_0x7fe98103a3c0;
L_0x560df44374f0 .part v0x560df4425200_0, 20, 1;
L_0x560df4437290 .concat [ 1 31 0 0], L_0x560df44374f0, L_0x7fe98103a408;
L_0x560df44376e0 .cmp/eq 32, L_0x560df4437290, L_0x7fe98103a450;
L_0x560df4437bf0 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a498;
L_0x560df4437df0 .cmp/eq 32, L_0x560df4437bf0, L_0x7fe98103a4e0;
L_0x560df4438000 .part v0x560df4425200_0, 0, 6;
L_0x560df44380a0 .cmp/eq 6, L_0x560df4438000, L_0x7fe98103a528;
L_0x560df4438420 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a570;
L_0x560df4438510 .cmp/eq 32, L_0x560df4438420, L_0x7fe98103a5b8;
L_0x560df4438740 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a600;
L_0x560df4438830 .cmp/eq 32, L_0x560df4438740, L_0x7fe98103a648;
L_0x560df4438c00 .concat [ 6 26 0 0], L_0x560df4425630, L_0x7fe98103a690;
L_0x560df4438cf0 .cmp/eq 32, L_0x560df4438c00, L_0x7fe98103a6d8;
L_0x560df4438f40 .part v0x560df4425200_0, 0, 6;
L_0x560df4438fe0 .cmp/eq 6, L_0x560df4438f40, L_0x7fe98103a720;
L_0x560df4439240 .part v0x560df4425200_0, 0, 6;
L_0x560df44392e0 .cmp/eq 6, L_0x560df4439240, L_0x7fe98103a768;
L_0x560df4439680 .part L_0x560df44256d0, 3, 2;
L_0x560df4439770 .cmp/eq 2, L_0x560df4439680, L_0x7fe98103a7b0;
L_0x560df44399f0 .cmp/eq 6, L_0x560df44256d0, L_0x7fe98103a7f8;
L_0x560df4439bf0 .cmp/eq 6, L_0x560df44256d0, L_0x7fe98103a840;
L_0x560df443a050 .cmp/eq 6, L_0x560df44256d0, L_0x7fe98103a888;
L_0x560df4439ef0 .cmp/eq 6, L_0x560df44256d0, L_0x7fe98103a8d0;
L_0x560df443a520 .functor MUXZ 1, L_0x7fe98103a918, L_0x560df4436e30, L_0x560df443efb0, C4<>;
L_0x560df443a8d0 .part v0x560df4425200_0, 21, 5;
L_0x560df443ab30 .part v0x560df4425200_0, 16, 5;
L_0x560df443ac20 .part v0x560df4425200_0, 11, 5;
L_0x560df443ae40 .part v0x560df4425200_0, 16, 5;
L_0x560df443aee0 .functor MUXZ 5, L_0x560df443ae40, L_0x560df443ac20, L_0x560df43fbac0, C4<>;
L_0x560df443b200 .functor MUXZ 5, L_0x560df443aee0, L_0x7fe98103a960, L_0x560df4437a20, C4<>;
L_0x560df443b5e0 .arith/sum 32, L_0x560df443de40, L_0x7fe98103a9a8;
L_0x560df443b890 .functor MUXZ 32, v0x560df44185f0_0, v0x560df4424e30_0, L_0x560df43ff100, C4<>;
L_0x560df443ba20 .functor MUXZ 32, L_0x560df443b890, v0x560df441a0d0_0, L_0x560df443a460, C4<>;
L_0x560df443bd60 .functor MUXZ 32, L_0x560df443ba20, v0x560df4419880_0, L_0x560df443a140, C4<>;
L_0x560df443bef0 .functor MUXZ 32, L_0x560df443bd60, L_0x560df443b5e0, L_0x560df443b4a0, C4<>;
L_0x560df443de40 .arith/sum 32, v0x560df44191c0_0, L_0x7fe98103aac8;
L_0x560df443e040 .part v0x560df4425200_0, 0, 16;
L_0x560df443e2b0 .concat [ 16 2 0 0], L_0x560df443e040, L_0x7fe98103ab10;
L_0x560df443e3f0 .part L_0x560df443e2b0, 0, 16;
L_0x560df443e6c0 .concat [ 2 16 0 0], L_0x7fe98103ab58, L_0x560df443e3f0;
L_0x560df443e800 .part L_0x560df443e6c0, 17, 1;
L_0x560df443eae0 .functor MUXZ 14, L_0x7fe98103abe8, L_0x7fe98103aba0, L_0x560df443e800, C4<>;
L_0x560df443ec70 .concat [ 18 14 0 0], L_0x560df443e6c0, L_0x560df443eae0;
S_0x560df43f54a0 .scope module, "cpu_alu" "alu" 5 158, 6 1 0, S_0x560df43e3120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560df4417650_0 .net *"_ivl_10", 15 0, L_0x560df443d540;  1 drivers
L_0x7fe98103aa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560df4417750_0 .net/2u *"_ivl_14", 15 0, L_0x7fe98103aa80;  1 drivers
v0x560df4417830_0 .net *"_ivl_17", 15 0, L_0x560df443d7b0;  1 drivers
v0x560df44178f0_0 .net *"_ivl_5", 0 0, L_0x560df443ce20;  1 drivers
v0x560df44179d0_0 .net *"_ivl_6", 15 0, L_0x560df443cec0;  1 drivers
v0x560df4417b00_0 .net *"_ivl_9", 15 0, L_0x560df443d290;  1 drivers
v0x560df4417be0_0 .net "addr_rt", 4 0, L_0x560df443dae0;  1 drivers
v0x560df4417cc0_0 .var "b_flag", 0 0;
v0x560df4417d80_0 .net "funct", 5 0, L_0x560df443cd80;  1 drivers
v0x560df4417ef0_0 .var "hi", 31 0;
v0x560df4417fd0_0 .net "instructionword", 31 0, v0x560df4425200_0;  alias, 1 drivers
v0x560df44180b0_0 .var "lo", 31 0;
v0x560df4418190_0 .var "memaddroffset", 31 0;
v0x560df4418270_0 .var "multresult", 63 0;
v0x560df4418350_0 .net "op1", 31 0, L_0x560df443c930;  alias, 1 drivers
v0x560df4418430_0 .net "op2", 31 0, L_0x560df443ca80;  alias, 1 drivers
v0x560df4418510_0 .net "opcode", 5 0, L_0x560df443cce0;  1 drivers
v0x560df44185f0_0 .var "result", 31 0;
v0x560df44186d0_0 .net "shamt", 4 0, L_0x560df443d9e0;  1 drivers
v0x560df44187b0_0 .net/s "sign_op1", 31 0, L_0x560df443c930;  alias, 1 drivers
v0x560df4418870_0 .net/s "sign_op2", 31 0, L_0x560df443ca80;  alias, 1 drivers
v0x560df4418910_0 .net "simmediatedata", 31 0, L_0x560df443d620;  1 drivers
v0x560df44189d0_0 .net "simmediatedatas", 31 0, L_0x560df443d620;  alias, 1 drivers
v0x560df4418a90_0 .net "uimmediatedata", 31 0, L_0x560df443d8a0;  1 drivers
v0x560df4418b50_0 .net "unsign_op1", 31 0, L_0x560df443c930;  alias, 1 drivers
v0x560df4418c10_0 .net "unsign_op2", 31 0, L_0x560df443ca80;  alias, 1 drivers
v0x560df4418d20_0 .var "unsigned_result", 31 0;
E_0x560df43477b0/0 .event anyedge, v0x560df4418510_0, v0x560df4417d80_0, v0x560df4418430_0, v0x560df44186d0_0;
E_0x560df43477b0/1 .event anyedge, v0x560df4418350_0, v0x560df4418270_0, v0x560df4417be0_0, v0x560df4418910_0;
E_0x560df43477b0/2 .event anyedge, v0x560df4418a90_0, v0x560df4418d20_0;
E_0x560df43477b0 .event/or E_0x560df43477b0/0, E_0x560df43477b0/1, E_0x560df43477b0/2;
L_0x560df443cce0 .part v0x560df4425200_0, 26, 6;
L_0x560df443cd80 .part v0x560df4425200_0, 0, 6;
L_0x560df443ce20 .part v0x560df4425200_0, 15, 1;
LS_0x560df443cec0_0_0 .concat [ 1 1 1 1], L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20;
LS_0x560df443cec0_0_4 .concat [ 1 1 1 1], L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20;
LS_0x560df443cec0_0_8 .concat [ 1 1 1 1], L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20;
LS_0x560df443cec0_0_12 .concat [ 1 1 1 1], L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20, L_0x560df443ce20;
L_0x560df443cec0 .concat [ 4 4 4 4], LS_0x560df443cec0_0_0, LS_0x560df443cec0_0_4, LS_0x560df443cec0_0_8, LS_0x560df443cec0_0_12;
L_0x560df443d290 .part v0x560df4425200_0, 0, 16;
L_0x560df443d540 .concat [ 16 0 0 0], L_0x560df443d290;
L_0x560df443d620 .concat [ 16 16 0 0], L_0x560df443d540, L_0x560df443cec0;
L_0x560df443d7b0 .part v0x560df4425200_0, 0, 16;
L_0x560df443d8a0 .concat [ 16 16 0 0], L_0x560df443d7b0, L_0x7fe98103aa80;
L_0x560df443d9e0 .part v0x560df4425200_0, 6, 5;
L_0x560df443dae0 .part v0x560df4425200_0, 16, 5;
S_0x560df4418f50 .scope module, "cpu_pc" "pc" 5 235, 7 1 0, S_0x560df43e3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560df4419100_0 .net "clk", 0 0, v0x560df4424b10_0;  alias, 1 drivers
v0x560df44191c0_0 .var "curr_addr", 31 0;
v0x560df44192a0_0 .net "enable", 0 0, L_0x560df443f130;  alias, 1 drivers
v0x560df4419340_0 .net "next_addr", 31 0, v0x560df4423a70_0;  1 drivers
v0x560df4419420_0 .net "reset", 0 0, v0x560df4425390_0;  alias, 1 drivers
S_0x560df44195d0 .scope module, "hi" "hl_reg" 5 185, 8 1 0, S_0x560df43e3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560df44197b0_0 .net "clk", 0 0, v0x560df4424b10_0;  alias, 1 drivers
v0x560df4419880_0 .var "data", 31 0;
v0x560df4419940_0 .net "data_in", 31 0, v0x560df4417ef0_0;  alias, 1 drivers
v0x560df4419a40_0 .net "data_out", 31 0, v0x560df4419880_0;  alias, 1 drivers
v0x560df4419b00_0 .net "enable", 0 0, L_0x560df443dbf0;  alias, 1 drivers
v0x560df4419c10_0 .net "reset", 0 0, v0x560df4425390_0;  alias, 1 drivers
S_0x560df4419d60 .scope module, "lo" "hl_reg" 5 177, 8 1 0, S_0x560df43e3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560df4419fc0_0 .net "clk", 0 0, v0x560df4424b10_0;  alias, 1 drivers
v0x560df441a0d0_0 .var "data", 31 0;
v0x560df441a1b0_0 .net "data_in", 31 0, v0x560df44180b0_0;  alias, 1 drivers
v0x560df441a280_0 .net "data_out", 31 0, v0x560df441a0d0_0;  alias, 1 drivers
v0x560df441a340_0 .net "enable", 0 0, L_0x560df443dbf0;  alias, 1 drivers
v0x560df441a430_0 .net "reset", 0 0, v0x560df4425390_0;  alias, 1 drivers
S_0x560df441a5a0 .scope module, "register" "regfile" 5 124, 9 1 0, S_0x560df43e3120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560df443b680 .functor BUFZ 32, L_0x560df443c290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560df443c6f0 .functor BUFZ 32, L_0x560df443c510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560df441b320_2 .array/port v0x560df441b320, 2;
L_0x560df443c800 .functor BUFZ 32, v0x560df441b320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560df441a7d0_0 .net *"_ivl_0", 31 0, L_0x560df443c290;  1 drivers
v0x560df441a8d0_0 .net *"_ivl_10", 6 0, L_0x560df443c5b0;  1 drivers
L_0x7fe98103aa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560df441a9b0_0 .net *"_ivl_13", 1 0, L_0x7fe98103aa38;  1 drivers
v0x560df441aa70_0 .net *"_ivl_2", 6 0, L_0x560df443c330;  1 drivers
L_0x7fe98103a9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560df441ab50_0 .net *"_ivl_5", 1 0, L_0x7fe98103a9f0;  1 drivers
v0x560df441ac80_0 .net *"_ivl_8", 31 0, L_0x560df443c510;  1 drivers
v0x560df441ad60_0 .net "r_clk", 0 0, v0x560df4424b10_0;  alias, 1 drivers
v0x560df441ae00_0 .net "r_clk_enable", 0 0, v0x560df4424bb0_0;  alias, 1 drivers
v0x560df441aec0_0 .net "read_data1", 31 0, L_0x560df443b680;  alias, 1 drivers
v0x560df441afa0_0 .net "read_data2", 31 0, L_0x560df443c6f0;  alias, 1 drivers
v0x560df441b080_0 .net "read_reg1", 4 0, L_0x560df443a8d0;  alias, 1 drivers
v0x560df441b160_0 .net "read_reg2", 4 0, L_0x560df443ab30;  alias, 1 drivers
v0x560df441b240_0 .net "register_v0", 31 0, L_0x560df443c800;  alias, 1 drivers
v0x560df441b320 .array "registers", 0 31, 31 0;
v0x560df441b8f0_0 .net "reset", 0 0, v0x560df4425390_0;  alias, 1 drivers
v0x560df441b990_0 .net "write_control", 0 0, L_0x560df443b390;  alias, 1 drivers
v0x560df441ba50_0 .net "write_data", 31 0, L_0x560df443bef0;  alias, 1 drivers
v0x560df441bc40_0 .net "write_reg", 4 0, L_0x560df443b200;  alias, 1 drivers
L_0x560df443c290 .array/port v0x560df441b320, L_0x560df443c330;
L_0x560df443c330 .concat [ 5 2 0 0], L_0x560df443a8d0, L_0x7fe98103a9f0;
L_0x560df443c510 .array/port v0x560df441b320, L_0x560df443c5b0;
L_0x560df443c5b0 .concat [ 5 2 0 0], L_0x560df443ab30, L_0x7fe98103aa38;
S_0x560df43e2920 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fe981086438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560df4425430_0 .net "instr_address", 31 0, o0x7fe981086438;  0 drivers
v0x560df44254f0_0 .var "instr_readdata", 31 0;
    .scope S_0x560df441a5a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560df441b320, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560df441a5a0;
T_1 ;
    %wait E_0x560df436f2b0;
    %load/vec4 v0x560df441b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560df441ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560df441b990_0;
    %load/vec4 v0x560df441bc40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560df441ba50_0;
    %load/vec4 v0x560df441bc40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560df441b320, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560df43f54a0;
T_2 ;
    %wait E_0x560df43477b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %load/vec4 v0x560df4418510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560df4417d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x560df4418870_0;
    %ix/getv 4, v0x560df44186d0_0;
    %shiftl 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x560df4418870_0;
    %ix/getv 4, v0x560df44186d0_0;
    %shiftr 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x560df4418870_0;
    %ix/getv 4, v0x560df44186d0_0;
    %shiftr/s 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x560df4418870_0;
    %load/vec4 v0x560df4418b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x560df4418870_0;
    %load/vec4 v0x560df4418b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x560df4418870_0;
    %load/vec4 v0x560df4418b50_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x560df44187b0_0;
    %pad/s 64;
    %load/vec4 v0x560df4418870_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560df4418270_0, 0, 64;
    %load/vec4 v0x560df4418270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560df4417ef0_0, 0, 32;
    %load/vec4 v0x560df4418270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560df44180b0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x560df4418b50_0;
    %pad/u 64;
    %load/vec4 v0x560df4418c10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560df4418270_0, 0, 64;
    %load/vec4 v0x560df4418270_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560df4417ef0_0, 0, 32;
    %load/vec4 v0x560df4418270_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560df44180b0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418870_0;
    %mod/s;
    %store/vec4 v0x560df4417ef0_0, 0, 32;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418870_0;
    %div/s;
    %store/vec4 v0x560df44180b0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %mod;
    %store/vec4 v0x560df4417ef0_0, 0, 32;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %div;
    %store/vec4 v0x560df44180b0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x560df4418350_0;
    %store/vec4 v0x560df4417ef0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x560df4418350_0;
    %store/vec4 v0x560df44180b0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418870_0;
    %add;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %add;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %sub;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %and;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %or;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %xor;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %or;
    %inv;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560df4417be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418870_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418430_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560df44187b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4417cc0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df44189d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418a90_0;
    %and;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418a90_0;
    %or;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560df4418b50_0;
    %load/vec4 v0x560df4418a90_0;
    %xor;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560df4418a90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560df4418d20_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560df44187b0_0;
    %load/vec4 v0x560df4418910_0;
    %add;
    %store/vec4 v0x560df4418190_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x560df4418d20_0;
    %store/vec4 v0x560df44185f0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560df4419d60;
T_3 ;
    %wait E_0x560df436f2b0;
    %load/vec4 v0x560df441a430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560df441a0d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560df441a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560df441a1b0_0;
    %assign/vec4 v0x560df441a0d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560df44195d0;
T_4 ;
    %wait E_0x560df436f2b0;
    %load/vec4 v0x560df4419c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560df4419880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560df4419b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560df4419940_0;
    %assign/vec4 v0x560df4419880_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560df4418f50;
T_5 ;
    %wait E_0x560df436f2b0;
    %load/vec4 v0x560df4419420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560df44191c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560df44192a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560df4419340_0;
    %assign/vec4 v0x560df44191c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560df43e3120;
T_6 ;
    %wait E_0x560df436f2b0;
    %vpi_call/w 5 115 "$display", "reset=%h", v0x560df44244d0_0 {0 0 0};
    %vpi_call/w 5 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560df4422660_0, v0x560df4421560_0, v0x560df44240b0_0 {0 0 0};
    %vpi_call/w 5 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560df4423da0_0, v0x560df4423f40_0 {0 0 0};
    %vpi_call/w 5 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560df4423cd0_0, v0x560df4423e70_0 {0 0 0};
    %vpi_call/w 5 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560df4424170_0, v0x560df4424600_0, v0x560df4424330_0 {0 0 0};
    %vpi_call/w 5 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560df44239b0_0, v0x560df4424770_0, v0x560df44246d0_0, v0x560df4422ac0_0, v0x560df4422330_0 {0 0 0};
    %vpi_call/w 5 121 "$display", "pc=%h", v0x560df4421c80_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560df43e3120;
T_7 ;
    %wait E_0x560df4370d70;
    %load/vec4 v0x560df4421860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560df4421d70_0;
    %load/vec4 v0x560df44219c0_0;
    %add;
    %store/vec4 v0x560df4423a70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560df4422720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560df4421d70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560df4422660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560df4423a70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560df44227c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560df4423cd0_0;
    %store/vec4 v0x560df4423a70_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560df4421d70_0;
    %store/vec4 v0x560df4423a70_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560df43e3120;
T_8 ;
    %wait E_0x560df436f2b0;
    %load/vec4 v0x560df44244d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4421be0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560df4421c80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560df4421be0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560df43d0030;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4424b10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560df4424b10_0;
    %inv;
    %store/vec4 v0x560df4424b10_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560df43d0030;
T_10 ;
    %fork t_1, S_0x560df43e2cf0;
    %jmp t_0;
    .scope S_0x560df43e2cf0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4425390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560df4424bb0_0, 0, 1;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560df4425390_0, 0, 1;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560df44169a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560df4424e30_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560df4416c90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4416f30_0, 0, 5;
    %load/vec4 v0x560df44169a0_0;
    %store/vec4 v0x560df4417010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560df4416a80_0, 0, 16;
    %load/vec4 v0x560df4416c90_0;
    %load/vec4 v0x560df4416f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4417010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4416a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560df4416bb0_0, 0, 32;
    %load/vec4 v0x560df4416bb0_0;
    %store/vec4 v0x560df4425200_0, 0, 32;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %load/vec4 v0x560df4424f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x560df4424d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x560df4424e30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x560df4424e30_0, 0, 32;
    %load/vec4 v0x560df44169a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560df44169a0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560df44169a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x560df44171d0_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560df4416c90_0, 0, 6;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x560df44168e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df44170f0_0, 0, 5;
    %load/vec4 v0x560df44169a0_0;
    %store/vec4 v0x560df4416f30_0, 0, 5;
    %load/vec4 v0x560df44169a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560df4417010_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4416e50_0, 0, 5;
    %load/vec4 v0x560df4416c90_0;
    %load/vec4 v0x560df4416f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4417010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4416e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44170f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44168e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560df4416d70_0, 0, 32;
    %load/vec4 v0x560df4416d70_0;
    %store/vec4 v0x560df4425200_0, 0, 32;
    %load/vec4 v0x560df44171d0_0;
    %load/vec4 v0x560df44171d0_0;
    %addi 3703181876, 0, 32;
    %div/s;
    %store/vec4 v0x560df4416700_0, 0, 32;
    %load/vec4 v0x560df44171d0_0;
    %load/vec4 v0x560df44171d0_0;
    %addi 3703181876, 0, 32;
    %mod/s;
    %store/vec4 v0x560df4416800_0, 0, 32;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560df4416c90_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x560df44168e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df44170f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4416f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4417010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560df4416e50_0, 0, 5;
    %load/vec4 v0x560df4416c90_0;
    %load/vec4 v0x560df4416f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4417010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4416e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44170f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44168e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560df4416d70_0, 0, 32;
    %load/vec4 v0x560df4416d70_0;
    %store/vec4 v0x560df4425200_0, 0, 32;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %load/vec4 v0x560df44252a0_0;
    %load/vec4 v0x560df4416700_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 116 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560df4416700_0, v0x560df44252a0_0 {0 0 0};
T_10.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x560df4416c90_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x560df44168e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df44170f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4416f30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560df4417010_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560df4416e50_0, 0, 5;
    %load/vec4 v0x560df4416c90_0;
    %load/vec4 v0x560df4416f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4417010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df4416e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44170f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560df44168e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560df4416d70_0, 0, 32;
    %load/vec4 v0x560df4416d70_0;
    %store/vec4 v0x560df4425200_0, 0, 32;
    %wait E_0x560df436f2b0;
    %delay 2, 0;
    %load/vec4 v0x560df44252a0_0;
    %load/vec4 v0x560df4416800_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 130 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x560df4416800_0, v0x560df44252a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x560df44171d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x560df44171d0_0, 0, 32;
    %load/vec4 v0x560df44169a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x560df44169a0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x560df43d0030;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/div_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/instruction_ram.v";
