 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:59:03 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          2.04
  Critical Path Slack:          -0.81
  Critical Path Clk Period:      1.38
  Total Negative Slack:        -46.07
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1754
  Buf/Inv Cell Count:             258
  Buf Cell Count:                  22
  Inv Cell Count:                 236
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1559
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3214.413323
  Noncombinational Area:  1290.543274
  Buf/Inv Area:            365.967363
  Total Buffer Area:            58.20
  Total Inverter Area:         307.77
  Macro/Black Box Area:      0.000000
  Net Area:               1083.103958
  -----------------------------------
  Cell Area:              4504.956597
  Design Area:            5588.060555


  Design Rules
  -----------------------------------
  Total Number of Nets:          1999
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.34
  Logic Optimization:                  3.47
  Mapping Optimization:               49.74
  -----------------------------------------
  Overall Compile Time:               62.46
  Overall Compile Wall Clock Time:    63.33

  --------------------------------------------------------------------

  Design  WNS: 0.81  TNS: 46.07  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
