	pcie u0 (
		.coreclkout_hip           (_connected_to_coreclkout_hip_),           //  output,    width = 1,    coreclkout_hip.clk
		.refclk                   (_connected_to_refclk_),                   //   input,    width = 1,            refclk.clk
		.npor                     (_connected_to_npor_),                     //   input,    width = 1,              npor.npor
		.pin_perst                (_connected_to_pin_perst_),                //   input,    width = 1,                  .pin_perst
		.app_nreset_status        (_connected_to_app_nreset_status_),        //  output,    width = 1, app_nreset_status.reset_n
		.test_in                  (_connected_to_test_in_),                  //   input,   width = 32,          hip_ctrl.test_in
		.simu_mode_pipe           (_connected_to_simu_mode_pipe_),           //   input,    width = 1,                  .simu_mode_pipe
		.sim_pipe_pclk_in         (_connected_to_sim_pipe_pclk_in_),         //   input,    width = 1,          hip_pipe.sim_pipe_pclk_in
		.sim_pipe_rate            (_connected_to_sim_pipe_rate_),            //  output,    width = 2,                  .sim_pipe_rate
		.sim_ltssmstate           (_connected_to_sim_ltssmstate_),           //  output,    width = 5,                  .sim_ltssmstate
		.eidleinfersel0           (_connected_to_eidleinfersel0_),           //  output,    width = 3,                  .eidleinfersel0
		.eidleinfersel1           (_connected_to_eidleinfersel1_),           //  output,    width = 3,                  .eidleinfersel1
		.eidleinfersel2           (_connected_to_eidleinfersel2_),           //  output,    width = 3,                  .eidleinfersel2
		.eidleinfersel3           (_connected_to_eidleinfersel3_),           //  output,    width = 3,                  .eidleinfersel3
		.powerdown0               (_connected_to_powerdown0_),               //  output,    width = 2,                  .powerdown0
		.powerdown1               (_connected_to_powerdown1_),               //  output,    width = 2,                  .powerdown1
		.powerdown2               (_connected_to_powerdown2_),               //  output,    width = 2,                  .powerdown2
		.powerdown3               (_connected_to_powerdown3_),               //  output,    width = 2,                  .powerdown3
		.rxpolarity0              (_connected_to_rxpolarity0_),              //  output,    width = 1,                  .rxpolarity0
		.rxpolarity1              (_connected_to_rxpolarity1_),              //  output,    width = 1,                  .rxpolarity1
		.rxpolarity2              (_connected_to_rxpolarity2_),              //  output,    width = 1,                  .rxpolarity2
		.rxpolarity3              (_connected_to_rxpolarity3_),              //  output,    width = 1,                  .rxpolarity3
		.txcompl0                 (_connected_to_txcompl0_),                 //  output,    width = 1,                  .txcompl0
		.txcompl1                 (_connected_to_txcompl1_),                 //  output,    width = 1,                  .txcompl1
		.txcompl2                 (_connected_to_txcompl2_),                 //  output,    width = 1,                  .txcompl2
		.txcompl3                 (_connected_to_txcompl3_),                 //  output,    width = 1,                  .txcompl3
		.txdata0                  (_connected_to_txdata0_),                  //  output,   width = 32,                  .txdata0
		.txdata1                  (_connected_to_txdata1_),                  //  output,   width = 32,                  .txdata1
		.txdata2                  (_connected_to_txdata2_),                  //  output,   width = 32,                  .txdata2
		.txdata3                  (_connected_to_txdata3_),                  //  output,   width = 32,                  .txdata3
		.txdatak0                 (_connected_to_txdatak0_),                 //  output,    width = 4,                  .txdatak0
		.txdatak1                 (_connected_to_txdatak1_),                 //  output,    width = 4,                  .txdatak1
		.txdatak2                 (_connected_to_txdatak2_),                 //  output,    width = 4,                  .txdatak2
		.txdatak3                 (_connected_to_txdatak3_),                 //  output,    width = 4,                  .txdatak3
		.txdetectrx0              (_connected_to_txdetectrx0_),              //  output,    width = 1,                  .txdetectrx0
		.txdetectrx1              (_connected_to_txdetectrx1_),              //  output,    width = 1,                  .txdetectrx1
		.txdetectrx2              (_connected_to_txdetectrx2_),              //  output,    width = 1,                  .txdetectrx2
		.txdetectrx3              (_connected_to_txdetectrx3_),              //  output,    width = 1,                  .txdetectrx3
		.txelecidle0              (_connected_to_txelecidle0_),              //  output,    width = 1,                  .txelecidle0
		.txelecidle1              (_connected_to_txelecidle1_),              //  output,    width = 1,                  .txelecidle1
		.txelecidle2              (_connected_to_txelecidle2_),              //  output,    width = 1,                  .txelecidle2
		.txelecidle3              (_connected_to_txelecidle3_),              //  output,    width = 1,                  .txelecidle3
		.txdeemph0                (_connected_to_txdeemph0_),                //  output,    width = 1,                  .txdeemph0
		.txdeemph1                (_connected_to_txdeemph1_),                //  output,    width = 1,                  .txdeemph1
		.txdeemph2                (_connected_to_txdeemph2_),                //  output,    width = 1,                  .txdeemph2
		.txdeemph3                (_connected_to_txdeemph3_),                //  output,    width = 1,                  .txdeemph3
		.txmargin0                (_connected_to_txmargin0_),                //  output,    width = 3,                  .txmargin0
		.txmargin1                (_connected_to_txmargin1_),                //  output,    width = 3,                  .txmargin1
		.txmargin2                (_connected_to_txmargin2_),                //  output,    width = 3,                  .txmargin2
		.txmargin3                (_connected_to_txmargin3_),                //  output,    width = 3,                  .txmargin3
		.txswing0                 (_connected_to_txswing0_),                 //  output,    width = 1,                  .txswing0
		.txswing1                 (_connected_to_txswing1_),                 //  output,    width = 1,                  .txswing1
		.txswing2                 (_connected_to_txswing2_),                 //  output,    width = 1,                  .txswing2
		.txswing3                 (_connected_to_txswing3_),                 //  output,    width = 1,                  .txswing3
		.phystatus0               (_connected_to_phystatus0_),               //   input,    width = 1,                  .phystatus0
		.phystatus1               (_connected_to_phystatus1_),               //   input,    width = 1,                  .phystatus1
		.phystatus2               (_connected_to_phystatus2_),               //   input,    width = 1,                  .phystatus2
		.phystatus3               (_connected_to_phystatus3_),               //   input,    width = 1,                  .phystatus3
		.rxdata0                  (_connected_to_rxdata0_),                  //   input,   width = 32,                  .rxdata0
		.rxdata1                  (_connected_to_rxdata1_),                  //   input,   width = 32,                  .rxdata1
		.rxdata2                  (_connected_to_rxdata2_),                  //   input,   width = 32,                  .rxdata2
		.rxdata3                  (_connected_to_rxdata3_),                  //   input,   width = 32,                  .rxdata3
		.rxdatak0                 (_connected_to_rxdatak0_),                 //   input,    width = 4,                  .rxdatak0
		.rxdatak1                 (_connected_to_rxdatak1_),                 //   input,    width = 4,                  .rxdatak1
		.rxdatak2                 (_connected_to_rxdatak2_),                 //   input,    width = 4,                  .rxdatak2
		.rxdatak3                 (_connected_to_rxdatak3_),                 //   input,    width = 4,                  .rxdatak3
		.rxelecidle0              (_connected_to_rxelecidle0_),              //   input,    width = 1,                  .rxelecidle0
		.rxelecidle1              (_connected_to_rxelecidle1_),              //   input,    width = 1,                  .rxelecidle1
		.rxelecidle2              (_connected_to_rxelecidle2_),              //   input,    width = 1,                  .rxelecidle2
		.rxelecidle3              (_connected_to_rxelecidle3_),              //   input,    width = 1,                  .rxelecidle3
		.rxstatus0                (_connected_to_rxstatus0_),                //   input,    width = 3,                  .rxstatus0
		.rxstatus1                (_connected_to_rxstatus1_),                //   input,    width = 3,                  .rxstatus1
		.rxstatus2                (_connected_to_rxstatus2_),                //   input,    width = 3,                  .rxstatus2
		.rxstatus3                (_connected_to_rxstatus3_),                //   input,    width = 3,                  .rxstatus3
		.rxvalid0                 (_connected_to_rxvalid0_),                 //   input,    width = 1,                  .rxvalid0
		.rxvalid1                 (_connected_to_rxvalid1_),                 //   input,    width = 1,                  .rxvalid1
		.rxvalid2                 (_connected_to_rxvalid2_),                 //   input,    width = 1,                  .rxvalid2
		.rxvalid3                 (_connected_to_rxvalid3_),                 //   input,    width = 1,                  .rxvalid3
		.rxdataskip0              (_connected_to_rxdataskip0_),              //   input,    width = 1,                  .rxdataskip0
		.rxdataskip1              (_connected_to_rxdataskip1_),              //   input,    width = 1,                  .rxdataskip1
		.rxdataskip2              (_connected_to_rxdataskip2_),              //   input,    width = 1,                  .rxdataskip2
		.rxdataskip3              (_connected_to_rxdataskip3_),              //   input,    width = 1,                  .rxdataskip3
		.rxblkst0                 (_connected_to_rxblkst0_),                 //   input,    width = 1,                  .rxblkst0
		.rxblkst1                 (_connected_to_rxblkst1_),                 //   input,    width = 1,                  .rxblkst1
		.rxblkst2                 (_connected_to_rxblkst2_),                 //   input,    width = 1,                  .rxblkst2
		.rxblkst3                 (_connected_to_rxblkst3_),                 //   input,    width = 1,                  .rxblkst3
		.rxsynchd0                (_connected_to_rxsynchd0_),                //   input,    width = 2,                  .rxsynchd0
		.rxsynchd1                (_connected_to_rxsynchd1_),                //   input,    width = 2,                  .rxsynchd1
		.rxsynchd2                (_connected_to_rxsynchd2_),                //   input,    width = 2,                  .rxsynchd2
		.rxsynchd3                (_connected_to_rxsynchd3_),                //   input,    width = 2,                  .rxsynchd3
		.currentcoeff0            (_connected_to_currentcoeff0_),            //  output,   width = 18,                  .currentcoeff0
		.currentcoeff1            (_connected_to_currentcoeff1_),            //  output,   width = 18,                  .currentcoeff1
		.currentcoeff2            (_connected_to_currentcoeff2_),            //  output,   width = 18,                  .currentcoeff2
		.currentcoeff3            (_connected_to_currentcoeff3_),            //  output,   width = 18,                  .currentcoeff3
		.currentrxpreset0         (_connected_to_currentrxpreset0_),         //  output,    width = 3,                  .currentrxpreset0
		.currentrxpreset1         (_connected_to_currentrxpreset1_),         //  output,    width = 3,                  .currentrxpreset1
		.currentrxpreset2         (_connected_to_currentrxpreset2_),         //  output,    width = 3,                  .currentrxpreset2
		.currentrxpreset3         (_connected_to_currentrxpreset3_),         //  output,    width = 3,                  .currentrxpreset3
		.txsynchd0                (_connected_to_txsynchd0_),                //  output,    width = 2,                  .txsynchd0
		.txsynchd1                (_connected_to_txsynchd1_),                //  output,    width = 2,                  .txsynchd1
		.txsynchd2                (_connected_to_txsynchd2_),                //  output,    width = 2,                  .txsynchd2
		.txsynchd3                (_connected_to_txsynchd3_),                //  output,    width = 2,                  .txsynchd3
		.txblkst0                 (_connected_to_txblkst0_),                 //  output,    width = 1,                  .txblkst0
		.txblkst1                 (_connected_to_txblkst1_),                 //  output,    width = 1,                  .txblkst1
		.txblkst2                 (_connected_to_txblkst2_),                 //  output,    width = 1,                  .txblkst2
		.txblkst3                 (_connected_to_txblkst3_),                 //  output,    width = 1,                  .txblkst3
		.txdataskip0              (_connected_to_txdataskip0_),              //  output,    width = 1,                  .txdataskip0
		.txdataskip1              (_connected_to_txdataskip1_),              //  output,    width = 1,                  .txdataskip1
		.txdataskip2              (_connected_to_txdataskip2_),              //  output,    width = 1,                  .txdataskip2
		.txdataskip3              (_connected_to_txdataskip3_),              //  output,    width = 1,                  .txdataskip3
		.rate0                    (_connected_to_rate0_),                    //  output,    width = 2,                  .rate0
		.rate1                    (_connected_to_rate1_),                    //  output,    width = 2,                  .rate1
		.rate2                    (_connected_to_rate2_),                    //  output,    width = 2,                  .rate2
		.rate3                    (_connected_to_rate3_),                    //  output,    width = 2,                  .rate3
		.rx_in0                   (_connected_to_rx_in0_),                   //   input,    width = 1,        hip_serial.rx_in0
		.rx_in1                   (_connected_to_rx_in1_),                   //   input,    width = 1,                  .rx_in1
		.rx_in2                   (_connected_to_rx_in2_),                   //   input,    width = 1,                  .rx_in2
		.rx_in3                   (_connected_to_rx_in3_),                   //   input,    width = 1,                  .rx_in3
		.tx_out0                  (_connected_to_tx_out0_),                  //  output,    width = 1,                  .tx_out0
		.tx_out1                  (_connected_to_tx_out1_),                  //  output,    width = 1,                  .tx_out1
		.tx_out2                  (_connected_to_tx_out2_),                  //  output,    width = 1,                  .tx_out2
		.tx_out3                  (_connected_to_tx_out3_),                  //  output,    width = 1,                  .tx_out3
		.msi_intfc_o              (_connected_to_msi_intfc_o_),              //  output,   width = 82,         msi_intfc.msi_intfc
		.msi_control_o            (_connected_to_msi_control_o_),            //  output,   width = 16,       msi_control.msi_control
		.msix_intfc_o             (_connected_to_msix_intfc_o_),             //  output,   width = 16,        msix_intfc.msix_intfc
		.intx_req_i               (_connected_to_intx_req_i_),               //   input,    width = 1,        intx_intfc.intx_req
		.intx_ack_o               (_connected_to_intx_ack_o_),               //  output,    width = 1,                  .intx_ack
		.txs_address_i            (_connected_to_txs_address_i_),            //   input,   width = 64,               txs.address
		.txs_chipselect_i         (_connected_to_txs_chipselect_i_),         //   input,    width = 1,                  .chipselect
		.txs_byteenable_i         (_connected_to_txs_byteenable_i_),         //   input,   width = 16,                  .byteenable
		.txs_readdata_o           (_connected_to_txs_readdata_o_),           //  output,  width = 128,                  .readdata
		.txs_writedata_i          (_connected_to_txs_writedata_i_),          //   input,  width = 128,                  .writedata
		.txs_read_i               (_connected_to_txs_read_i_),               //   input,    width = 1,                  .read
		.txs_write_i              (_connected_to_txs_write_i_),              //   input,    width = 1,                  .write
		.txs_burstcount_i         (_connected_to_txs_burstcount_i_),         //   input,    width = 6,                  .burstcount
		.txs_readdatavalid_o      (_connected_to_txs_readdatavalid_o_),      //  output,    width = 1,                  .readdatavalid
		.txs_waitrequest_o        (_connected_to_txs_waitrequest_o_),        //  output,    width = 1,                  .waitrequest
		.cra_chipselect_i         (_connected_to_cra_chipselect_i_),         //   input,    width = 1,               cra.chipselect
		.cra_address_i            (_connected_to_cra_address_i_),            //   input,   width = 14,                  .address
		.cra_byteenable_i         (_connected_to_cra_byteenable_i_),         //   input,    width = 4,                  .byteenable
		.cra_read_i               (_connected_to_cra_read_i_),               //   input,    width = 1,                  .read
		.cra_readdata_o           (_connected_to_cra_readdata_o_),           //  output,   width = 32,                  .readdata
		.cra_write_i              (_connected_to_cra_write_i_),              //   input,    width = 1,                  .write
		.cra_writedata_i          (_connected_to_cra_writedata_i_),          //   input,   width = 32,                  .writedata
		.cra_waitrequest_o        (_connected_to_cra_waitrequest_o_),        //  output,    width = 1,                  .waitrequest
		.cra_irq_o                (_connected_to_cra_irq_o_),                //  output,    width = 1,           cra_irq.irq
		.rxm_bar0_address_o       (_connected_to_rxm_bar0_address_o_),       //  output,   width = 64,          rxm_bar0.address
		.rxm_bar0_byteenable_o    (_connected_to_rxm_bar0_byteenable_o_),    //  output,   width = 16,                  .byteenable
		.rxm_bar0_readdata_i      (_connected_to_rxm_bar0_readdata_i_),      //   input,  width = 128,                  .readdata
		.rxm_bar0_writedata_o     (_connected_to_rxm_bar0_writedata_o_),     //  output,  width = 128,                  .writedata
		.rxm_bar0_read_o          (_connected_to_rxm_bar0_read_o_),          //  output,    width = 1,                  .read
		.rxm_bar0_write_o         (_connected_to_rxm_bar0_write_o_),         //  output,    width = 1,                  .write
		.rxm_bar0_burstcount_o    (_connected_to_rxm_bar0_burstcount_o_),    //  output,    width = 6,                  .burstcount
		.rxm_bar0_readdatavalid_i (_connected_to_rxm_bar0_readdatavalid_i_), //   input,    width = 1,                  .readdatavalid
		.rxm_bar0_waitrequest_i   (_connected_to_rxm_bar0_waitrequest_i_),   //   input,    width = 1,                  .waitrequest
		.rxm_bar2_address_o       (_connected_to_rxm_bar2_address_o_),       //  output,   width = 64,          rxm_bar2.address
		.rxm_bar2_byteenable_o    (_connected_to_rxm_bar2_byteenable_o_),    //  output,   width = 16,                  .byteenable
		.rxm_bar2_readdata_i      (_connected_to_rxm_bar2_readdata_i_),      //   input,  width = 128,                  .readdata
		.rxm_bar2_writedata_o     (_connected_to_rxm_bar2_writedata_o_),     //  output,  width = 128,                  .writedata
		.rxm_bar2_read_o          (_connected_to_rxm_bar2_read_o_),          //  output,    width = 1,                  .read
		.rxm_bar2_write_o         (_connected_to_rxm_bar2_write_o_),         //  output,    width = 1,                  .write
		.rxm_bar2_burstcount_o    (_connected_to_rxm_bar2_burstcount_o_),    //  output,    width = 6,                  .burstcount
		.rxm_bar2_readdatavalid_i (_connected_to_rxm_bar2_readdatavalid_i_), //   input,    width = 1,                  .readdatavalid
		.rxm_bar2_waitrequest_i   (_connected_to_rxm_bar2_waitrequest_i_),   //   input,    width = 1,                  .waitrequest
		.rxm_irq_i                (_connected_to_rxm_irq_i_)                 //   input,   width = 16,           rxm_irq.irq
	);

