{"Helge Zinner": [0, ["Application and realization of gateways between conventional automotive and IP/ethernet-based networks", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", "dac", 2011], ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", "dac", 2011]], "Josef Nobauer": [0, ["Application and realization of gateways between conventional automotive and IP/ethernet-based networks", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", "dac", 2011], ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", "dac", 2011]], "Thomas Gallner": [0, ["Application and realization of gateways between conventional automotive and IP/ethernet-based networks", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", "dac", 2011]], "Jochen Seitz": [0, ["Application and realization of gateways between conventional automotive and IP/ethernet-based networks", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", "dac", 2011]], "Thomas Waas": [0, ["Application and realization of gateways between conventional automotive and IP/ethernet-based networks", ["Helge Zinner", "Josef Nobauer", "Thomas Gallner", "Jochen Seitz", "Thomas Waas"], "https://doi.org/10.1145/2024724.2024726", "dac", 2011]], "Hyung-Taek Lim": [0.9997695982456207, ["Challenges in a future IP/ethernet-based in-car network for real-time applications", ["Hyung-Taek Lim", "Lars Volker", "Daniel Herrscher"], "https://doi.org/10.1145/2024724.2024727", "dac", 2011]], "Lars Volker": [0, ["Challenges in a future IP/ethernet-based in-car network for real-time applications", ["Hyung-Taek Lim", "Lars Volker", "Daniel Herrscher"], "https://doi.org/10.1145/2024724.2024727", "dac", 2011]], "Daniel Herrscher": [0, ["Challenges in a future IP/ethernet-based in-car network for real-time applications", ["Hyung-Taek Lim", "Lars Volker", "Daniel Herrscher"], "https://doi.org/10.1145/2024724.2024727", "dac", 2011]], "S. Ramesh": [0, ["Rigorous model-based design & verification flow for in-vehicle software", ["S. Ramesh", "Ambar A. Gadkari"], "https://doi.org/10.1145/2024724.2024728", "dac", 2011]], "Ambar A. Gadkari": [0, ["Rigorous model-based design & verification flow for in-vehicle software", ["S. Ramesh", "Ambar A. Gadkari"], "https://doi.org/10.1145/2024724.2024728", "dac", 2011]], "Zhiwei Qin": [0, ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", "dac", 2011]], "Yi Wang": [0.0003460402149357833, ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", "dac", 2011]], "Duo Liu": [0, ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", "dac", 2011]], "Zili Shao": [0, ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", "dac", 2011]], "Yong Guan": [0, ["MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems", ["Zhiwei Qin", "Yi Wang", "Duo Liu", "Zili Shao", "Yong Guan"], "https://doi.org/10.1145/2024724.2024730", "dac", 2011]], "Li-Pin Chang": [4.403227103466634e-05, ["Plugging versus logging: a new approach to write buffer management for solid-state disks", ["Li-Pin Chang", "You-Chiuan Su"], "https://doi.org/10.1145/2024724.2024731", "dac", 2011]], "You-Chiuan Su": [0, ["Plugging versus logging: a new approach to write buffer management for solid-state disks", ["Li-Pin Chang", "You-Chiuan Su"], "https://doi.org/10.1145/2024724.2024731", "dac", 2011]], "Pei-Han Hsu": [0, ["A version-based strategy for reliability enhancement of flash file systems", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", "dac", 2011]], "Yuan-Hao Chang": [1.506132818462902e-07, ["A version-based strategy for reliability enhancement of flash file systems", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", "dac", 2011]], "Po-Chun Huang": [0, ["A version-based strategy for reliability enhancement of flash file systems", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", "dac", 2011]], "Tei-Wei Kuo": [0, ["A version-based strategy for reliability enhancement of flash file systems", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", "dac", 2011]], "David Hung-Chang Du": [0, ["A version-based strategy for reliability enhancement of flash file systems", ["Pei-Han Hsu", "Yuan-Hao Chang", "Po-Chun Huang", "Tei-Wei Kuo", "David Hung-Chang Du"], "https://doi.org/10.1145/2024724.2024732", "dac", 2011]], "Hung-Wei Tseng": [0, ["Understanding the impact of power loss on flash memory", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2024724.2024733", "dac", 2011]], "Laura M. Grupp": [0, ["Understanding the impact of power loss on flash memory", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2024724.2024733", "dac", 2011]], "Steven Swanson": [0, ["Understanding the impact of power loss on flash memory", ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "https://doi.org/10.1145/2024724.2024733", "dac", 2011]], "Yanzhi Wang": [1.0574650488592852e-07, ["Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification", ["Yanzhi Wang", "Qing Xie", "Ahmed C. Ammari", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024735", "dac", 2011]], "Qing Xie": [0, ["Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification", ["Yanzhi Wang", "Qing Xie", "Ahmed C. Ammari", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024735", "dac", 2011]], "Ahmed C. Ammari": [0, ["Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification", ["Yanzhi Wang", "Qing Xie", "Ahmed C. Ammari", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024735", "dac", 2011]], "Massoud Pedram": [0, ["Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification", ["Yanzhi Wang", "Qing Xie", "Ahmed C. Ammari", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024735", "dac", 2011], ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011], ["Post sign-off leakage power optimization", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", "dac", 2011]], "Chen-Wei Hsu": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Jia-Lu Liao": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Shan-Chien Fang": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Chia-Chien Weng": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Shi-Yu Huang": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011], ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Wen-Tsan Hsieh": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Jen-Chieh Yeh": [0, ["PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs", ["Chen-Wei Hsu", "Jia-Lu Liao", "Shan-Chien Fang", "Chia-Chien Weng", "Shi-Yu Huang", "Wen-Tsan Hsieh", "Jen-Chieh Yeh"], "https://doi.org/10.1145/2024724.2024736", "dac", 2011]], "Donghwa Shin": [0.9275272041559219, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Younghyun Kim": [0.998327910900116, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Naehyuck Chang": [0.999998927116394, ["Dynamic voltage scaling of OLED displays", ["Donghwa Shin", "Younghyun Kim", "Naehyuck Chang", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024737", "dac", 2011]], "Hyunsun Park": [0.9976388067007065, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011]], "Sungjoo Yoo": [1, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011], ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011], ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Sunggu Lee": [0.9173676669597626, ["Power management of hybrid DRAM/PRAM-based main memory", ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "https://doi.org/10.1145/2024724.2024738", "dac", 2011], ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Wing Chiu Tam": [0, ["To DFM or not to DFM?", ["Wing Chiu Tam", "R. D. Shawn Blanton"], "https://doi.org/10.1145/2024724.2024740", "dac", 2011]], "R. D. Shawn Blanton": [0, ["To DFM or not to DFM?", ["Wing Chiu Tam", "R. D. Shawn Blanton"], "https://doi.org/10.1145/2024724.2024740", "dac", 2011]], "Hongbo Zhang": [0, ["Self-aligned double patterning decomposition for overlay minimization and hot spot detection", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024741", "dac", 2011]], "Yuelin Du": [0, ["Self-aligned double patterning decomposition for overlay minimization and hot spot detection", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024741", "dac", 2011]], "Martin D. F. Wong": [0, ["Self-aligned double patterning decomposition for overlay minimization and hot spot detection", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024741", "dac", 2011], ["An optimal algorithm for layer assignment of bus escape routing on PCBs", ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "https://doi.org/10.1145/2024724.2024764", "dac", 2011]], "Rasit Onur Topaloglu": [0, ["Self-aligned double patterning decomposition for overlay minimization and hot spot detection", ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024741", "dac", 2011], ["Applications driving 3D integration and corresponding manufacturing challenges", ["Rasit Onur Topaloglu"], "https://doi.org/10.1145/2024724.2024775", "dac", 2011]], "Miguel Miranda": [0, ["Statistical characterization of standard cells using design of experiments with response surface modeling", ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "https://doi.org/10.1145/2024724.2024742", "dac", 2011]], "Philippe Roussel": [0, ["Statistical characterization of standard cells using design of experiments with response surface modeling", ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "https://doi.org/10.1145/2024724.2024742", "dac", 2011]], "Lucas Brusamarello": [0, ["Statistical characterization of standard cells using design of experiments with response surface modeling", ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "https://doi.org/10.1145/2024724.2024742", "dac", 2011]], "Gilson I. Wirth": [0, ["Statistical characterization of standard cells using design of experiments with response surface modeling", ["Miguel Miranda", "Philippe Roussel", "Lucas Brusamarello", "Gilson I. Wirth"], "https://doi.org/10.1145/2024724.2024742", "dac", 2011]], "Nikolai Ryzhenko": [0, ["Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2024724.2024743", "dac", 2011]], "Steven Burns": [0, ["Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries", ["Nikolai Ryzhenko", "Steven Burns"], "https://doi.org/10.1145/2024724.2024743", "dac", 2011]], "Peter Bailis": [0, ["Dimetrodon: processor-level preventive thermal management via idle cycle injection", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", "dac", 2011]], "Vijay Janapa Reddi": [0, ["Dimetrodon: processor-level preventive thermal management via idle cycle injection", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", "dac", 2011]], "Sanjay Gandhi": [0, ["Dimetrodon: processor-level preventive thermal management via idle cycle injection", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", "dac", 2011]], "David M. Brooks": [0, ["Dimetrodon: processor-level preventive thermal management via idle cycle injection", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", "dac", 2011]], "Margo I. Seltzer": [0, ["Dimetrodon: processor-level preventive thermal management via idle cycle injection", ["Peter Bailis", "Vijay Janapa Reddi", "Sanjay Gandhi", "David M. Brooks", "Margo I. Seltzer"], "https://doi.org/10.1145/2024724.2024745", "dac", 2011]], "Yang Ge": [0, ["Dynamic thermal management for multimedia applications using machine learning", ["Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2024724.2024746", "dac", 2011]], "Qinru Qiu": [0, ["Dynamic thermal management for multimedia applications using machine learning", ["Yang Ge", "Qinru Qiu"], "https://doi.org/10.1145/2024724.2024746", "dac", 2011]], "Abdullah Nazma Nowroz": [0, ["Improved post-silicon power modeling using AC lock-in techniques", ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2024724.2024747", "dac", 2011]], "Gary Woods": [0, ["Improved post-silicon power modeling using AC lock-in techniques", ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2024724.2024747", "dac", 2011]], "Sherief Reda": [0, ["Improved post-silicon power modeling using AC lock-in techniques", ["Abdullah Nazma Nowroz", "Gary Woods", "Sherief Reda"], "https://doi.org/10.1145/2024724.2024747", "dac", 2011]], "Jaeha Kung": [0.9453411847352982, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Inhak Han": [0.9402397572994232, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Sachin S. Sapatnekar": [0, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Youngsoo Shin": [0.9997629821300507, ["Thermal signature: a simple yet accurate thermal index for floorplan optimization", ["Jaeha Kung", "Inhak Han", "Sachin S. Sapatnekar", "Youngsoo Shin"], "https://doi.org/10.1145/2024724.2024748", "dac", 2011]], "Douglas Densmore": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Mark Horowitz": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011], ["Global convergence analysis of mixed-signal systems", ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "https://doi.org/10.1145/2024724.2024841", "dac", 2011]], "Smita Krishnaswamy": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Xiling Shen": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Adam P. Arkin": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Erik Winfree": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Chris Voigt": [0, ["Joint DAC/IWBDA special session design and synthesis of biological circuits", ["Douglas Densmore", "Mark Horowitz", "Smita Krishnaswamy", "Xiling Shen", "Adam P. Arkin", "Erik Winfree", "Chris Voigt"], "https://doi.org/10.1145/2024724.2024750", "dac", 2011]], "Jiali Teddy Zhai": [0, ["Modeling adaptive streaming applications with parameterized polyhedral process networks", ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor Stefanov"], "https://doi.org/10.1145/2024724.2024752", "dac", 2011]], "Hristo Nikolov": [0, ["Modeling adaptive streaming applications with parameterized polyhedral process networks", ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor Stefanov"], "https://doi.org/10.1145/2024724.2024752", "dac", 2011]], "Todor Stefanov": [0, ["Modeling adaptive streaming applications with parameterized polyhedral process networks", ["Jiali Teddy Zhai", "Hristo Nikolov", "Todor Stefanov"], "https://doi.org/10.1145/2024724.2024752", "dac", 2011]], "Weijia Che": [0, ["Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2024724.2024753", "dac", 2011]], "Karam S. Chatha": [0, ["Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming", ["Weijia Che", "Karam S. Chatha"], "https://doi.org/10.1145/2024724.2024753", "dac", 2011]], "Yooseong Kim": [0.9955826252698898, ["CuMAPz: a tool to analyze memory access patterns in CUDA", ["Yooseong Kim", "Aviral Shrivastava"], "https://doi.org/10.1145/2024724.2024754", "dac", 2011]], "Aviral Shrivastava": [0, ["CuMAPz: a tool to analyze memory access patterns in CUDA", ["Yooseong Kim", "Aviral Shrivastava"], "https://doi.org/10.1145/2024724.2024754", "dac", 2011]], "Nabeel Iqbal": [0, ["SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies", ["Nabeel Iqbal", "Muhammad Adnan Siddique", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024755", "dac", 2011]], "Muhammad Adnan Siddique": [0, ["SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies", ["Nabeel Iqbal", "Muhammad Adnan Siddique", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024755", "dac", 2011]], "Jorg Henkel": [0, ["SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies", ["Nabeel Iqbal", "Muhammad Adnan Siddique", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024755", "dac", 2011], ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011], ["Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study", ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024951", "dac", 2011]], "Hua-Yu Chang": [0.0006560848269145936, ["Simultaneous functional and timing ECO", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2024724.2024757", "dac", 2011]], "Iris Hui-Ru Jiang": [0, ["Simultaneous functional and timing ECO", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2024724.2024757", "dac", 2011]], "Yao-Wen Chang": [4.253035257306692e-08, ["Simultaneous functional and timing ECO", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2024724.2024757", "dac", 2011], ["TSV-aware analytical placement for 3D IC designs", ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "https://doi.org/10.1145/2024724.2024875", "dac", 2011]], "Kai-Fu Tang": [0, ["Interpolation-based incremental ECO synthesis for multi-error logic rectification", ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024758", "dac", 2011]], "Chi-An Wu": [0.3467230349779129, ["Interpolation-based incremental ECO synthesis for multi-error logic rectification", ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024758", "dac", 2011]], "Po-Kai Huang": [0, ["Interpolation-based incremental ECO synthesis for multi-error logic rectification", ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024758", "dac", 2011]], "Chung-Yang Ric Huang": [0, ["Interpolation-based incremental ECO synthesis for multi-error logic rectification", ["Kai-Fu Tang", "Chi-An Wu", "Po-Kai Huang", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024758", "dac", 2011], ["Using SAT-based Craig interpolation to enlarge clock gating functions", ["Ting-Hao Lin", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024867", "dac", 2011]], "Li Li": [0, ["Optimal multi-domain clock skew scheduling", ["Li Li", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2024724.2024759", "dac", 2011]], "Yinghai Lu": [0, ["Optimal multi-domain clock skew scheduling", ["Li Li", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2024724.2024759", "dac", 2011]], "Hai Zhou": [0, ["Optimal multi-domain clock skew scheduling", ["Li Li", "Yinghai Lu", "Hai Zhou"], "https://doi.org/10.1145/2024724.2024759", "dac", 2011]], "Yuxi Liu": [0, ["Re-synthesis for cost-efficient circuit-level timing speculation", ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024760", "dac", 2011]], "Feng Yuan": [0, ["Re-synthesis for cost-efficient circuit-level timing speculation", ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024760", "dac", 2011]], "Qiang Xu": [0, ["Re-synthesis for cost-efficient circuit-level timing speculation", ["Yuxi Liu", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024760", "dac", 2011], ["Customer-aware task allocation and scheduling for multi-mode MPSoCs", ["Lin Huang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024816", "dac", 2011]], "Tao Huang": [0, ["An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2024724.2024762", "dac", 2011]], "Evangeline F. Y. Young": [0, ["An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles", ["Tao Huang", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2024724.2024762", "dac", 2011], ["An optimal algorithm for layer assignment of bus escape routing on PCBs", ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "https://doi.org/10.1145/2024724.2024764", "dac", 2011]], "Tim Nieberg": [0, ["Gridless pin access in detailed routing", ["Tim Nieberg"], "https://doi.org/10.1145/2024724.2024763", "dac", 2011]], "Qiang Ma": [0, ["An optimal algorithm for layer assignment of bus escape routing on PCBs", ["Qiang Ma", "Evangeline F. Y. Young", "Martin D. F. Wong"], "https://doi.org/10.1145/2024724.2024764", "dac", 2011]], "Kai-Ti Hsu": [0, ["A distributed algorithm for layout geometry operations", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", "dac", 2011]], "Subarna Sinha": [0, ["A distributed algorithm for layout geometry operations", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", "dac", 2011]], "Yu-Chuan Pi": [0, ["A distributed algorithm for layout geometry operations", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", "dac", 2011]], "Charles C. Chiang": [0, ["A distributed algorithm for layout geometry operations", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", "dac", 2011]], "Tsung-Yi Ho": [0, ["A distributed algorithm for layout geometry operations", ["Kai-Ti Hsu", "Subarna Sinha", "Yu-Chuan Pi", "Charles C. Chiang", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024765", "dac", 2011], ["Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips", ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024891", "dac", 2011]], "Moongon Jung": [0.9774841517210007, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011]], "Joydeep Mitra": [0, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011]], "David Z. Pan": [0, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011], ["Flexible 2D layout decomposition framework for spacer-type double pattering lithography", ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024901", "dac", 2011], ["AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection", ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024902", "dac", 2011]], "Sung Kyu Lim": [0.9975332617759705, ["TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC", ["Moongon Jung", "Joydeep Mitra", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024767", "dac", 2011], ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Eva L. Dyer": [0, ["Hybrid modeling of non-stationary process variations", ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2024724.2024768", "dac", 2011]], "Mehrdad Majzoobi": [0, ["Hybrid modeling of non-stationary process variations", ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2024724.2024768", "dac", 2011]], "Farinaz Koushanfar": [0, ["Hybrid modeling of non-stationary process variations", ["Eva L. Dyer", "Mehrdad Majzoobi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2024724.2024768", "dac", 2011]], "Changdao Dong": [2.774594512477968e-10, ["Efficient SRAM failure rate prediction via Gibbs sampling", ["Changdao Dong", "Xin Li"], "https://doi.org/10.1145/2024724.2024769", "dac", 2011]], "Xin Li": [0, ["Efficient SRAM failure rate prediction via Gibbs sampling", ["Changdao Dong", "Xin Li"], "https://doi.org/10.1145/2024724.2024769", "dac", 2011], ["Rethinking memory redundancy: optimal bit cell repair for maximum-information storage", ["Xin Li"], "https://doi.org/10.1145/2024724.2024800", "dac", 2011], ["Efficient incremental analysis of on-chip power grid via sparse approximation", ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "https://doi.org/10.1145/2024724.2024878", "dac", 2011]], "Wenwen Chai": [0, ["Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects", ["Wenwen Chai", "Dan Jiao"], "https://doi.org/10.1145/2024724.2024770", "dac", 2011]], "Dan Jiao": [0, ["Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects", ["Wenwen Chai", "Dan Jiao"], "https://doi.org/10.1145/2024724.2024770", "dac", 2011]], "Jeff Burns": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011]], "Gary Carpenter": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011]], "Eren Kursun": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011]], "Ruchir Puri": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011]], "James D. Warnock": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011], ["Circuit design challenges at the 14nm technology node", ["James D. Warnock"], "https://doi.org/10.1145/2024724.2024833", "dac", 2011]], "Michael Scheuermann": [0, ["Design, CAD and technology challenges for future processors: 3D perspectives", ["Jeff Burns", "Gary Carpenter", "Eren Kursun", "Ruchir Puri", "James D. Warnock", "Michael Scheuermann"], "https://doi.org/10.1145/2024724.2024772", "dac", 2011]], "Eric Beyne": [0, ["3D heterogeneous system integration: application driver for 3D technology development", ["Eric Beyne", "Pol Marchal", "Geert Van der Plas"], "https://doi.org/10.1145/2024724.2024773", "dac", 2011]], "Pol Marchal": [0, ["3D heterogeneous system integration: application driver for 3D technology development", ["Eric Beyne", "Pol Marchal", "Geert Van der Plas"], "https://doi.org/10.1145/2024724.2024773", "dac", 2011]], "Geert Van der Plas": [0, ["3D heterogeneous system integration: application driver for 3D technology development", ["Eric Beyne", "Pol Marchal", "Geert Van der Plas"], "https://doi.org/10.1145/2024724.2024773", "dac", 2011]], "Shekhar Borkar": [0, ["3D integration for energy efficient system design", ["Shekhar Borkar"], "https://doi.org/10.1145/2024724.2024774", "dac", 2011]], "Nannan He": [0, ["Test-case generation for embedded simulink via formal concept analysis", ["Nannan He", "Philipp Rummer", "Daniel Kroening"], "https://doi.org/10.1145/2024724.2024777", "dac", 2011]], "Philipp Rummer": [0, ["Test-case generation for embedded simulink via formal concept analysis", ["Nannan He", "Philipp Rummer", "Daniel Kroening"], "https://doi.org/10.1145/2024724.2024777", "dac", 2011]], "Daniel Kroening": [0, ["Test-case generation for embedded simulink via formal concept analysis", ["Nannan He", "Philipp Rummer", "Daniel Kroening"], "https://doi.org/10.1145/2024724.2024777", "dac", 2011]], "Ali Galip Bayrak": [0, ["A first step towards automatic application of power analysis countermeasures", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", "dac", 2011]], "Francesco Regazzoni": [0, ["A first step towards automatic application of power analysis countermeasures", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", "dac", 2011], ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Philip Brisk": [0, ["A first step towards automatic application of power analysis countermeasures", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", "dac", 2011]], "Francois-Xavier Standaert": [0, ["A first step towards automatic application of power analysis countermeasures", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", "dac", 2011]], "Paolo Ienne": [0, ["A first step towards automatic application of power analysis countermeasures", ["Ali Galip Bayrak", "Francesco Regazzoni", "Philip Brisk", "Francois-Xavier Standaert", "Paolo Ienne"], "https://doi.org/10.1145/2024724.2024778", "dac", 2011], ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Jared Schmitz": [0, ["TPM-SIM: a framework for performance evaluation of trusted platform modules", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", "dac", 2011]], "Jason Loew": [0, ["TPM-SIM: a framework for performance evaluation of trusted platform modules", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", "dac", 2011]], "Jesse Elwell": [0, ["TPM-SIM: a framework for performance evaluation of trusted platform modules", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", "dac", 2011]], "Dmitry Ponomarev": [0, ["TPM-SIM: a framework for performance evaluation of trusted platform modules", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", "dac", 2011]], "Nael B. Abu-Ghazaleh": [0, ["TPM-SIM: a framework for performance evaluation of trusted platform modules", ["Jared Schmitz", "Jason Loew", "Jesse Elwell", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1145/2024724.2024779", "dac", 2011]], "Miodrag Potkonjak": [0, ["Differential public physically unclonable functions: architecture and applications", ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "https://doi.org/10.1145/2024724.2024780", "dac", 2011], ["Integrated circuit security techniques using variable supply voltage", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024781", "dac", 2011], ["Device aging-based physically unclonable functions", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024793", "dac", 2011]], "Saro Meguerdichian": [0, ["Differential public physically unclonable functions: architecture and applications", ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "https://doi.org/10.1145/2024724.2024780", "dac", 2011], ["Device aging-based physically unclonable functions", ["Saro Meguerdichian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024793", "dac", 2011]], "Ani Nahapetian": [0, ["Differential public physically unclonable functions: architecture and applications", ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "https://doi.org/10.1145/2024724.2024780", "dac", 2011]], "Sheng Wei": [0, ["Differential public physically unclonable functions: architecture and applications", ["Miodrag Potkonjak", "Saro Meguerdichian", "Ani Nahapetian", "Sheng Wei"], "https://doi.org/10.1145/2024724.2024780", "dac", 2011], ["Integrated circuit security techniques using variable supply voltage", ["Sheng Wei", "Miodrag Potkonjak"], "https://doi.org/10.1145/2024724.2024781", "dac", 2011]], "Jason Oberg": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Wei Hu": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Ali Irturk": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Mohit Tiwari": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Timothy Sherwood": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Ryan Kastner": [0, ["Information flow isolation in I2C and USB", ["Jason Oberg", "Wei Hu", "Ali Irturk", "Mohit Tiwari", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/2024724.2024782", "dac", 2011]], "Bratin Saha": [0, ["CIRUS: a scalable modular architecture for reusable drivers", ["Bratin Saha"], "https://doi.org/10.1145/2024724.2024784", "dac", 2011]], "Pierre G. Paulin": [0, ["Programming challenges & solutions for multi-processor SoCs: an industrial perspective", ["Pierre G. Paulin"], "https://doi.org/10.1145/2024724.2024785", "dac", 2011]], "Lothar Thiele": [0, ["Thermal-aware system analysis and software synthesis for embedded multi-processors", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", "dac", 2011], ["Cool shapers: shaping real-time tasks for improved thermal guarantees", ["Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2024724.2024835", "dac", 2011]], "Lars Schor": [0, ["Thermal-aware system analysis and software synthesis for embedded multi-processors", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", "dac", 2011]], "Hoeseok Yang": [0.9946398288011551, ["Thermal-aware system analysis and software synthesis for embedded multi-processors", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", "dac", 2011]], "Iuliana Bacivarov": [0, ["Thermal-aware system analysis and software synthesis for embedded multi-processors", ["Lothar Thiele", "Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov"], "https://doi.org/10.1145/2024724.2024786", "dac", 2011]], "Dai N. Bui": [0, ["Temporal isolation on multiprocessing architectures", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", "dac", 2011]], "Edward A. Lee": [4.7297046487648764e-11, ["Temporal isolation on multiprocessing architectures", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", "dac", 2011]], "Isaac Liu": [0, ["Temporal isolation on multiprocessing architectures", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", "dac", 2011]], "Hiren D. Patel": [0, ["Temporal isolation on multiprocessing architectures", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", "dac", 2011]], "Jan Reineke": [0, ["Temporal isolation on multiprocessing architectures", ["Dai N. Bui", "Edward A. Lee", "Isaac Liu", "Hiren D. Patel", "Jan Reineke"], "https://doi.org/10.1145/2024724.2024787", "dac", 2011]], "Vikram Jandhyala": [0, ["Physics-based field-theoretic design automation tools for social networks and web search", ["Vikram Jandhyala"], "https://doi.org/10.1145/2024724.2024789", "dac", 2011]], "Pierre-Emmanuel Gaillardon": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "M. Haykel Ben Jamaa": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "Paul-Henry Morel": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "Jean-Philippe Noel": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "Fabien Clermidy": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "Ian OConnor": [0, ["Can we go towards true 3-D architectures?", ["Pierre-Emmanuel Gaillardon", "M. Haykel Ben Jamaa", "Paul-Henry Morel", "Jean-Philippe Noel", "Fabien Clermidy", "Ian OConnor"], "https://doi.org/10.1145/2024724.2024790", "dac", 2011]], "Gorschwin Fey": [0, ["Orchestrated multi-level information flow analysis to understand SoCs", ["Gorschwin Fey"], "https://doi.org/10.1145/2024724.2024791", "dac", 2011]], "Phillip Kinsman": [0, ["Dynamic binary translation to a reconfigurable target for on-the-fly acceleration", ["Phillip Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/2024724.2024792", "dac", 2011]], "Nicola Nicolici": [0, ["Dynamic binary translation to a reconfigurable target for on-the-fly acceleration", ["Phillip Kinsman", "Nicola Nicolici"], "https://doi.org/10.1145/2024724.2024792", "dac", 2011]], "Georgios Karakonstantis": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011]], "Nikolaos Bellas": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011]], "Christos D. Antonopoulos": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011]], "Georgios Tziantzioulis": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011]], "Vaibhav Gupta": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011]], "Kaushik Roy": [0, ["Significance driven computation on next-generation unreliable platforms", ["Georgios Karakonstantis", "Nikolaos Bellas", "Christos D. Antonopoulos", "Georgios Tziantzioulis", "Vaibhav Gupta", "Kaushik Roy"], "https://doi.org/10.1145/2024724.2024794", "dac", 2011], ["Dynamic effort scaling: managing the quality-efficiency tradeoff", ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2024724.2024863", "dac", 2011]], "Aadithya V. Karthik": [0, ["MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs", ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2024724.2024796", "dac", 2011]], "Sriramkumar Venugopalan": [0, ["MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs", ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2024724.2024796", "dac", 2011]], "Alper Demir": [0, ["MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs", ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2024724.2024796", "dac", 2011]], "Jaijeet S. Roychowdhury": [0, ["MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs", ["Aadithya V. Karthik", "Sriramkumar Venugopalan", "Alper Demir", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/2024724.2024796", "dac", 2011]], "Fang Gong": [0.0002839106018655002, ["Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/2024724.2024797", "dac", 2011]], "Hao Yu": [0.05930156260728836, ["Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/2024724.2024797", "dac", 2011]], "Lei He": [0, ["Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials", ["Fang Gong", "Hao Yu", "Lei He"], "https://doi.org/10.1145/2024724.2024797", "dac", 2011]], "Parijat Mukherjee": [0, ["Automatic stability checking for large linear analog integrated circuits", ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "https://doi.org/10.1145/2024724.2024798", "dac", 2011]], "G. Peter Fang": [0, ["Automatic stability checking for large linear analog integrated circuits", ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "https://doi.org/10.1145/2024724.2024798", "dac", 2011]], "Rod Burt": [0, ["Automatic stability checking for large linear analog integrated circuits", ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "https://doi.org/10.1145/2024724.2024798", "dac", 2011]], "Peng Li": [0, ["Automatic stability checking for large linear analog integrated circuits", ["Parijat Mukherjee", "G. Peter Fang", "Rod Burt", "Peng Li"], "https://doi.org/10.1145/2024724.2024798", "dac", 2011], ["High effective-resolution built-in jitter characterization with quantization noise shaping", ["Leyi Yin", "Yongtae Kim", "Peng Li"], "https://doi.org/10.1145/2024724.2024896", "dac", 2011], ["Decoupling for power gating: sources of power noise and design strategies", ["Tong Xu", "Peng Li", "Boyuan Yan"], "https://doi.org/10.1145/2024724.2024945", "dac", 2011]], "Zhigang Hao": [0, ["Performance bound analysis of analog circuits considering process variations", ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "https://doi.org/10.1145/2024724.2024799", "dac", 2011]], "Sheldon X.-D. Tan": [0, ["Performance bound analysis of analog circuits considering process variations", ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "https://doi.org/10.1145/2024724.2024799", "dac", 2011]], "Ruijing Shen": [0, ["Performance bound analysis of analog circuits considering process variations", ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "https://doi.org/10.1145/2024724.2024799", "dac", 2011]], "Guoyong Shi": [0, ["Performance bound analysis of analog circuits considering process variations", ["Zhigang Hao", "Sheldon X.-D. Tan", "Ruijing Shen", "Guoyong Shi"], "https://doi.org/10.1145/2024724.2024799", "dac", 2011]], "Rui Zheng": [0, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Jounghyuk Suh": [0.9991379380226135, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Cheng Xu": [0, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Nagib Hakim": [0, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Bertan Bakkaloglu": [0, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011]], "Yu Cao": [0, ["Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability", ["Rui Zheng", "Jounghyuk Suh", "Cheng Xu", "Nagib Hakim", "Bertan Bakkaloglu", "Yu Cao"], "https://doi.org/10.1145/2024724.2024801", "dac", 2011], ["Design sensitivity of single event transients in scaled logic circuits", ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "https://doi.org/10.1145/2024724.2024881", "dac", 2011]], "Paul Kocher": [0, ["Complexity and the challenges of securing SoCs", ["Paul Kocher"], "https://doi.org/10.1145/2024724.2024803", "dac", 2011]], "Ram Krishnamurthy": [0, ["High-performance energy-efficient encryption in the sub-45nm CMOS Era", ["Ram Krishnamurthy", "Sanu Mathew", "Farhana Sheikh"], "https://doi.org/10.1145/2024724.2024804", "dac", 2011]], "Sanu Mathew": [0, ["High-performance energy-efficient encryption in the sub-45nm CMOS Era", ["Ram Krishnamurthy", "Sanu Mathew", "Farhana Sheikh"], "https://doi.org/10.1145/2024724.2024804", "dac", 2011]], "Farhana Sheikh": [0, ["High-performance energy-efficient encryption in the sub-45nm CMOS Era", ["Ram Krishnamurthy", "Sanu Mathew", "Farhana Sheikh"], "https://doi.org/10.1145/2024724.2024804", "dac", 2011]], "Randy Torrance": [0, ["The state-of-the-art in semiconductor reverse engineering", ["Randy Torrance", "Dick James"], "https://doi.org/10.1145/2024724.2024805", "dac", 2011]], "Dick James": [0, ["The state-of-the-art in semiconductor reverse engineering", ["Randy Torrance", "Dick James"], "https://doi.org/10.1145/2024724.2024805", "dac", 2011]], "Meng-Huan Wu": [1.1854413344281056e-06, ["A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation", ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "https://doi.org/10.1145/2024724.2024807", "dac", 2011]], "Peng-Chih Wang": [4.0032657189215115e-08, ["A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation", ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "https://doi.org/10.1145/2024724.2024807", "dac", 2011]], "Cheng-Yang Fu": [0, ["A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation", ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "https://doi.org/10.1145/2024724.2024807", "dac", 2011]], "Ren-Song Tsay": [0, ["A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation", ["Meng-Huan Wu", "Peng-Chih Wang", "Cheng-Yang Fu", "Ren-Song Tsay"], "https://doi.org/10.1145/2024724.2024807", "dac", 2011]], "Dukyoung Yun": [0.9999893605709076, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Jinwoo Kim": [0.7019595056772232, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Sungchan Kim": [0.9540324807167053, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Soonhoi Ha": [1, ["Simulation environment configuration for parallel simulation of multicore embedded systems", ["Dukyoung Yun", "Jinwoo Kim", "Sungchan Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2024724.2024808", "dac", 2011]], "Eman Copty": [0, ["Transaction level statistical analysis for efficient micro-architectural power and performance studies", ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "https://doi.org/10.1145/2024724.2024809", "dac", 2011]], "Gila Kamhi": [0, ["Transaction level statistical analysis for efficient micro-architectural power and performance studies", ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "https://doi.org/10.1145/2024724.2024809", "dac", 2011]], "Sasha Novakovsky": [0, ["Transaction level statistical analysis for efficient micro-architectural power and performance studies", ["Eman Copty", "Gila Kamhi", "Sasha Novakovsky"], "https://doi.org/10.1145/2024724.2024809", "dac", 2011]], "Harry Broeders": [0, ["Extracting behavior and dynamically generated hierarchy from SystemC models", ["Harry Broeders", "Rene van Leuken"], "https://doi.org/10.1145/2024724.2024810", "dac", 2011]], "Rene van Leuken": [0, ["Extracting behavior and dynamically generated hierarchy from SystemC models", ["Harry Broeders", "Rene van Leuken"], "https://doi.org/10.1145/2024724.2024810", "dac", 2011]], "Huang Huang": [0, ["Throughput maximization for periodic real-time systems under the maximal temperature constraint", ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "https://doi.org/10.1145/2024724.2024811", "dac", 2011]], "Gang Quan": [0, ["Throughput maximization for periodic real-time systems under the maximal temperature constraint", ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "https://doi.org/10.1145/2024724.2024811", "dac", 2011]], "Jeffrey Fan": [0, ["Throughput maximization for periodic real-time systems under the maximal temperature constraint", ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "https://doi.org/10.1145/2024724.2024811", "dac", 2011]], "Meikang Qiu": [0, ["Throughput maximization for periodic real-time systems under the maximal temperature constraint", ["Huang Huang", "Gang Quan", "Jeffrey Fan", "Meikang Qiu"], "https://doi.org/10.1145/2024724.2024811", "dac", 2011]], "Adrian Alin Lifa": [0, ["Performance optimization of error detection based on speculative reconfiguration", ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024812", "dac", 2011]], "Petru Eles": [0, ["Performance optimization of error detection based on speculative reconfiguration", ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024812", "dac", 2011], ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Zebo Peng": [0, ["Performance optimization of error detection based on speculative reconfiguration", ["Adrian Alin Lifa", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024812", "dac", 2011], ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Reinhard Schneider": [0, ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Dip Goswami": [0, ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Samarjit Chakraborty": [0, ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Unmesh D. Bordoloi": [0, ["On the quantification of sustainability and extensibility of FlexRay schedules", ["Reinhard Schneider", "Dip Goswami", "Samarjit Chakraborty", "Unmesh D. Bordoloi", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/2024724.2024814", "dac", 2011]], "Baoxian Zhao": [0, ["Generalized reliability-oriented energy management for real-time embedded applications", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/2024724.2024815", "dac", 2011]], "Hakan Aydin": [0, ["Generalized reliability-oriented energy management for real-time embedded applications", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/2024724.2024815", "dac", 2011]], "Dakai Zhu": [0, ["Generalized reliability-oriented energy management for real-time embedded applications", ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "https://doi.org/10.1145/2024724.2024815", "dac", 2011]], "Lin Huang": [0, ["Customer-aware task allocation and scheduling for multi-mode MPSoCs", ["Lin Huang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024816", "dac", 2011]], "Rong Ye": [0.01968786818906665, ["Customer-aware task allocation and scheduling for multi-mode MPSoCs", ["Lin Huang", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2024724.2024816", "dac", 2011]], "Felix Reimann": [0, ["Symbolic system synthesis in the presence of stringent real-time constraints", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", "dac", 2011]], "Martin Lukasiewycz": [0, ["Symbolic system synthesis in the presence of stringent real-time constraints", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", "dac", 2011]], "Michael Glass": [0, ["Symbolic system synthesis in the presence of stringent real-time constraints", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", "dac", 2011]], "Christian Haubelt": [0, ["Symbolic system synthesis in the presence of stringent real-time constraints", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", "dac", 2011]], "Jurgen Teich": [0, ["Symbolic system synthesis in the presence of stringent real-time constraints", ["Felix Reimann", "Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024817", "dac", 2011], ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", "dac", 2011]], "Hung-Yi Liu": [0, ["Supervised design space exploration by compositional approximation of Pareto sets", ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2024724.2024818", "dac", 2011]], "Ilias Diakonikolas": [0, ["Supervised design space exploration by compositional approximation of Pareto sets", ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2024724.2024818", "dac", 2011]], "Michele Petracca": [0, ["Supervised design space exploration by compositional approximation of Pareto sets", ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2024724.2024818", "dac", 2011]], "Luca P. Carloni": [0, ["Supervised design space exploration by compositional approximation of Pareto sets", ["Hung-Yi Liu", "Ilias Diakonikolas", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/2024724.2024818", "dac", 2011]], "Tiantian Liu": [0, ["Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "https://doi.org/10.1145/2024724.2024819", "dac", 2011]], "Yingchao Zhao": [0, ["Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "https://doi.org/10.1145/2024724.2024819", "dac", 2011]], "Chun Jason Xue": [0, ["Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "https://doi.org/10.1145/2024724.2024819", "dac", 2011]], "Minming Li": [0, ["Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory", ["Tiantian Liu", "Yingchao Zhao", "Chun Jason Xue", "Minming Li"], "https://doi.org/10.1145/2024724.2024819", "dac", 2011]], "Flavio M. de Paula": [0, ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", "dac", 2011]], "Amir Nahir": [0, ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", "dac", 2011], ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011], ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Ziv Nevo": [0, ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", "dac", 2011]], "Avigail Orni": [0, ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", "dac", 2011]], "Alan J. Hu": [0, ["TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead", ["Flavio M. de Paula", "Amir Nahir", "Ziv Nevo", "Avigail Orni", "Alan J. Hu"], "https://doi.org/10.1145/2024724.2024821", "dac", 2011]], "Jaeyong Chung": [0.9440060257911682, ["Testability driven statistical path selection", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", "dac", 2011]], "Jinjun Xiong": [0, ["Testability driven statistical path selection", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", "dac", 2011]], "Vladimir Zolotov": [0, ["Testability driven statistical path selection", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", "dac", 2011]], "Jacob A. Abraham": [0, ["Testability driven statistical path selection", ["Jaeyong Chung", "Jinjun Xiong", "Vladimir Zolotov", "Jacob A. Abraham"], "https://doi.org/10.1145/2024724.2024822", "dac", 2011]], "Mingjing Chen": [0, ["Diagnosing scan clock delay faults through statistical timing pruning", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/2024724.2024823", "dac", 2011]], "Alex Orailoglu": [0, ["Diagnosing scan clock delay faults through statistical timing pruning", ["Mingjing Chen", "Alex Orailoglu"], "https://doi.org/10.1145/2024724.2024823", "dac", 2011]], "Irith Pomeranz": [0, ["Diagnosis of transition fault clusters", ["Irith Pomeranz"], "https://doi.org/10.1145/2024724.2024824", "dac", 2011]], "Seokjoong Kim": [0.9997496604919434, ["Leakage-aware redundancy for reliable sub-threshold memories", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024826", "dac", 2011]], "Matthew R. Guthaus": [0, ["Leakage-aware redundancy for reliable sub-threshold memories", ["Seokjoong Kim", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024826", "dac", 2011], ["Distributed Resonant clOCK grid Synthesis (ROCKS)", ["Xuchu Hu", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024845", "dac", 2011]], "Jun Zhou": [0, ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", "dac", 2011]], "Senthil Jayapal": [0, ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", "dac", 2011]], "Ben Busze": [0, ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", "dac", 2011]], "Li Huang": [0, ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", "dac", 2011]], "Jan Stuyt": [0, ["A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library", ["Jun Zhou", "Senthil Jayapal", "Ben Busze", "Li Huang", "Jan Stuyt"], "https://doi.org/10.1145/2024724.2024827", "dac", 2011]], "Yongchan Ban": [0.7764912098646164, ["Layout aware line-edge roughness modeling and poly optimization for leakage minimization", ["Yongchan Ban", "Jae-Seok Yang"], "https://doi.org/10.1145/2024724.2024828", "dac", 2011], ["Flexible 2D layout decomposition framework for spacer-type double pattering lithography", ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024901", "dac", 2011]], "Jae-Seok Yang": [0.9992186725139618, ["Layout aware line-edge roughness modeling and poly optimization for leakage minimization", ["Yongchan Ban", "Jae-Seok Yang"], "https://doi.org/10.1145/2024724.2024828", "dac", 2011]], "Hamed Abrishami": [0, ["Post sign-off leakage power optimization", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", "dac", 2011]], "Jinan Lou": [0, ["Post sign-off leakage power optimization", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", "dac", 2011]], "Jeff Qin": [0, ["Post sign-off leakage power optimization", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", "dac", 2011]], "Juergen Froessl": [0, ["Post sign-off leakage power optimization", ["Hamed Abrishami", "Jinan Lou", "Jeff Qin", "Juergen Froessl", "Massoud Pedram"], "https://doi.org/10.1145/2024724.2024829", "dac", 2011]], "Vivek Singh": [0, ["Lithography at 14nm and beyond: choices and challenges", ["Vivek Singh"], "https://doi.org/10.1145/2024724.2024831", "dac", 2011]], "Chenming Hu": [0, ["New sub-20nm transistors: why and how", ["Chenming Hu"], "https://doi.org/10.1145/2024724.2024832", "dac", 2011]], "Pratyush Kumar": [0, ["Cool shapers: shaping real-time tasks for improved thermal guarantees", ["Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2024724.2024835", "dac", 2011]], "Matthew Dellinger": [0, ["ChronOS Linux: a best-effort real-time multiprocessor Linux kernel", ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "https://doi.org/10.1145/2024724.2024836", "dac", 2011]], "Piyush Garyali": [0, ["ChronOS Linux: a best-effort real-time multiprocessor Linux kernel", ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "https://doi.org/10.1145/2024724.2024836", "dac", 2011]], "Binoy Ravindran": [0, ["ChronOS Linux: a best-effort real-time multiprocessor Linux kernel", ["Matthew Dellinger", "Piyush Garyali", "Binoy Ravindran"], "https://doi.org/10.1145/2024724.2024836", "dac", 2011]], "Matthew M. Y. Kuo": [0, ["Efficient WCRT analysis of synchronous programs using reachability", ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "https://doi.org/10.1145/2024724.2024837", "dac", 2011]], "Roopak Sinha": [0, ["Efficient WCRT analysis of synchronous programs using reachability", ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "https://doi.org/10.1145/2024724.2024837", "dac", 2011]], "Partha S. Roop": [0, ["Efficient WCRT analysis of synchronous programs using reachability", ["Matthew M. Y. Kuo", "Roopak Sinha", "Partha S. Roop"], "https://doi.org/10.1145/2024724.2024837", "dac", 2011]], "Stefan Stattelmann": [0, ["Fast and accurate source-level simulation of software timing considering complex code optimizations", ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2024724.2024838", "dac", 2011]], "Oliver Bringmann": [0, ["Fast and accurate source-level simulation of software timing considering complex code optimizations", ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2024724.2024838", "dac", 2011]], "Wolfgang Rosenstiel": [0, ["Fast and accurate source-level simulation of software timing considering complex code optimizations", ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2024724.2024838", "dac", 2011]], "Daniel E. Holcomb": [0, ["Abstraction-based performance verification of NoCs", ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "https://doi.org/10.1145/2024724.2024840", "dac", 2011]], "Bryan A. Brady": [0, ["Abstraction-based performance verification of NoCs", ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "https://doi.org/10.1145/2024724.2024840", "dac", 2011]], "Sanjit A. Seshia": [0, ["Abstraction-based performance verification of NoCs", ["Daniel E. Holcomb", "Bryan A. Brady", "Sanjit A. Seshia"], "https://doi.org/10.1145/2024724.2024840", "dac", 2011]], "Sangho Youn": [0, ["Global convergence analysis of mixed-signal systems", ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "https://doi.org/10.1145/2024724.2024841", "dac", 2011]], "Jaeha Kim": [0.9453411847352982, ["Global convergence analysis of mixed-signal systems", ["Sangho Youn", "Jaeha Kim", "Mark Horowitz"], "https://doi.org/10.1145/2024724.2024841", "dac", 2011]], "Sela Mador-Haim": [0, ["Litmus tests for comparing memory consistency models: how long do they need to be?", ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "https://doi.org/10.1145/2024724.2024842", "dac", 2011]], "Rajeev Alur": [0, ["Litmus tests for comparing memory consistency models: how long do they need to be?", ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "https://doi.org/10.1145/2024724.2024842", "dac", 2011]], "Milo M. K. Martin": [0, ["Litmus tests for comparing memory consistency models: how long do they need to be?", ["Sela Mador-Haim", "Rajeev Alur", "Milo M. K. Martin"], "https://doi.org/10.1145/2024724.2024842", "dac", 2011]], "Minh D. Nguyen": [0, ["Formal hardware/software co-verification by interval property checking with abstraction", ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2024724.2024843", "dac", 2011]], "Markus Wedler": [0, ["Formal hardware/software co-verification by interval property checking with abstraction", ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2024724.2024843", "dac", 2011]], "Dominik Stoffel": [0, ["Formal hardware/software co-verification by interval property checking with abstraction", ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2024724.2024843", "dac", 2011]], "Wolfgang Kunz": [0, ["Formal hardware/software co-verification by interval property checking with abstraction", ["Minh D. Nguyen", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2024724.2024843", "dac", 2011]], "Xuchu Hu": [0, ["Distributed Resonant clOCK grid Synthesis (ROCKS)", ["Xuchu Hu", "Matthew R. Guthaus"], "https://doi.org/10.1145/2024724.2024845", "dac", 2011]], "Deokjin Joo": [0.9996521174907684, ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", "dac", 2011]], "Taewhan Kim": [1, ["WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing", ["Deokjin Joo", "Taewhan Kim"], "https://doi.org/10.1145/2024724.2024846", "dac", 2011]], "Cheng-Wu Lin": [0, ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", "dac", 2011]], "Jai-Ming Lin": [0, ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", "dac", 2011]], "Yen-Chih Chiu": [0, ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", "dac", 2011]], "Chun-Po Huang": [0, ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", "dac", 2011]], "Soon-Jyh Chang": [5.919553768762853e-05, ["Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits", ["Cheng-Wu Lin", "Jai-Ming Lin", "Yen-Chih Chiu", "Chun-Po Huang", "Soon-Jyh Chang"], "https://doi.org/10.1145/2024724.2024847", "dac", 2011]], "Jim Aarestad": [0, ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", "dac", 2011]], "Charles Lamech": [0, ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", "dac", 2011]], "Jim Plusquellic": [0, ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", "dac", 2011]], "Dhruva Acharyya": [0, ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", "dac", 2011]], "Kanak Agarwal": [0, ["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect", ["Jim Aarestad", "Charles Lamech", "Jim Plusquellic", "Dhruva Acharyya", "Kanak Agarwal"], "https://doi.org/10.1145/2024724.2024848", "dac", 2011]], "Amit Hochman": [0, ["A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems", ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "https://doi.org/10.1145/2024724.2024850", "dac", 2011]], "Bradley N. Bond": [0, ["A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems", ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "https://doi.org/10.1145/2024724.2024850", "dac", 2011]], "Jacob K. White": [0, ["A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems", ["Amit Hochman", "Bradley N. Bond", "Jacob K. White"], "https://doi.org/10.1145/2024724.2024850", "dac", 2011]], "Zuochang Ye": [1.9778218529609148e-07, ["A novel framework for passive macro-modeling", ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "https://doi.org/10.1145/2024724.2024851", "dac", 2011]], "Yang Li": [0, ["A novel framework for passive macro-modeling", ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "https://doi.org/10.1145/2024724.2024851", "dac", 2011]], "Mingzhi Gao": [0, ["A novel framework for passive macro-modeling", ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "https://doi.org/10.1145/2024724.2024851", "dac", 2011]], "Zhiping Yu": [2.4381158550412785e-11, ["A novel framework for passive macro-modeling", ["Zuochang Ye", "Yang Li", "Mingzhi Gao", "Zhiping Yu"], "https://doi.org/10.1145/2024724.2024851", "dac", 2011]], "Yu-Chung Hsiao": [0, ["A highly scalable parallel boundary element method for capacitance extraction", ["Yu-Chung Hsiao", "Luca Daniel"], "https://doi.org/10.1145/2024724.2024852", "dac", 2011]], "Luca Daniel": [0, ["A highly scalable parallel boundary element method for capacitance extraction", ["Yu-Chung Hsiao", "Luca Daniel"], "https://doi.org/10.1145/2024724.2024852", "dac", 2011]], "Xueqian Zhao": [0, ["Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2024724.2024853", "dac", 2011]], "Zhuo Feng": [0, ["Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms", ["Xueqian Zhao", "Zhuo Feng"], "https://doi.org/10.1145/2024724.2024853", "dac", 2011]], "Eli Singerman": [0, ["Transaction based pre-to-post silicon validation", ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "https://doi.org/10.1145/2024724.2024855", "dac", 2011]], "Yael Abarbanel": [0, ["Transaction based pre-to-post silicon validation", ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "https://doi.org/10.1145/2024724.2024855", "dac", 2011]], "Sean Baartmans": [0, ["Transaction based pre-to-post silicon validation", ["Eli Singerman", "Yael Abarbanel", "Sean Baartmans"], "https://doi.org/10.1145/2024724.2024855", "dac", 2011]], "Allon Adir": [0, ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011], ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Gil Shurek": [0, ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011], ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Avi Ziv": [0, ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011], ["Learning microarchitectural behaviors to improve stimuli generation quality", ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "https://doi.org/10.1145/2024724.2024914", "dac", 2011], ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Charles Meissner": [0, ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011]], "John Schumann": [0, ["Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor", ["Allon Adir", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "https://doi.org/10.1145/2024724.2024856", "dac", 2011]], "Gary Miller": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011]], "Bandana Bhattarai": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011]], "Yu-Chin Hsu": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011]], "Jay Dutt": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011]], "Xi Chen": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011], ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", "dac", 2011]], "George Bakewell": [0, ["A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation", ["Gary Miller", "Bandana Bhattarai", "Yu-Chin Hsu", "Jay Dutt", "Xi Chen", "George Bakewell"], "https://doi.org/10.1145/2024724.2024857", "dac", 2011]], "Yoon Seok Yang": [0.9519332945346832, ["Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system", ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "https://doi.org/10.1145/2024724.2024859", "dac", 2011]], "Pankaj Bhagawat": [0, ["Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system", ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "https://doi.org/10.1145/2024724.2024859", "dac", 2011]], "Gwan Choi": [0.35614074021577835, ["Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system", ["Yoon Seok Yang", "Pankaj Bhagawat", "Gwan Choi"], "https://doi.org/10.1145/2024724.2024859", "dac", 2011]], "Srinidhi Kestur": [0, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011]], "Kevin M. Irick": [0, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011]], "Sungho Park": [0.9052879363298416, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011]], "Ahmed Al-Maashri": [0, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011]], "Vijaykrishnan Narayanan": [0, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011], ["An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores", ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024889", "dac", 2011], ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Chaitali Chakrabarti": [0, ["An algorithm-architecture co-design framework for gridding reconstruction using FPGAs", ["Srinidhi Kestur", "Kevin M. Irick", "Sungho Park", "Ahmed Al-Maashri", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/2024724.2024860", "dac", 2011], ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "Mohammed Shoaib": [0, ["A low-energy computation platform for data-driven biomedical monitoring algorithms", ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "https://doi.org/10.1145/2024724.2024861", "dac", 2011]], "Niraj K. Jha": [0, ["A low-energy computation platform for data-driven biomedical monitoring algorithms", ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "https://doi.org/10.1145/2024724.2024861", "dac", 2011], ["CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations", ["Chun-Yi Lee", "Niraj K. Jha"], "https://doi.org/10.1145/2024724.2024918", "dac", 2011]], "Naveen Verma": [0, ["A low-energy computation platform for data-driven biomedical monitoring algorithms", ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "https://doi.org/10.1145/2024724.2024861", "dac", 2011]], "Andreas Kern": [0, ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", "dac", 2011]], "Thilo Streichert": [0, ["Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks", ["Andreas Kern", "Helge Zinner", "Thilo Streichert", "Josef Nobauer", "Jurgen Teich"], "https://doi.org/10.1145/2024724.2024862", "dac", 2011]], "Vinay K. Chippa": [0, ["Dynamic effort scaling: managing the quality-efficiency tradeoff", ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2024724.2024863", "dac", 2011]], "Anand Raghunathan": [0, ["Dynamic effort scaling: managing the quality-efficiency tradeoff", ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2024724.2024863", "dac", 2011]], "Srimat T. Chakradhar": [0, ["Dynamic effort scaling: managing the quality-efficiency tradeoff", ["Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy", "Srimat T. Chakradhar"], "https://doi.org/10.1145/2024724.2024863", "dac", 2011]], "Byungchul Hong": [0.9989297986030579, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Chulho Shin": [0.9676777720451355, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Daehyup Ko": [0.9999476075172424, ["Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0", ["Byungchul Hong", "Chulho Shin", "Daehyup Ko"], "https://doi.org/10.1145/2024724.2024864", "dac", 2011]], "Stergios Stergiou": [0, ["Implicit permutation enumeration networks and binary decision diagrams reordering", ["Stergios Stergiou"], "https://doi.org/10.1145/2024724.2024866", "dac", 2011]], "Ting-Hao Lin": [0, ["Using SAT-based Craig interpolation to enlarge clock gating functions", ["Ting-Hao Lin", "Chung-Yang Ric Huang"], "https://doi.org/10.1145/2024724.2024867", "dac", 2011]], "Mohammad Rahman": [0, ["Power reduction via separate synthesis and physical libraries", ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/2024724.2024868", "dac", 2011]], "Ryan Afonso": [0, ["Power reduction via separate synthesis and physical libraries", ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/2024724.2024868", "dac", 2011]], "Hiran Tennakoon": [0, ["Power reduction via separate synthesis and physical libraries", ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/2024724.2024868", "dac", 2011]], "Carl Sechen": [0, ["Power reduction via separate synthesis and physical libraries", ["Mohammad Rahman", "Ryan Afonso", "Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/2024724.2024868", "dac", 2011]], "Alberto Puggelli": [0, ["Are logic synthesis tools robust?", ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2024724.2024869", "dac", 2011]], "Tobias Welp": [0, ["Are logic synthesis tools robust?", ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2024724.2024869", "dac", 2011]], "Andreas Kuehlmann": [0, ["Are logic synthesis tools robust?", ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2024724.2024869", "dac", 2011]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Are logic synthesis tools robust?", ["Alberto Puggelli", "Tobias Welp", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2024724.2024869", "dac", 2011]], "Vivek S. Nandakumar": [0, ["Layout effects in fine grain 3D integrated regular microprocessor blocks", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2024724.2024871", "dac", 2011]], "Malgorzata Marek-Sadowska": [0, ["Layout effects in fine grain 3D integrated regular microprocessor blocks", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2024724.2024871", "dac", 2011]], "Chiao-Ling Lung": [0, ["Fault-tolerant 3D clock network", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", "dac", 2011]], "Yu-Shih Su": [0, ["Fault-tolerant 3D clock network", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", "dac", 2011]], "Shih-Hsiu Huang": [0, ["Fault-tolerant 3D clock network", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", "dac", 2011]], "Yiyu Shi": [0, ["Fault-tolerant 3D clock network", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", "dac", 2011], ["Thermal-aware cell and through-silicon-via co-placement for 3D ICs", ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "https://doi.org/10.1145/2024724.2024876", "dac", 2011]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Fault-tolerant 3D clock network", ["Chiao-Ling Lung", "Yu-Shih Su", "Shih-Hsiu Huang", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2024724.2024872", "dac", 2011]], "Xiaodong Liu": [0, ["An integrated algorithm for 3D-IC TSV assignment", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "https://doi.org/10.1145/2024724.2024873", "dac", 2011]], "Yifan Zhang": [0, ["An integrated algorithm for 3D-IC TSV assignment", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "https://doi.org/10.1145/2024724.2024873", "dac", 2011]], "Gary K. Yeap": [0, ["An integrated algorithm for 3D-IC TSV assignment", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "https://doi.org/10.1145/2024724.2024873", "dac", 2011]], "Xuan Zeng": [0, ["An integrated algorithm for 3D-IC TSV assignment", ["Xiaodong Liu", "Yifan Zhang", "Gary K. Yeap", "Xuan Zeng"], "https://doi.org/10.1145/2024724.2024873", "dac", 2011]], "Bing Shi": [0, ["Non-uniform micro-channel design for stacked 3D-ICs", ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "https://doi.org/10.1145/2024724.2024874", "dac", 2011]], "Ankur Srivastava": [0, ["Non-uniform micro-channel design for stacked 3D-ICs", ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "https://doi.org/10.1145/2024724.2024874", "dac", 2011]], "Peng Wang": [1.796872129489202e-05, ["Non-uniform micro-channel design for stacked 3D-ICs", ["Bing Shi", "Ankur Srivastava", "Peng Wang"], "https://doi.org/10.1145/2024724.2024874", "dac", 2011]], "Meng-Kai Hsu": [0, ["TSV-aware analytical placement for 3D IC designs", ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "https://doi.org/10.1145/2024724.2024875", "dac", 2011]], "Valeriy Balabanov": [0, ["TSV-aware analytical placement for 3D IC designs", ["Meng-Kai Hsu", "Yao-Wen Chang", "Valeriy Balabanov"], "https://doi.org/10.1145/2024724.2024875", "dac", 2011]], "Jason Cong": [0, ["Thermal-aware cell and through-silicon-via co-placement for 3D ICs", ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "https://doi.org/10.1145/2024724.2024876", "dac", 2011], ["A reuse-aware prefetching scheme for scratchpad memory", ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "https://doi.org/10.1145/2024724.2024937", "dac", 2011]], "Guojie Luo": [0, ["Thermal-aware cell and through-silicon-via co-placement for 3D ICs", ["Jason Cong", "Guojie Luo", "Yiyu Shi"], "https://doi.org/10.1145/2024724.2024876", "dac", 2011]], "Pei Sun": [0.00034807989868568256, ["Efficient incremental analysis of on-chip power grid via sparse approximation", ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "https://doi.org/10.1145/2024724.2024878", "dac", 2011]], "Ming Yuan Ting": [0, ["Efficient incremental analysis of on-chip power grid via sparse approximation", ["Pei Sun", "Xin Li", "Ming Yuan Ting"], "https://doi.org/10.1145/2024724.2024878", "dac", 2011]], "Nahi H. Abdul Ghani": [0, ["Power grid verification using node and branch dominance", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024879", "dac", 2011]], "Farid N. Najm": [0, ["Power grid verification using node and branch dominance", ["Nahi H. Abdul Ghani", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024879", "dac", 2011], ["Power grid correction using sensitivity analysis under an RC model", ["Pamela Al Haddad", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024880", "dac", 2011], ["A fast approach for static timing analysis covering all PVT corners", ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024899", "dac", 2011]], "Pamela Al Haddad": [0, ["Power grid correction using sensitivity analysis under an RC model", ["Pamela Al Haddad", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024880", "dac", 2011]], "Jyothi Velamala": [0, ["Design sensitivity of single event transients in scaled logic circuits", ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "https://doi.org/10.1145/2024724.2024881", "dac", 2011]], "Robert LiVolsi": [0, ["Design sensitivity of single event transients in scaled logic circuits", ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "https://doi.org/10.1145/2024724.2024881", "dac", 2011]], "Myra Torres": [0, ["Design sensitivity of single event transients in scaled logic circuits", ["Jyothi Velamala", "Robert LiVolsi", "Myra Torres", "Yu Cao"], "https://doi.org/10.1145/2024724.2024881", "dac", 2011]], "Pedro Reviriego": [0, ["Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors", ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "https://doi.org/10.1145/2024724.2024882", "dac", 2011]], "Juan Antonio Maestro": [0, ["Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors", ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "https://doi.org/10.1145/2024724.2024882", "dac", 2011]], "Sanghyeon Baeg": [0.9999571740627289, ["Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors", ["Pedro Reviriego", "Juan Antonio Maestro", "Sanghyeon Baeg"], "https://doi.org/10.1145/2024724.2024882", "dac", 2011]], "Shuo Wang": [0.00021898005797993392, ["In-field aging measurement and calibration for power-performance optimization", ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "https://doi.org/10.1145/2024724.2024883", "dac", 2011]], "Mohammad Tehranipoor": [0, ["In-field aging measurement and calibration for power-performance optimization", ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "https://doi.org/10.1145/2024724.2024883", "dac", 2011]], "LeRoy Winemberg": [0, ["In-field aging measurement and calibration for power-performance optimization", ["Shuo Wang", "Mohammad Tehranipoor", "LeRoy Winemberg"], "https://doi.org/10.1145/2024724.2024883", "dac", 2011]], "Sebastian Sorgenfrei": [0, ["Single-molecule electronic detection using nanoscale field-effect devices", ["Sebastian Sorgenfrei", "Kenneth L. Shepard"], "https://doi.org/10.1145/2024724.2024885", "dac", 2011]], "Kenneth L. Shepard": [0, ["Single-molecule electronic detection using nanoscale field-effect devices", ["Sebastian Sorgenfrei", "Kenneth L. Shepard"], "https://doi.org/10.1145/2024724.2024885", "dac", 2011]], "Eric Stern": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "David A. Routenberg": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Aleksandar Vacic": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Nitin K. Rajan": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Jason M. Criscione": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Jason Park": [0.001515463984105736, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Tarek M. Fahmy": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Mark Reed": [0, ["CMOS compatible nanowires for biosensing", ["Eric Stern", "David A. Routenberg", "Aleksandar Vacic", "Nitin K. Rajan", "Jason M. Criscione", "Jason Park", "Tarek M. Fahmy", "Mark Reed"], "https://doi.org/10.1145/2024724.2024886", "dac", 2011]], "Sameer R. Sonkusale": [0, ["Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing", ["Sameer R. Sonkusale", "Mehmet R. Dokmeci"], "https://doi.org/10.1145/2024724.2024887", "dac", 2011]], "Mehmet R. Dokmeci": [0, ["Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing", ["Sameer R. Sonkusale", "Mehmet R. Dokmeci"], "https://doi.org/10.1145/2024724.2024887", "dac", 2011]], "Vinay Saripalli": [0, ["An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores", ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024889", "dac", 2011]], "Asit K. Mishra": [0, ["An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores", ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024889", "dac", 2011]], "Suman Datta": [0, ["An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores", ["Vinay Saripalli", "Asit K. Mishra", "Suman Datta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024889", "dac", 2011], ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Zheng Li": [0, ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", "dac", 2011]], "Moustafa Mohamed": [0, ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", "dac", 2011]], "Alan Rolf Mickelson": [0, ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", "dac", 2011]], "Li Shang": [0, ["Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance", ["Zheng Li", "Moustafa Mohamed", "Xi Chen", "Alan Rolf Mickelson", "Li Shang"], "https://doi.org/10.1145/2024724.2024890", "dac", 2011]], "Tsung-Wei Huang": [0, ["Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips", ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024891", "dac", 2011]], "Hong-Yan Su": [0, ["Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips", ["Tsung-Wei Huang", "Hong-Yan Su", "Tsung-Yi Ho"], "https://doi.org/10.1145/2024724.2024891", "dac", 2011]], "Renato Umeton": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Giovanni Stracquadanio": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Anilkumar Sorathiya": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Pietro Lio": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Alessio Papini": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Giuseppe Nicosia": [0, ["Design of robust metabolic pathways", ["Renato Umeton", "Giovanni Stracquadanio", "Anilkumar Sorathiya", "Pietro Lio", "Alessio Papini", "Giuseppe Nicosia"], "https://doi.org/10.1145/2024724.2024892", "dac", 2011]], "Shih-Liang Chen": [0, ["Reliability analysis and improvement for multi-level non-volatile memories with soft information", ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "https://doi.org/10.1145/2024724.2024894", "dac", 2011]], "Bo-Ru Ke": [0, ["Reliability analysis and improvement for multi-level non-volatile memories with soft information", ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "https://doi.org/10.1145/2024724.2024894", "dac", 2011]], "Jian-Nan Chen": [0, ["Reliability analysis and improvement for multi-level non-volatile memories with soft information", ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "https://doi.org/10.1145/2024724.2024894", "dac", 2011]], "Chih-Tsun Huang": [0, ["Reliability analysis and improvement for multi-level non-volatile memories with soft information", ["Shih-Liang Chen", "Bo-Ru Ke", "Jian-Nan Chen", "Chih-Tsun Huang"], "https://doi.org/10.1145/2024724.2024894", "dac", 2011], ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Hsiu-Ming Chang": [1.063503035636515e-09, ["Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers", ["Hsiu-Ming Chang", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/2024724.2024895", "dac", 2011]], "Kwang-Ting Tim Cheng": [0, ["Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers", ["Hsiu-Ming Chang", "Kwang-Ting Tim Cheng"], "https://doi.org/10.1145/2024724.2024895", "dac", 2011]], "Leyi Yin": [0, ["High effective-resolution built-in jitter characterization with quantization noise shaping", ["Leyi Yin", "Yongtae Kim", "Peng Li"], "https://doi.org/10.1145/2024724.2024896", "dac", 2011]], "Yongtae Kim": [0.943389967083931, ["High effective-resolution built-in jitter characterization with quantization noise shaping", ["Leyi Yin", "Yongtae Kim", "Peng Li"], "https://doi.org/10.1145/2024724.2024896", "dac", 2011]], "Chin-Fu Li": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Chi-Ying Lee": [3.6753930032773496e-07, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Chen-Hsing Wang": [6.569347306140116e-06, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Shu-Lin Chang": [1.565095999467303e-05, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Li-Ming Denq": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Chun-Chuan Chi": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Hsuan-Jung Hsu": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Ming-Yi Chu": [3.3101184726547217e-06, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Jing-Jia Liou": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Po-Chiun Huang": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Hsi-Pin Ma": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Jenn-Chyou Bor": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Cheng-Wen Wu": [5.882170484028393e-08, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Ching-Cheng Tien": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Chi-Hu Wang": [0.7064159959554672, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Yung-Sheng Kuo": [0, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Tien-Yu Chang": [1.3626203781313961e-05, ["A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing", ["Chin-Fu Li", "Chi-Ying Lee", "Chen-Hsing Wang", "Shu-Lin Chang", "Li-Ming Denq", "Chun-Chuan Chi", "Hsuan-Jung Hsu", "Ming-Yi Chu", "Jing-Jia Liou", "Shi-Yu Huang", "Po-Chiun Huang", "Hsi-Pin Ma", "Jenn-Chyou Bor", "Cheng-Wen Wu", "Ching-Cheng Tien", "Chi-Hu Wang", "Yung-Sheng Kuo", "Chih-Tsun Huang", "Tien-Yu Chang"], "https://doi.org/10.1145/2024724.2024897", "dac", 2011]], "Sari Onaissi": [0, ["A fast approach for static timing analysis covering all PVT corners", ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024899", "dac", 2011]], "Feroze Taraporevala": [0, ["A fast approach for static timing analysis covering all PVT corners", ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024899", "dac", 2011]], "Jinfeng Liu": [0, ["A fast approach for static timing analysis covering all PVT corners", ["Sari Onaissi", "Feroze Taraporevala", "Jinfeng Liu", "Farid N. Najm"], "https://doi.org/10.1145/2024724.2024899", "dac", 2011]], "Chang Liu": [0, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Taigon Song": [3.6026846146341995e-06, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Jonghyun Cho": [0.9977583885192871, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Joohee Kim": [0.9503184705972672, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Joungho Kim": [0.9821521788835526, ["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC", ["Chang Liu", "Taigon Song", "Jonghyun Cho", "Joohee Kim", "Joungho Kim", "Sung Kyu Lim"], "https://doi.org/10.1145/2024724.2024900", "dac", 2011]], "Kevin Lucas": [0, ["Flexible 2D layout decomposition framework for spacer-type double pattering lithography", ["Yongchan Ban", "Kevin Lucas", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024901", "dac", 2011]], "Duo Ding": [0, ["AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection", ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024902", "dac", 2011]], "Jhih-Rong Gao": [0, ["AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection", ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024902", "dac", 2011]], "Kun Yuan": [0, ["AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection", ["Duo Ding", "Jhih-Rong Gao", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1145/2024724.2024902", "dac", 2011]], "Jaydeep P. Bardhan": [0, ["A fast solver for nonlocal electrostatic theory in biomolecular science and engineering", ["Jaydeep P. Bardhan", "Andreas Hildebrandt"], "https://doi.org/10.1145/2024724.2024904", "dac", 2011]], "Andreas Hildebrandt": [0, ["A fast solver for nonlocal electrostatic theory in biomolecular science and engineering", ["Jaydeep P. Bardhan", "Andreas Hildebrandt"], "https://doi.org/10.1145/2024724.2024904", "dac", 2011]], "Jared E. Toettcher": [0, ["Biochemical oscillator sensitivity analysis in the presence of conservation constraints", ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "https://doi.org/10.1145/2024724.2024905", "dac", 2011]], "Anya Castillo": [0, ["Biochemical oscillator sensitivity analysis in the presence of conservation constraints", ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "https://doi.org/10.1145/2024724.2024905", "dac", 2011]], "Bruce Tidor": [0, ["Biochemical oscillator sensitivity analysis in the presence of conservation constraints", ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "https://doi.org/10.1145/2024724.2024905", "dac", 2011]], "Jacob White": [0, ["Biochemical oscillator sensitivity analysis in the presence of conservation constraints", ["Jared E. Toettcher", "Anya Castillo", "Bruce Tidor", "Jacob White"], "https://doi.org/10.1145/2024724.2024905", "dac", 2011]], "Marisa C. Eisenberg": [0, ["In silico synchronization of cellular populations through expression data deconvolution", ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "https://doi.org/10.1145/2024724.2024906", "dac", 2011]], "Joshua N. Ash": [0, ["In silico synchronization of cellular populations through expression data deconvolution", ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "https://doi.org/10.1145/2024724.2024906", "dac", 2011]], "Dan Siegal-Gaskins": [0, ["In silico synchronization of cellular populations through expression data deconvolution", ["Marisa C. Eisenberg", "Joshua N. Ash", "Dan Siegal-Gaskins"], "https://doi.org/10.1145/2024724.2024906", "dac", 2011]], "Senthilkumar Thoravi Rajavel": [0, ["MO-pack: many-objective clustering for FPGA CAD", ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "https://doi.org/10.1145/2024724.2024908", "dac", 2011]], "Ali Akoglu": [0, ["MO-pack: many-objective clustering for FPGA CAD", ["Senthilkumar Thoravi Rajavel", "Ali Akoglu"], "https://doi.org/10.1145/2024724.2024908", "dac", 2011]], "Nikhil A. Patil": [0, ["Enforcing architectural contracts in high-level synthesis", ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "https://doi.org/10.1145/2024724.2024909", "dac", 2011]], "Ankit Bansal": [0, ["Enforcing architectural contracts in high-level synthesis", ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "https://doi.org/10.1145/2024724.2024909", "dac", 2011]], "Derek Chiou": [0, ["Enforcing architectural contracts in high-level synthesis", ["Nikhil A. Patil", "Ankit Bansal", "Derek Chiou"], "https://doi.org/10.1145/2024724.2024909", "dac", 2011]], "Liang Chen": [0, ["Shared reconfigurable fabric for multi-core customization", ["Liang Chen", "Tulika Mitra"], "https://doi.org/10.1145/2024724.2024910", "dac", 2011]], "Tulika Mitra": [0, ["Shared reconfigurable fabric for multi-core customization", ["Liang Chen", "Tulika Mitra"], "https://doi.org/10.1145/2024724.2024910", "dac", 2011]], "Hua Jiang": [0, ["Synchronous sequential computation with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1145/2024724.2024911", "dac", 2011]], "Marc D. Riedel": [0, ["Synchronous sequential computation with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1145/2024724.2024911", "dac", 2011]], "Keshab K. Parhi": [0, ["Synchronous sequential computation with molecular reactions", ["Hua Jiang", "Marc D. Riedel", "Keshab K. Parhi"], "https://doi.org/10.1145/2024724.2024911", "dac", 2011]], "Wisam Kadry": [0, ["Facing the challenge of new design features: an effective verification approach", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", "dac", 2011]], "Ronny Morad": [0, ["Facing the challenge of new design features: an effective verification approach", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", "dac", 2011]], "Alex Goryachev": [0, ["Facing the challenge of new design features: an effective verification approach", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", "dac", 2011]], "Eli Almog": [0, ["Facing the challenge of new design features: an effective verification approach", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", "dac", 2011]], "Christopher A. Krygowski": [0, ["Facing the challenge of new design features: an effective verification approach", ["Wisam Kadry", "Ronny Morad", "Alex Goryachev", "Eli Almog", "Christopher A. Krygowski"], "https://doi.org/10.1145/2024724.2024913", "dac", 2011]], "Yoav Katz": [0, ["Learning microarchitectural behaviors to improve stimuli generation quality", ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "https://doi.org/10.1145/2024724.2024914", "dac", 2011]], "Michal Rimon": [0, ["Learning microarchitectural behaviors to improve stimuli generation quality", ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "https://doi.org/10.1145/2024724.2024914", "dac", 2011]], "Gai Shaked": [0, ["Learning microarchitectural behaviors to improve stimuli generation quality", ["Yoav Katz", "Michal Rimon", "Avi Ziv", "Gai Shaked"], "https://doi.org/10.1145/2024724.2024914", "dac", 2011]], "Michael D. Moffitt": [0, ["Robust partitioning for hardware-accelerated functional verification", ["Michael D. Moffitt", "Matyas A. Sustik", "Paul G. Villarrubia"], "https://doi.org/10.1145/2024724.2024915", "dac", 2011]], "Matyas A. Sustik": [0, ["Robust partitioning for hardware-accelerated functional verification", ["Michael D. Moffitt", "Matyas A. Sustik", "Paul G. Villarrubia"], "https://doi.org/10.1145/2024724.2024915", "dac", 2011]], "Paul G. Villarrubia": [0, ["Robust partitioning for hardware-accelerated functional verification", ["Michael D. Moffitt", "Matyas A. Sustik", "Paul G. Villarrubia"], "https://doi.org/10.1145/2024724.2024915", "dac", 2011]], "Maxim Golubev": [0, ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Shimon Landa": [0, ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Vitali Sokhin": [0, ["Threadmill: a post-silicon exerciser for multi-threaded processors", ["Allon Adir", "Maxim Golubev", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Vitali Sokhin", "Avi Ziv"], "https://doi.org/10.1145/2024724.2024916", "dac", 2011]], "Chun-Yi Lee": [8.962812444224255e-06, ["CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations", ["Chun-Yi Lee", "Niraj K. Jha"], "https://doi.org/10.1145/2024724.2024918", "dac", 2011]], "Michael B. Henry": [0, ["A case for NEMS-based functional-unit power gating of low-power embedded microprocessors", ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "https://doi.org/10.1145/2024724.2024919", "dac", 2011]], "Meeta Srivastav": [0, ["A case for NEMS-based functional-unit power gating of low-power embedded microprocessors", ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "https://doi.org/10.1145/2024724.2024919", "dac", 2011]], "Leyla Nazhandali": [0, ["A case for NEMS-based functional-unit power gating of low-power embedded microprocessors", ["Michael B. Henry", "Meeta Srivastav", "Leyla Nazhandali"], "https://doi.org/10.1145/2024724.2024919", "dac", 2011]], "Yung-Chih Chen": [0, ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Soumya Eachempati": [0, ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Chun-Yao Wang": [8.98552229955385e-07, ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Yuan Xie": [0, ["Automated mapping for reconfigurable single-electron transistor arrays", ["Yung-Chih Chen", "Soumya Eachempati", "Chun-Yao Wang", "Suman Datta", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2024724.2024920", "dac", 2011]], "Andrew Zukoski": [0, ["Universal logic modules based on double-gate carbon nanotube transistors", ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1145/2024724.2024921", "dac", 2011]], "Xuebei Yang": [8.741452228733237e-09, ["Universal logic modules based on double-gate carbon nanotube transistors", ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1145/2024724.2024921", "dac", 2011]], "Kartik Mohanram": [0, ["Universal logic modules based on double-gate carbon nanotube transistors", ["Andrew Zukoski", "Xuebei Yang", "Kartik Mohanram"], "https://doi.org/10.1145/2024724.2024921", "dac", 2011]], "Joshua S. Auerbach": [0, ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", "dac", 2011]], "David F. Bacon": [0, ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", "dac", 2011]], "Perry Cheng": [0, ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", "dac", 2011]], "Rodric M. Rabbah": [0, ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", "dac", 2011]], "Sunil Shukla": [0, ["Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language", ["Joshua S. Auerbach", "David F. Bacon", "Perry Cheng", "Rodric M. Rabbah", "Sunil Shukla"], "https://doi.org/10.1145/2024724.2024923", "dac", 2011]], "Kim M. Hazelwood": [0, ["Process-level virtualization for runtime adaptation of embedded software", ["Kim M. Hazelwood"], "https://doi.org/10.1145/2024724.2024924", "dac", 2011]], "Gernot Heiser": [0, ["Virtualizing embedded systems: why bother?", ["Gernot Heiser"], "https://doi.org/10.1145/2024724.2024925", "dac", 2011]], "Jan Vitek": [0, ["Virtualizing real-time embedded systems with Java", ["Jan Vitek"], "https://doi.org/10.1145/2024724.2024926", "dac", 2011]], "Andrew DeOrio": [0, ["DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips", ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024928", "dac", 2011]], "Konstantinos Aisopos": [0, ["DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips", ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024928", "dac", 2011], ["Enabling system-level modeling of variation-induced faults in networks-on-chips", ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024931", "dac", 2011]], "Valeria Bertacco": [0, ["DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips", ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024928", "dac", 2011]], "Li-Shiuan Peh": [0, ["DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips", ["Andrew DeOrio", "Konstantinos Aisopos", "Valeria Bertacco", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024928", "dac", 2011], ["Enabling system-level modeling of variation-induced faults in networks-on-chips", ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024931", "dac", 2011]], "Wen-Chung Tsai": [0, ["A fault-tolerant NoC scheme using bidirectional channel", ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "https://doi.org/10.1145/2024724.2024929", "dac", 2011]], "Deng-Yuan Zheng": [0, ["A fault-tolerant NoC scheme using bidirectional channel", ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "https://doi.org/10.1145/2024724.2024929", "dac", 2011]], "Sao-Jie Chen": [0, ["A fault-tolerant NoC scheme using bidirectional channel", ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "https://doi.org/10.1145/2024724.2024929", "dac", 2011]], "Yu Hen Hu": [0, ["A fault-tolerant NoC scheme using bidirectional channel", ["Wen-Chung Tsai", "Deng-Yuan Zheng", "Sao-Jie Chen", "Yu Hen Hu"], "https://doi.org/10.1145/2024724.2024929", "dac", 2011]], "Akbar Sharifi": [0, ["Process variation-aware routing in NoC based multicores", ["Akbar Sharifi", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2024724.2024930", "dac", 2011]], "Mahmut T. Kandemir": [0, ["Process variation-aware routing in NoC based multicores", ["Akbar Sharifi", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2024724.2024930", "dac", 2011], ["A helper thread based dynamic cache partitioning scheme for multithreaded applications", ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "https://doi.org/10.1145/2024724.2024936", "dac", 2011]], "Chia-Hsin Owen Chen": [0, ["Enabling system-level modeling of variation-induced faults in networks-on-chips", ["Konstantinos Aisopos", "Chia-Hsin Owen Chen", "Li-Shiuan Peh"], "https://doi.org/10.1145/2024724.2024931", "dac", 2011]], "Gwangsun Kim": [0.9631667882204056, ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011]], "John Kim": [1, ["FlexiBuffer: reducing leakage power in on-chip network routers", ["Gwangsun Kim", "John Kim", "Sungjoo Yoo"], "https://doi.org/10.1145/2024724.2024932", "dac", 2011]], "Isaskhar Walter": [0, ["Capacity optimized NoC for multi-mode SoC", ["Isaskhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "https://doi.org/10.1145/2024724.2024933", "dac", 2011]], "Erez Kantor": [0, ["Capacity optimized NoC for multi-mode SoC", ["Isaskhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "https://doi.org/10.1145/2024724.2024933", "dac", 2011]], "Israel Cidon": [0, ["Capacity optimized NoC for multi-mode SoC", ["Isaskhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "https://doi.org/10.1145/2024724.2024933", "dac", 2011]], "Shay Kutten": [0, ["Capacity optimized NoC for multi-mode SoC", ["Isaskhar Walter", "Erez Kantor", "Israel Cidon", "Shay Kutten"], "https://doi.org/10.1145/2024724.2024933", "dac", 2011]], "Weixun Wang": [7.714470129371875e-08, ["Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems", ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "https://doi.org/10.1145/2024724.2024935", "dac", 2011]], "Prabhat Mishra": [0, ["Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems", ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "https://doi.org/10.1145/2024724.2024935", "dac", 2011]], "Sanjay Ranka": [0, ["Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems", ["Weixun Wang", "Prabhat Mishra", "Sanjay Ranka"], "https://doi.org/10.1145/2024724.2024935", "dac", 2011]], "Taylan Yemliha": [0, ["A helper thread based dynamic cache partitioning scheme for multithreaded applications", ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "https://doi.org/10.1145/2024724.2024936", "dac", 2011]], "Emre Kultursay": [0, ["A helper thread based dynamic cache partitioning scheme for multithreaded applications", ["Mahmut T. Kandemir", "Taylan Yemliha", "Emre Kultursay"], "https://doi.org/10.1145/2024724.2024936", "dac", 2011]], "Hui Huang": [0, ["A reuse-aware prefetching scheme for scratchpad memory", ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "https://doi.org/10.1145/2024724.2024937", "dac", 2011]], "Chunyue Liu": [0, ["A reuse-aware prefetching scheme for scratchpad memory", ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "https://doi.org/10.1145/2024724.2024937", "dac", 2011]], "Yi Zou": [0, ["A reuse-aware prefetching scheme for scratchpad memory", ["Jason Cong", "Hui Huang", "Chunyue Liu", "Yi Zou"], "https://doi.org/10.1145/2024724.2024937", "dac", 2011]], "Carlos Flores Fajardo": [0, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Zhen Fang": [0, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Ravi Iyer": [0, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "German Fabila Garcia": [0, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Seung Eun Lee": [0.9998411685228348, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Li Zhao": [0, ["Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms", ["Carlos Flores Fajardo", "Zhen Fang", "Ravi Iyer", "German Fabila Garcia", "Seung Eun Lee", "Li Zhao"], "https://doi.org/10.1145/2024724.2024938", "dac", 2011]], "Jianbo Dong": [2.2999003704171628e-05, ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", "dac", 2011]], "Lei Zhang": [0, ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", "dac", 2011]], "Yinhe Han": [0.005291704321280122, ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", "dac", 2011]], "Ying Wang": [0.0012957167637068778, ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", "dac", 2011]], "Xiaowei Li": [0, ["Wear rate leveling: lifetime enhancement of PRAM with endurance variation", ["Jianbo Dong", "Lei Zhang", "Yinhe Han", "Ying Wang", "Xiaowei Li"], "https://doi.org/10.1145/2024724.2024939", "dac", 2011]], "Young-Geun Choi": [0.9996499717235565, ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Jung Ho Ahn": [0.9047387540340424, ["Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache", ["Young-Geun Choi", "Sungjoo Yoo", "Sunggu Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2024724.2024940", "dac", 2011]], "Hiroshi Fuketa": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Satoshi Iida": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Tadashi Yasufuku": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Makoto Takamiya": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Masahiro Nomura": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Hirofumi Shinohara": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Takayasu Sakurai": [0, ["A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates", ["Hiroshi Fuketa", "Satoshi Iida", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "https://doi.org/10.1145/2024724.2024942", "dac", 2011]], "Mingoo Seok": [0.985820859670639, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "Dongsuk Jeon": [0.9646786153316498, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "David T. Blaauw": [0, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "Dennis Sylvester": [0, ["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design", ["Mingoo Seok", "Dongsuk Jeon", "Chaitali Chakrabarti", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/2024724.2024943", "dac", 2011]], "Selcuk Kose": [0, ["Fast algorithms for IR voltage drop analysis exploiting locality", ["Selcuk Kose", "Eby G. Friedman"], "https://doi.org/10.1145/2024724.2024944", "dac", 2011]], "Eby G. Friedman": [0, ["Fast algorithms for IR voltage drop analysis exploiting locality", ["Selcuk Kose", "Eby G. Friedman"], "https://doi.org/10.1145/2024724.2024944", "dac", 2011]], "Tong Xu": [0, ["Decoupling for power gating: sources of power noise and design strategies", ["Tong Xu", "Peng Li", "Boyuan Yan"], "https://doi.org/10.1145/2024724.2024945", "dac", 2011]], "Boyuan Yan": [0, ["Decoupling for power gating: sources of power noise and design strategies", ["Tong Xu", "Peng Li", "Boyuan Yan"], "https://doi.org/10.1145/2024724.2024945", "dac", 2011]], "Paul N. Whatmough": [0, ["Error-resilient low-power DSP via path-delay shaping", ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "https://doi.org/10.1145/2024724.2024946", "dac", 2011]], "Shidhartha Das": [0, ["Error-resilient low-power DSP via path-delay shaping", ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "https://doi.org/10.1145/2024724.2024946", "dac", 2011]], "David M. Bull": [0, ["Error-resilient low-power DSP via path-delay shaping", ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "https://doi.org/10.1145/2024724.2024946", "dac", 2011]], "Izzat Darwazeh": [0, ["Error-resilient low-power DSP via path-delay shaping", ["Paul N. Whatmough", "Shidhartha Das", "David M. Bull", "Izzat Darwazeh"], "https://doi.org/10.1145/2024724.2024946", "dac", 2011]], "Alessandro Cevrero": [0, ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Micheal Schwander": [0, ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Stephane Badel": [0, ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Yusuf Leblebici": [0, ["Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library", ["Alessandro Cevrero", "Francesco Regazzoni", "Micheal Schwander", "Stephane Badel", "Paolo Ienne", "Yusuf Leblebici"], "https://doi.org/10.1145/2024724.2024947", "dac", 2011]], "Jason Clemons": [0, ["EFFEX: an embedded processor for computer vision based feature extraction", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", "dac", 2011]], "Andrew Jones": [0, ["EFFEX: an embedded processor for computer vision based feature extraction", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", "dac", 2011]], "Robert Perricone": [0, ["EFFEX: an embedded processor for computer vision based feature extraction", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", "dac", 2011]], "Silvio Savarese": [0, ["EFFEX: an embedded processor for computer vision based feature extraction", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", "dac", 2011]], "Todd M. Austin": [0, ["EFFEX: an embedded processor for computer vision based feature extraction", ["Jason Clemons", "Andrew Jones", "Robert Perricone", "Silvio Savarese", "Todd M. Austin"], "https://doi.org/10.1145/2024724.2024949", "dac", 2011]], "Bruno Zatt": [0, ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011]], "Muhammad Shafique": [0, ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011], ["Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study", ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024951", "dac", 2011]], "Felipe Sampaio": [0, ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011]], "Luciano Volcan Agostini": [0, ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011]], "Sergio Bampi": [0, ["Run-time adaptive energy-aware motion and disparity estimation in multiview video coding", ["Bruno Zatt", "Muhammad Shafique", "Felipe Sampaio", "Luciano Volcan Agostini", "Sergio Bampi", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024950", "dac", 2011]], "Haris Javaid": [0, ["Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study", ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024951", "dac", 2011]], "Sri Parameswaran": [0, ["Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study", ["Haris Javaid", "Muhammad Shafique", "Sri Parameswaran", "Jorg Henkel"], "https://doi.org/10.1145/2024724.2024951", "dac", 2011]], "Muhammad Nadeem": [0, ["RJOP: a customized Java processor for reactive embedded systems", ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "https://doi.org/10.1145/2024724.2024952", "dac", 2011]], "Morteza Biglari-Abhari": [0, ["RJOP: a customized Java processor for reactive embedded systems", ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "https://doi.org/10.1145/2024724.2024952", "dac", 2011]], "Zoran Salcic": [0, ["RJOP: a customized Java processor for reactive embedded systems", ["Muhammad Nadeem", "Morteza Biglari-Abhari", "Zoran Salcic"], "https://doi.org/10.1145/2024724.2024952", "dac", 2011]], "Yuhao Zhu": [0, ["Hermes: an integrated CPU/GPU microarchitecture for IP routing", ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "https://doi.org/10.1145/2024724.2024953", "dac", 2011]], "Yangdong Deng": [0, ["Hermes: an integrated CPU/GPU microarchitecture for IP routing", ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "https://doi.org/10.1145/2024724.2024953", "dac", 2011]], "Yubei Chen": [0, ["Hermes: an integrated CPU/GPU microarchitecture for IP routing", ["Yuhao Zhu", "Yangdong Deng", "Yubei Chen"], "https://doi.org/10.1145/2024724.2024953", "dac", 2011]], "Avadh Patel": [0, ["MARSS: a full system simulator for multicore x86 CPUs", ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "https://doi.org/10.1145/2024724.2024954", "dac", 2011]], "Furat Afram": [0, ["MARSS: a full system simulator for multicore x86 CPUs", ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "https://doi.org/10.1145/2024724.2024954", "dac", 2011]], "Shunfei Chen": [0, ["MARSS: a full system simulator for multicore x86 CPUs", ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "https://doi.org/10.1145/2024724.2024954", "dac", 2011]], "Kanad Ghose": [0, ["MARSS: a full system simulator for multicore x86 CPUs", ["Avadh Patel", "Furat Afram", "Shunfei Chen", "Kanad Ghose"], "https://doi.org/10.1145/2024724.2024954", "dac", 2011]]}