Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 04:43:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_123_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Delay1No5_instance/Y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 2.151ns (67.641%)  route 1.029ns (32.358%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns = ( 7.089 - 4.000 ) 
    Source Clock Delay      (SCD):    3.881ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.930ns (routing 1.832ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.663ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=14442, routed)       2.930     3.881    Delay1No5_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X142Y191       FDCE                                         r  Delay1No5_instance/Y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.959 f  Delay1No5_instance/Y_reg[12]/Q
                         net (fo=1, routed)           1.015     4.974    Product10_0_impl_instance/SignificandMultiplication/RR/A[12]
    DSP48E2_X15Y70       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     5.166 r  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     5.166    Product10_0_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X15Y70       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     5.242 r  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     5.242    Product10_0_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X15Y70       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.505     5.747 f  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     5.747    Product10_0_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<33>
    DSP48E2_X15Y70       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.047     5.794 r  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     5.794    Product10_0_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<33>
    DSP48E2_X15Y70       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.585     6.379 f  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.379    Product10_0_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X15Y70       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.501 r  Product10_0_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.515    Product10_0_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X15Y71       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     7.061 r  Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.061    Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X15Y71       DSP_OUTPUT                                   r  Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=14442, routed)       2.429     7.089    Product10_0_impl_instance/SignificandMultiplication/RR__0/CLK
    SLR Crossing[1->0]   
    DSP48E2_X15Y71       DSP_OUTPUT                                   r  Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.460     7.549    
                         clock uncertainty           -0.035     7.513    
    DSP48E2_X15Y71       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     7.528    Product10_0_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.468    




