Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DAC_Sweep_Test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DAC_Sweep_Test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DAC_Sweep_Test"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : DAC_Sweep_Test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\AD9783.v" into library work
Parsing module <AD9783>.
Analyzing Verilog file "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" into library work
Parsing module <DAC_Sweep_Test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DAC_Sweep_Test>.

Elaborating module <IBUFG(IBUF_LOW_PWR="TRUE",IOSTANDARD="HSTL_II")>.

Elaborating module <BUFG>.

Elaborating module <BUFR(BUFR_DIVIDE="8",SIM_DEVICE="7SERIES")>.

Elaborating module <AD9783>.

Elaborating module <ODDR(DDR_CLK_EDGE="OPPOSITE_EDGE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25",SLEW="SLOW")>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DAC_Sweep_Test>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v".
INFO:Xst:3210 - "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" line 126: Output port <CLK_out_p> of the instance <AD9783_inst0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\DAC_Sweep_Test.v" line 126: Output port <CLK_out_n> of the instance <AD9783_inst0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DAC_Sweep_Test> synthesized.

Synthesizing Unit <AD9783>.
    Related source file is "C:\Users\dschussheim\Documents\GitHub\digital-servo\M_KX1_DB\Firmware\DAC_test\AD9783.v".
        SMP_DLY = 8'b00000000
    Found 34-bit register for signal <data_in>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<35:35>> (without init value) have a constant value of 1 in block <AD9783>.
    WARNING:Xst:2404 -  FFs/Latches <data_in<35:35>> (without init value) have a constant value of 0 in block <AD9783>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <AD9783> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 34-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_in_16> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_15> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_14> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_13> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_12> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_11> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_10> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_9> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_8> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_7> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_6> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_5> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_4> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_3> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_2> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_1> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_0> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_33> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_32> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_31> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_30> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_29> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_28> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_27> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_26> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_25> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_24> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_23> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_22> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_21> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_20> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_19> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_18> (without init value) has a constant value of 1 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_17> (without init value) has a constant value of 0 in block <AD9783_inst0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_16> (without init value) has a constant value of 1 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_15> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_14> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_13> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_12> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_11> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_10> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_9> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_8> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_7> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_6> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_5> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_4> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_3> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_2> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_1> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_0> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_33> (without init value) has a constant value of 1 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_32> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_31> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_30> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_29> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_28> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_27> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_26> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_25> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_24> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_23> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_22> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_21> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_20> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_19> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_18> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_in_17> (without init value) has a constant value of 0 in block <AD9783_inst1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_in_16> (without init value) has a constant value of 1 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_17> (without init value) has a constant value of 0 in block <AD9783>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <AD9783_inst0/data_in_33> in Unit <DAC_Sweep_Test> is equivalent to the following 16 FFs/Latches, which will be removed : <AD9783_inst0/data_in_32> <AD9783_inst0/data_in_31> <AD9783_inst0/data_in_30> <AD9783_inst0/data_in_29> <AD9783_inst0/data_in_28> <AD9783_inst0/data_in_27> <AD9783_inst0/data_in_26> <AD9783_inst0/data_in_25> <AD9783_inst0/data_in_24> <AD9783_inst0/data_in_23> <AD9783_inst0/data_in_22> <AD9783_inst0/data_in_21> <AD9783_inst0/data_in_20> <AD9783_inst0/data_in_19> <AD9783_inst0/data_in_18> <AD9783_inst1/data_in_33> 
INFO:Xst:2261 - The FF/Latch <AD9783_inst0/data_in_15> in Unit <DAC_Sweep_Test> is equivalent to the following 46 FFs/Latches, which will be removed : <AD9783_inst0/data_in_14> <AD9783_inst0/data_in_13> <AD9783_inst0/data_in_12> <AD9783_inst0/data_in_11> <AD9783_inst0/data_in_10> <AD9783_inst0/data_in_9> <AD9783_inst0/data_in_8> <AD9783_inst0/data_in_7> <AD9783_inst0/data_in_6> <AD9783_inst0/data_in_5> <AD9783_inst0/data_in_4> <AD9783_inst0/data_in_3> <AD9783_inst0/data_in_2> <AD9783_inst0/data_in_1> <AD9783_inst0/data_in_0> <AD9783_inst1/data_in_32> <AD9783_inst1/data_in_31> <AD9783_inst1/data_in_30> <AD9783_inst1/data_in_29> <AD9783_inst1/data_in_28> <AD9783_inst1/data_in_27> <AD9783_inst1/data_in_26> <AD9783_inst1/data_in_25> <AD9783_inst1/data_in_24> <AD9783_inst1/data_in_23> <AD9783_inst1/data_in_22> <AD9783_inst1/data_in_21> <AD9783_inst1/data_in_20> <AD9783_inst1/data_in_19> <AD9783_inst1/data_in_18> <AD9783_inst1/data_in_15> <AD9783_inst1/data_in_14> <AD9783_inst1/data_in_13> <AD9783_inst1/data_in_12>
   <AD9783_inst1/data_in_11> <AD9783_inst1/data_in_10> <AD9783_inst1/data_in_9> <AD9783_inst1/data_in_8> <AD9783_inst1/data_in_7> <AD9783_inst1/data_in_6> <AD9783_inst1/data_in_5> <AD9783_inst1/data_in_4> <AD9783_inst1/data_in_3> <AD9783_inst1/data_in_2> <AD9783_inst1/data_in_1> <AD9783_inst1/data_in_0> 
WARNING:Xst:1710 - FF/Latch <AD9783_inst0/data_in_33> (without init value) has a constant value of 1 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AD9783_inst0/data_in_15> (without init value) has a constant value of 0 in block <DAC_Sweep_Test>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DAC_Sweep_Test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DAC_Sweep_Test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DAC_Sweep_Test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 36
#      ODDR                        : 36
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 43
#      IBUFG                       : 1
#      OBUF                        : 6
#      OBUFDS                      : 36
# Others                           : 1
#      BUFR                        : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  202800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:       0  out of     36     0%  
   Number with an unused LUT:            36  out of     36   100%  
   Number of fully used LUT-FF pairs:     0  out of     36     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    400    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG+BUFR        | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst0_out_OBUF(XST_VCC:P)           | NONE(BUFR_inst)        | 1     |
sdo_OBUF(XST_GND:G)                | NONE(BUFR_inst)        | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 1.006ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            AD9783_inst1/pins[15].ODDR_inst (FF)
  Destination:       D1_out_p<15> (PAD)
  Source Clock:      clk rising

  Data Path: AD9783_inst1/pins[15].ODDR_inst to D1_out_p<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  AD9783_inst1/pins[15].ODDR_inst (AD9783_inst1/data_out_to_pins<15>)
     OBUFDS:I->O               0.000          AD9783_inst1/pins[15].OBUFDS_inst (D1_out_p<15>)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.39 secs
 
--> 

Total memory usage is 409056 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    4 (   0 filtered)

