// Seed: 25672691
module module_0 (
    input supply1 id_0
);
  assign id_2 = $display(id_0);
  assign id_2 = id_2;
  module_2(
      id_2
  );
endmodule
program module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5
);
  assign id_1 = id_4;
  module_0(
      id_2
  );
endprogram
module module_2 (
    id_1
);
  input wire id_1;
  reg  id_2;
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge id_2 or id_2) 1 == 1)
  else id_2 <= 1;
  id_6(
      .id_0(1), .id_1(1), .id_2(1 * 1), .id_3(id_3), .id_4(1)
  );
endmodule
