--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml giaima_led_7doan_ena_dp.twx giaima_led_7doan_ena_dp.ncd -o
giaima_led_7doan_ena_dp.twr giaima_led_7doan_ena_dp.pcf -ucf
KIT_XC3S500E_PQ208 .ucf

Design file:              giaima_led_7doan_ena_dp.ncd
Physical constraint file: giaima_led_7doan_ena_dp.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<0>        |    7.539|
sw<0>          |sseg<1>        |    8.252|
sw<0>          |sseg<2>        |    8.020|
sw<0>          |sseg<3>        |    7.544|
sw<0>          |sseg<4>        |    7.784|
sw<0>          |sseg<5>        |    7.851|
sw<0>          |sseg<6>        |    7.772|
sw<1>          |sseg<7>        |    6.648|
sw<2>          |sseg<0>        |    8.532|
sw<2>          |sseg<1>        |    8.459|
sw<2>          |sseg<2>        |    9.013|
sw<2>          |sseg<3>        |    8.530|
sw<2>          |sseg<4>        |    8.913|
sw<2>          |sseg<5>        |    8.837|
sw<2>          |sseg<6>        |    8.901|
sw<3>          |sseg<0>        |    8.523|
sw<3>          |sseg<1>        |    9.298|
sw<3>          |sseg<2>        |    9.004|
sw<3>          |sseg<3>        |    8.591|
sw<3>          |sseg<4>        |    9.012|
sw<3>          |sseg<5>        |    8.898|
sw<3>          |sseg<6>        |    9.000|
sw<4>          |sseg<0>        |    8.673|
sw<4>          |sseg<1>        |    8.790|
sw<4>          |sseg<2>        |    9.154|
sw<4>          |sseg<3>        |    8.538|
sw<4>          |sseg<4>        |    8.805|
sw<4>          |sseg<5>        |    8.845|
sw<4>          |sseg<6>        |    8.793|
sw<5>          |sseg<0>        |    8.315|
sw<5>          |sseg<1>        |    8.157|
sw<5>          |sseg<2>        |    8.796|
sw<5>          |sseg<3>        |    8.034|
sw<5>          |sseg<4>        |    8.317|
sw<5>          |sseg<5>        |    8.341|
sw<5>          |sseg<6>        |    8.305|
---------------+---------------+---------+


Analysis completed Mon Feb 13 03:20:48 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



