
*** Running vivado
    with args -log ps2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ps2.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ps2.tcl -notrace
Command: link_design -top ps2 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.srcs/constrs_1/new/pines.xdc]
Finished Parsing XDC File [/home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.srcs/constrs_1/new/pines.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.980 ; gain = 0.000 ; free physical = 302 ; free virtual = 4729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1689.012 ; gain = 84.031 ; free physical = 295 ; free virtual = 4722

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6e2538e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2139.574 ; gain = 450.562 ; free physical = 177 ; free virtual = 4367

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6e2538e5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4299
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6e2538e5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4299
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b02c7537

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4299
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b02c7537

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4299
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4300
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4300
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4300
Ending Logic Optimization Task | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 137 ; free virtual = 4300

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 136 ; free virtual = 4299

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 136 ; free virtual = 4299

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 136 ; free virtual = 4299
Ending Netlist Obfuscation Task | Checksum: 8a0ed98c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 136 ; free virtual = 4299
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2217.574 ; gain = 612.594 ; free physical = 136 ; free virtual = 4299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.574 ; gain = 0.000 ; free physical = 136 ; free virtual = 4299
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2249.590 ; gain = 0.000 ; free physical = 131 ; free virtual = 4295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.590 ; gain = 0.000 ; free physical = 132 ; free virtual = 4297
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps2_drc_opted.rpt -pb ps2_drc_opted.pb -rpx ps2_drc_opted.rpx
Command: report_drc -file ps2_drc_opted.rpt -pb ps2_drc_opted.pb -rpx ps2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 144 ; free virtual = 4270
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7adcaec4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 144 ; free virtual = 4270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 144 ; free virtual = 4270

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 190e5e494

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 123 ; free virtual = 4252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 290260ea1

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 122 ; free virtual = 4252

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 290260ea1

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 122 ; free virtual = 4252
Phase 1 Placer Initialization | Checksum: 290260ea1

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 122 ; free virtual = 4252

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 290260ea1

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 120 ; free virtual = 4251
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1c6f35345

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 139 ; free virtual = 4239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6f35345

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 139 ; free virtual = 4239

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a311dfd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 138 ; free virtual = 4239

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26c42bdc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 138 ; free virtual = 4239

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26c42bdc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 138 ; free virtual = 4239

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 135 ; free virtual = 4237

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 135 ; free virtual = 4237

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 135 ; free virtual = 4237
Phase 3 Detail Placement | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 135 ; free virtual = 4237

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 135 ; free virtual = 4237

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 137 ; free virtual = 4239

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17b8a2b7d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 137 ; free virtual = 4239

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 137 ; free virtual = 4239
Phase 4.4 Final Placement Cleanup | Checksum: 188761e88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 137 ; free virtual = 4239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188761e88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 137 ; free virtual = 4239
Ending Placer Task | Checksum: 14cc0c38d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 154 ; free virtual = 4255
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 154 ; free virtual = 4255
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 153 ; free virtual = 4256
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 152 ; free virtual = 4255
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ps2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 144 ; free virtual = 4246
INFO: [runtcl-4] Executing : report_utilization -file ps2_utilization_placed.rpt -pb ps2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ps2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2321.625 ; gain = 0.000 ; free physical = 153 ; free virtual = 4255
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 981e4c12 ConstDB: 0 ShapeSum: b4a2777b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10fcd1b48

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2396.387 ; gain = 74.762 ; free physical = 130 ; free virtual = 4133
Post Restoration Checksum: NetGraph: 57284d2d NumContArr: b8a4ce1b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10fcd1b48

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2419.383 ; gain = 97.758 ; free physical = 126 ; free virtual = 4103

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10fcd1b48

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2419.383 ; gain = 97.758 ; free physical = 126 ; free virtual = 4103
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: aba79443

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2439.438 ; gain = 117.812 ; free physical = 152 ; free virtual = 4101

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15aad64c6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 154 ; free virtual = 4103

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105
Phase 4 Rip-up And Reroute | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105
Phase 6 Post Hold Fix | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0172414 %
  Global Horizontal Routing Utilization  = 0.0107336 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 156 ; free virtual = 4105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1495525f5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 155 ; free virtual = 4103

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c4da504a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 155 ; free virtual = 4103
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 188 ; free virtual = 4137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2446.465 ; gain = 124.840 ; free physical = 184 ; free virtual = 4133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.465 ; gain = 0.000 ; free physical = 186 ; free virtual = 4135
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2446.465 ; gain = 0.000 ; free physical = 187 ; free virtual = 4137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.465 ; gain = 0.000 ; free physical = 186 ; free virtual = 4137
INFO: [Common 17-1381] The checkpoint '/home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps2_drc_routed.rpt -pb ps2_drc_routed.pb -rpx ps2_drc_routed.rpx
Command: report_drc -file ps2_drc_routed.rpt -pb ps2_drc_routed.pb -rpx ps2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ps2_methodology_drc_routed.rpt -pb ps2_methodology_drc_routed.pb -rpx ps2_methodology_drc_routed.rpx
Command: report_methodology -file ps2_methodology_drc_routed.rpt -pb ps2_methodology_drc_routed.pb -rpx ps2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniel/Documents/VHDL/tecladoprueba/tecladoprueba.runs/impl_1/ps2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ps2_power_routed.rpt -pb ps2_power_summary_routed.pb -rpx ps2_power_routed.rpx
Command: report_power -file ps2_power_routed.rpt -pb ps2_power_summary_routed.pb -rpx ps2_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ps2_route_status.rpt -pb ps2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ps2_timing_summary_routed.rpt -pb ps2_timing_summary_routed.pb -rpx ps2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ps2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ps2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ps2_bus_skew_routed.rpt -pb ps2_bus_skew_routed.pb -rpx ps2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ps2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.848 ; gain = 257.258 ; free physical = 458 ; free virtual = 4101
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 15:56:10 2019...
