#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 14:21:35 2023
# Process ID: 12064
# Current directory: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31896 F:\Computer Organization\Project\CS214-Computer-Organization-Project\verilog\verilog.xpr
# Log file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/vivado.log
# Journal file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v} w ]
add_files -fileset sim_1 {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v}}
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}]
launch_runs -jobs 6 prgrom_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/output/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}]
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cpu_sim.tcl
restart
run 3000ms
restart
run 100ms
close_sim
launch_simulation
source cpu_sim.tcl
restart
run 1 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips prgrom]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 6 prgrom_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips RAM]
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
