{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530561588266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530561588266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 02 16:59:48 2018 " "Processing started: Mon Jul 02 16:59:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530561588266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530561588266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530561588266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530561588946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart_tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tick_generator-rtl " "Found design unit 1: tick_generator-rtl" {  } { { "source/UART_tick_generator.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_tick_generator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""} { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "source/UART_tick_generator.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_tick_generator.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_sync_n_edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart_sync_n_edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_n_edgeDetector-rtl " "Found design unit 1: sync_n_edgeDetector-rtl" {  } { { "source/UART_sync_n_edgeDetector.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_sync_n_edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_n_edgeDetector " "Found entity 1: sync_n_edgeDetector" {  } { { "source/UART_sync_n_edgeDetector.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_sync_n_edgeDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_rx_register_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart_rx_register_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_register_s2p-rtl " "Found design unit 1: rx_register_s2p-rtl" {  } { { "source/UART_rx_register_s2p.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_rx_register_s2p.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589485 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_register_s2p " "Found entity 1: rx_register_s2p" {  } { { "source/UART_rx_register_s2p.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_rx_register_s2p.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589485 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator UART_Receiver_top.vhd(80) " "VHDL syntax error at UART_Receiver_top.vhd(80) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "source/UART_Receiver_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_Receiver_top.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator UART_Receiver_top.vhd(81) " "VHDL syntax error at UART_Receiver_top.vhd(81) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "source/UART_Receiver_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_Receiver_top.vhd" 81 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_receiver_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file source/uart_receiver_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart_modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "source/UART_modulo_divider.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "source/UART_modulo_divider.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-rtl " "Found design unit 1: fsm-rtl" {  } { { "source/UART_fsm.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "source/UART_fsm.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART_fsm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/uart__rx_only_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/uart__rx_only_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_only_top-struct " "Found design unit 1: uart_rx_only_top-struct" {  } { { "source/UART__rx_only_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART__rx_only_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_only_top " "Found entity 1: uart_rx_only_top" {  } { { "source/UART__rx_only_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/UART__rx_only_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dacdat_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/dacdat_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dacdat_sum-rtl " "Found design unit 1: dacdat_sum-rtl" {  } { { "source/dacdat_sum.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/dacdat_sum.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""} { "Info" "ISGN_ENTITY_NAME" "1 dacdat_sum " "Found entity 1: dacdat_sum" {  } { { "source/dacdat_sum.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/dacdat_sum.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/midi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/midi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_controller-rtl " "Found design unit 1: midi_controller-rtl" {  } { { "source/midi_controller.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/midi_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""} { "Info" "ISGN_ENTITY_NAME" "1 midi_controller " "Found entity 1: midi_controller" {  } { { "source/midi_controller.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/midi_controller.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone2_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone2_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone2_infrastructure_block-struct " "Found design unit 1: Milestone2_infrastructure_block-struct" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone2_infrastructure_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone2_infrastructure_block " "Found entity 1: Milestone2_infrastructure_block" {  } { { "source/Milestone2_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone2_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone3_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone3_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone3_infrastructure_block-struct " "Found design unit 1: Milestone3_infrastructure_block-struct" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone3_infrastructure_block.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone3_infrastructure_block " "Found entity 1: Milestone3_infrastructure_block" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone3_infrastructure_block.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/dds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_top-struct " "Found design unit 1: dds_top-struct" {  } { { "source/dds_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/dds_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_top " "Found entity 1: dds_top" {  } { { "source/dds_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/dds_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "source/tone_gen_pkg.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/tone_gen_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tone_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/tone_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_decoder-rtl " "Found design unit 1: tone_decoder-rtl" {  } { { "source/tone_decoder.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/tone_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_decoder " "Found entity 1: tone_decoder" {  } { { "source/tone_decoder.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/tone_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-rtl " "Found design unit 1: DDS-rtl" {  } { { "source/DDS.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/DDS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "source/DDS.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/DDS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_milestone2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_milestone2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_milestone2_top-struct " "Found design unit 1: testbench_milestone2_top-struct" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_milestone2_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_milestone2_top " "Found entity 1: testbench_milestone2_top" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_milestone2_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_fir_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_fir_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_fir_design-struct " "Found design unit 1: testbench_fir_design-struct" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_fir_design.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_fir_design " "Found entity 1: testbench_fir_design" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_fir_design.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-beh_ram " "Found design unit 1: single_port_ram-beh_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/single_port_ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/single_port_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fir_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fir_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_core-rtl " "Found design unit 1: fir_core-rtl" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/fir_core.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589634 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_core " "Found entity 1: fir_core" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/fir_core.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/audio_filter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/audio_filter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_filter_pkg " "Found design unit 1: audio_filter_pkg" {  } { { "source/audio_filter_pkg.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/audio_filter_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/s2p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/s2p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p_register-rtl " "Found design unit 1: s2p_register-rtl" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/s2p_register.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589642 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p_register " "Found entity 1: s2p_register" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/s2p_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/p2s_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/p2s_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s_register-rtl " "Found design unit 1: p2s_register-rtl" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/p2s_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2s_register " "Found entity 1: p2s_register" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/p2s_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_audio_synth_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_audio_synth_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_audio_synth_top-struct " "Found design unit 1: testbench_audio_synth_top-struct" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_audio_synth_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_audio_synth_top " "Found entity 1: testbench_audio_synth_top" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/testbench_audio_synth_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/takt_teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/takt_teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 takt_teiler-rtl " "Found design unit 1: takt_teiler-rtl" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/takt_teiler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""} { "Info" "ISGN_ENTITY_NAME" "1 takt_teiler " "Found entity 1: takt_teiler" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/takt_teiler.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/sync_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_block-rtl " "Found design unit 1: sync_block-rtl" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/sync_block.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/sync_block.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "source/reg_table_pkg.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone1_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone1_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone1_infrastructure_block-struct " "Found design unit 1: Milestone1_infrastructure_block-struct" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone1_infrastructure_block.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone1_infrastructure_block " "Found entity 1: Milestone1_infrastructure_block" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/Milestone1_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure_block-struct " "Found design unit 1: infrastructure_block-struct" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/infrastructure_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure_block " "Found entity 1: infrastructure_block" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2c_slave_bfm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2c_slave_bfm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/frame_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/frame_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_decoder-rtl " "Found design unit 1: frame_decoder-rtl" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/frame_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_decoder " "Found entity 1: frame_decoder" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/frame_decoder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/codec_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/codec_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_control-rtl " "Found design unit 1: codec_control-rtl" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/codec_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_control " "Found entity 1: codec_control" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/codec_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bclk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/bclk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bclk_gen-rtl " "Found design unit 1: bclk_gen-rtl" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/bclk_gen.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""} { "Info" "ISGN_ENTITY_NAME" "1 bclk_gen " "Found entity 1: bclk_gen" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/bclk_gen.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/digital_audio_interface_driver_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/digital_audio_interface_driver_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_audio_interface_driver_top-struct " "Found design unit 1: digital_audio_interface_driver_top-struct" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/digital_audio_interface_driver_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_audio_interface_driver_top " "Found entity 1: digital_audio_interface_driver_top" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/digital_audio_interface_driver_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2s_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2s_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master_top-struct " "Found design unit 1: i2s_master_top-struct" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2s_master_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master_top " "Found entity 1: i2s_master_top" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/megas/Documents/Git/Synth/source/i2s_master_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530561589693 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530561590060 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 02 16:59:50 2018 " "Processing ended: Mon Jul 02 16:59:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530561590060 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530561590060 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530561590060 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530561590060 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530561590646 ""}
