{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 2,
    "design__latch__count": 0,
    "design__instance__count": 10487,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.006717485375702381,
    "power__switching__total": 0.008440125733613968,
    "power__leakage__total": 9.16698539299432e-08,
    "power__total": 0.015157702378928661,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.044041,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.044041,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.329024,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.412303,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 16,
    "design__max_fanout_violation__count": 63,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.032009,
    "clock__skew__worst_setup": -0.032009,
    "timing__hold__ws": 0.117272,
    "timing__setup__ws": -4.824782,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -712.7630770000001,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -4.824782,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 218,
    "timing__setup_r2r_vio__count": 2,
    "design__die__bbox": "0.0 0.0 400.12 410.84",
    "design__core__bbox": "5.52 10.88 394.22 399.84",
    "design__io": 114,
    "design__die__area": 164385,
    "design__core__area": 151189,
    "design__instance__area": 68199.2,
    "design__instance__count__stdcell": 10487,
    "design__instance__area__stdcell": 68199.2,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.451086,
    "design__instance__utilization__stdcell": 0.451086,
    "floorplan__design__io": 112,
    "design__io__hpwl": 38788058,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 330.68,
    "design__instance__displacement__mean": 0.03,
    "design__instance__displacement__max": 10.08,
    "route__wirelength__estimated": 193589,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 9,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 7,
    "antenna__violating__pins": 9,
    "antenna__count": 15,
    "route__net": 8350,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 5957,
    "route__wirelength__iter:1": 214609,
    "route__drc_errors__iter:2": 3418,
    "route__wirelength__iter:2": 212959,
    "route__drc_errors__iter:3": 3443,
    "route__wirelength__iter:3": 212307,
    "route__drc_errors__iter:4": 771,
    "route__wirelength__iter:4": 212135,
    "route__drc_errors__iter:5": 115,
    "route__wirelength__iter:5": 212191,
    "route__drc_errors__iter:6": 10,
    "route__wirelength__iter:6": 212200,
    "route__drc_errors__iter:7": 3,
    "route__wirelength__iter:7": 212200,
    "route__drc_errors__iter:8": 1,
    "route__wirelength__iter:8": 212205,
    "route__drc_errors__iter:9": 0,
    "route__wirelength__iter:9": 212202,
    "route__drc_errors": 0,
    "route__wirelength": 212202,
    "route__vias": 59457,
    "route__vias__singlecut": 59457,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 714.14,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.062967,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.062967,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.903448,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -4.685326,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -237.203568,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -4.685326,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 72,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.03425,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.03425,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.119942,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.774602,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.041548,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.041548,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.325431,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.46711,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.059814,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.059814,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.898571,
    "timing__setup__ws__corner:min_ss_100C_1v60": -4.558642,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -229.290619,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -4.558642,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 72,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.032009,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.032009,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.117272,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.810931,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 7,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.050405,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.050405,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.332594,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.357357,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 7,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.070623,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.070623,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.909914,
    "timing__setup__ws__corner:max_ss_100C_1v60": -4.824782,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -246.26889,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -4.824782,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 74,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 2,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 7,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.03998,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.03998,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12253,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.744832,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79756,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000288468,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00243959,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000288,
    "ir__drop__worst": 0.00244,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}