{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712241198227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712241198228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 15:33:18 2024 " "Processing started: Thu Apr  4 15:33:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712241198228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241198228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqShiftUnit_Demo -c SeqShiftUnit_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqShiftUnit_Demo -c SeqShiftUnit_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241198228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712241198493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712241198493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241204401 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241204401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241204401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqshiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqShiftUnit-Behavioral " "Found design unit 1: SeqShiftUnit-Behavioral" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241204402 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit " "Found entity 1: SeqShiftUnit" {  } { { "SeqShiftUnit.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241204402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241204402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqshiftunit_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seqshiftunit_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SeqShiftUnit_Demo " "Found entity 1: SeqShiftUnit_Demo" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712241204403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241204403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SeqShiftUnit_Demo " "Elaborating entity \"SeqShiftUnit_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712241204424 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[16..0\] " "Not all bits in bus \"SW\[16..0\]\" are used" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 208 168 336 224 "SW\[16\]" "" } { 224 168 336 240 "SW\[15\]" "" } { 240 168 336 256 "SW\[14\]" "" } { 288 48 216 304 "SW\[13\]" "" } { 336 88 256 352 "SW\[12\]" "" } { 384 136 304 400 "SW\[11\]" "" } { 160 160 328 176 "SW\[7..0\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1712241204425 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[16\] SW16 " "Converted element name(s) from \"SW\[16\]\" to \"SW16\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 208 168 336 224 "SW\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[15\] SW15 " "Converted element name(s) from \"SW\[15\]\" to \"SW15\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 224 168 336 240 "SW\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[14\] SW14 " "Converted element name(s) from \"SW\[14\]\" to \"SW14\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 240 168 336 256 "SW\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[13\] SW13 " "Converted element name(s) from \"SW\[13\]\" to \"SW13\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 288 48 216 304 "SW\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[12\] SW12 " "Converted element name(s) from \"SW\[12\]\" to \"SW12\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 336 88 256 352 "SW\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[11\] SW11 " "Converted element name(s) from \"SW\[11\]\" to \"SW11\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 384 136 304 400 "SW\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 160 160 328 176 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712241204425 ""}  } { { "SeqShiftUnit_Demo.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 208 168 336 224 "SW\[16\]" "" } { 224 168 336 240 "SW\[15\]" "" } { 240 168 336 256 "SW\[14\]" "" } { 288 48 216 304 "SW\[13\]" "" } { 336 88 256 352 "SW\[12\]" "" } { 384 136 304 400 "SW\[11\]" "" } { 160 160 328 176 "SW\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712241204425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SeqShiftUnit SeqShiftUnit:inst " "Elaborating entity \"SeqShiftUnit\" for hierarchy \"SeqShiftUnit:inst\"" {  } { { "SeqShiftUnit_Demo.bdf" "inst" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 152 624 816 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712241204430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst1 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst1\"" {  } { { "SeqShiftUnit_Demo.bdf" "inst1" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/aula06/Parte2/SeqShiftUnit_Demo.bdf" { { 48 216 360 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712241204431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712241204753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712241205054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712241205054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712241205075 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712241205075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712241205075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712241205075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712241205084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 15:33:25 2024 " "Processing ended: Thu Apr  4 15:33:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712241205084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712241205084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712241205084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712241205084 ""}
