
EVM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000a8e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00000a8e  00000b02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000006cc  00000000  00000000  00000b14  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  000011e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000100  00000000  00000000  00001268  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d8f  00000000  00000000  00001368  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000437  00000000  00000000  000020f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000793  00000000  00000000  0000252e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000020c  00000000  00000000  00002cc4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000037e  00000000  00000000  00002ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000847  00000000  00000000  0000324e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ee e8       	ldi	r30, 0x8E	; 142
  68:	fa e0       	ldi	r31, 0x0A	; 10
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 37       	cpi	r26, 0x70	; 112
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a0 e7       	ldi	r26, 0x70	; 112
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a0 37       	cpi	r26, 0x70	; 112
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 18 04 	call	0x830	; 0x830 <main>
  8a:	0c 94 45 05 	jmp	0xa8a	; 0xa8a <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <BUTTON_vInit>:
  92:	40 e0       	ldi	r20, 0x00	; 0
  94:	0e 94 58 00 	call	0xb0	; 0xb0 <DIO_vsetPINDIR>
  98:	08 95       	ret

0000009a <BUTTON_u8Read>:
  9a:	0e 94 c7 01 	call	0x38e	; 0x38e <DIO_u8readPIN>
  9e:	08 95       	ret

000000a0 <BUTTON_vconnectInternalPULLUP>:
  a0:	41 e0       	ldi	r20, 0x01	; 1
  a2:	0e 94 b3 02 	call	0x566	; 0x566 <DIO_vconnectInternalPULLUP>
  a6:	08 95       	ret

000000a8 <BUTTON_vdisconnectInternalPULLUP>:
  a8:	40 e0       	ldi	r20, 0x00	; 0
  aa:	0e 94 b3 02 	call	0x566	; 0x566 <DIO_vconnectInternalPULLUP>
  ae:	08 95       	ret

000000b0 <DIO_vsetPINDIR>:
  b0:	84 34       	cpi	r24, 0x44	; 68
  b2:	09 f4       	brne	.+2      	; 0xb6 <DIO_vsetPINDIR+0x6>
  b4:	71 c0       	rjmp	.+226    	; 0x198 <DIO_vsetPINDIR+0xe8>
  b6:	85 34       	cpi	r24, 0x45	; 69
  b8:	48 f4       	brcc	.+18     	; 0xcc <DIO_vsetPINDIR+0x1c>
  ba:	82 34       	cpi	r24, 0x42	; 66
  bc:	99 f1       	breq	.+102    	; 0x124 <DIO_vsetPINDIR+0x74>
  be:	83 34       	cpi	r24, 0x43	; 67
  c0:	08 f0       	brcs	.+2      	; 0xc4 <DIO_vsetPINDIR+0x14>
  c2:	4d c0       	rjmp	.+154    	; 0x15e <DIO_vsetPINDIR+0xae>
  c4:	81 34       	cpi	r24, 0x41	; 65
  c6:	09 f0       	breq	.+2      	; 0xca <DIO_vsetPINDIR+0x1a>
  c8:	83 c0       	rjmp	.+262    	; 0x1d0 <DIO_vsetPINDIR+0x120>
  ca:	0f c0       	rjmp	.+30     	; 0xea <DIO_vsetPINDIR+0x3a>
  cc:	82 36       	cpi	r24, 0x62	; 98
  ce:	51 f1       	breq	.+84     	; 0x124 <DIO_vsetPINDIR+0x74>
  d0:	83 36       	cpi	r24, 0x63	; 99
  d2:	20 f4       	brcc	.+8      	; 0xdc <DIO_vsetPINDIR+0x2c>
  d4:	81 36       	cpi	r24, 0x61	; 97
  d6:	09 f0       	breq	.+2      	; 0xda <DIO_vsetPINDIR+0x2a>
  d8:	7b c0       	rjmp	.+246    	; 0x1d0 <DIO_vsetPINDIR+0x120>
  da:	07 c0       	rjmp	.+14     	; 0xea <DIO_vsetPINDIR+0x3a>
  dc:	83 36       	cpi	r24, 0x63	; 99
  de:	09 f4       	brne	.+2      	; 0xe2 <DIO_vsetPINDIR+0x32>
  e0:	3e c0       	rjmp	.+124    	; 0x15e <DIO_vsetPINDIR+0xae>
  e2:	84 36       	cpi	r24, 0x64	; 100
  e4:	09 f0       	breq	.+2      	; 0xe8 <DIO_vsetPINDIR+0x38>
  e6:	74 c0       	rjmp	.+232    	; 0x1d0 <DIO_vsetPINDIR+0x120>
  e8:	57 c0       	rjmp	.+174    	; 0x198 <DIO_vsetPINDIR+0xe8>
  ea:	41 30       	cpi	r20, 0x01	; 1
  ec:	69 f4       	brne	.+26     	; 0x108 <DIO_vsetPINDIR+0x58>
  ee:	2a b3       	in	r18, 0x1a	; 26
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	ac 01       	movw	r20, r24
  f6:	02 c0       	rjmp	.+4      	; 0xfc <DIO_vsetPINDIR+0x4c>
  f8:	44 0f       	add	r20, r20
  fa:	55 1f       	adc	r21, r21
  fc:	6a 95       	dec	r22
  fe:	e2 f7       	brpl	.-8      	; 0xf8 <DIO_vsetPINDIR+0x48>
 100:	ba 01       	movw	r22, r20
 102:	62 2b       	or	r22, r18
 104:	6a bb       	out	0x1a, r22	; 26
 106:	08 95       	ret
 108:	2a b3       	in	r18, 0x1a	; 26
 10a:	81 e0       	ldi	r24, 0x01	; 1
 10c:	90 e0       	ldi	r25, 0x00	; 0
 10e:	ac 01       	movw	r20, r24
 110:	02 c0       	rjmp	.+4      	; 0x116 <DIO_vsetPINDIR+0x66>
 112:	44 0f       	add	r20, r20
 114:	55 1f       	adc	r21, r21
 116:	6a 95       	dec	r22
 118:	e2 f7       	brpl	.-8      	; 0x112 <DIO_vsetPINDIR+0x62>
 11a:	ba 01       	movw	r22, r20
 11c:	60 95       	com	r22
 11e:	62 23       	and	r22, r18
 120:	6a bb       	out	0x1a, r22	; 26
 122:	08 95       	ret
 124:	41 30       	cpi	r20, 0x01	; 1
 126:	69 f4       	brne	.+26     	; 0x142 <DIO_vsetPINDIR+0x92>
 128:	27 b3       	in	r18, 0x17	; 23
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	ac 01       	movw	r20, r24
 130:	02 c0       	rjmp	.+4      	; 0x136 <DIO_vsetPINDIR+0x86>
 132:	44 0f       	add	r20, r20
 134:	55 1f       	adc	r21, r21
 136:	6a 95       	dec	r22
 138:	e2 f7       	brpl	.-8      	; 0x132 <DIO_vsetPINDIR+0x82>
 13a:	ba 01       	movw	r22, r20
 13c:	62 2b       	or	r22, r18
 13e:	67 bb       	out	0x17, r22	; 23
 140:	08 95       	ret
 142:	27 b3       	in	r18, 0x17	; 23
 144:	81 e0       	ldi	r24, 0x01	; 1
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	ac 01       	movw	r20, r24
 14a:	02 c0       	rjmp	.+4      	; 0x150 <DIO_vsetPINDIR+0xa0>
 14c:	44 0f       	add	r20, r20
 14e:	55 1f       	adc	r21, r21
 150:	6a 95       	dec	r22
 152:	e2 f7       	brpl	.-8      	; 0x14c <DIO_vsetPINDIR+0x9c>
 154:	ba 01       	movw	r22, r20
 156:	60 95       	com	r22
 158:	62 23       	and	r22, r18
 15a:	67 bb       	out	0x17, r22	; 23
 15c:	08 95       	ret
 15e:	41 30       	cpi	r20, 0x01	; 1
 160:	69 f4       	brne	.+26     	; 0x17c <DIO_vsetPINDIR+0xcc>
 162:	24 b3       	in	r18, 0x14	; 20
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	ac 01       	movw	r20, r24
 16a:	02 c0       	rjmp	.+4      	; 0x170 <DIO_vsetPINDIR+0xc0>
 16c:	44 0f       	add	r20, r20
 16e:	55 1f       	adc	r21, r21
 170:	6a 95       	dec	r22
 172:	e2 f7       	brpl	.-8      	; 0x16c <DIO_vsetPINDIR+0xbc>
 174:	ba 01       	movw	r22, r20
 176:	62 2b       	or	r22, r18
 178:	64 bb       	out	0x14, r22	; 20
 17a:	08 95       	ret
 17c:	24 b3       	in	r18, 0x14	; 20
 17e:	81 e0       	ldi	r24, 0x01	; 1
 180:	90 e0       	ldi	r25, 0x00	; 0
 182:	ac 01       	movw	r20, r24
 184:	02 c0       	rjmp	.+4      	; 0x18a <DIO_vsetPINDIR+0xda>
 186:	44 0f       	add	r20, r20
 188:	55 1f       	adc	r21, r21
 18a:	6a 95       	dec	r22
 18c:	e2 f7       	brpl	.-8      	; 0x186 <DIO_vsetPINDIR+0xd6>
 18e:	ba 01       	movw	r22, r20
 190:	60 95       	com	r22
 192:	62 23       	and	r22, r18
 194:	64 bb       	out	0x14, r22	; 20
 196:	08 95       	ret
 198:	41 30       	cpi	r20, 0x01	; 1
 19a:	69 f4       	brne	.+26     	; 0x1b6 <DIO_vsetPINDIR+0x106>
 19c:	21 b3       	in	r18, 0x11	; 17
 19e:	81 e0       	ldi	r24, 0x01	; 1
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	ac 01       	movw	r20, r24
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <DIO_vsetPINDIR+0xfa>
 1a6:	44 0f       	add	r20, r20
 1a8:	55 1f       	adc	r21, r21
 1aa:	6a 95       	dec	r22
 1ac:	e2 f7       	brpl	.-8      	; 0x1a6 <DIO_vsetPINDIR+0xf6>
 1ae:	ba 01       	movw	r22, r20
 1b0:	62 2b       	or	r22, r18
 1b2:	61 bb       	out	0x11, r22	; 17
 1b4:	08 95       	ret
 1b6:	21 b3       	in	r18, 0x11	; 17
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	ac 01       	movw	r20, r24
 1be:	02 c0       	rjmp	.+4      	; 0x1c4 <DIO_vsetPINDIR+0x114>
 1c0:	44 0f       	add	r20, r20
 1c2:	55 1f       	adc	r21, r21
 1c4:	6a 95       	dec	r22
 1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <DIO_vsetPINDIR+0x110>
 1c8:	ba 01       	movw	r22, r20
 1ca:	60 95       	com	r22
 1cc:	62 23       	and	r22, r18
 1ce:	61 bb       	out	0x11, r22	; 17
 1d0:	08 95       	ret

000001d2 <DIO_vwritePIN>:
 1d2:	84 34       	cpi	r24, 0x44	; 68
 1d4:	09 f4       	brne	.+2      	; 0x1d8 <DIO_vwritePIN+0x6>
 1d6:	71 c0       	rjmp	.+226    	; 0x2ba <DIO_vwritePIN+0xe8>
 1d8:	85 34       	cpi	r24, 0x45	; 69
 1da:	48 f4       	brcc	.+18     	; 0x1ee <DIO_vwritePIN+0x1c>
 1dc:	82 34       	cpi	r24, 0x42	; 66
 1de:	99 f1       	breq	.+102    	; 0x246 <DIO_vwritePIN+0x74>
 1e0:	83 34       	cpi	r24, 0x43	; 67
 1e2:	08 f0       	brcs	.+2      	; 0x1e6 <DIO_vwritePIN+0x14>
 1e4:	4d c0       	rjmp	.+154    	; 0x280 <DIO_vwritePIN+0xae>
 1e6:	81 34       	cpi	r24, 0x41	; 65
 1e8:	09 f0       	breq	.+2      	; 0x1ec <DIO_vwritePIN+0x1a>
 1ea:	83 c0       	rjmp	.+262    	; 0x2f2 <DIO_vwritePIN+0x120>
 1ec:	0f c0       	rjmp	.+30     	; 0x20c <DIO_vwritePIN+0x3a>
 1ee:	82 36       	cpi	r24, 0x62	; 98
 1f0:	51 f1       	breq	.+84     	; 0x246 <DIO_vwritePIN+0x74>
 1f2:	83 36       	cpi	r24, 0x63	; 99
 1f4:	20 f4       	brcc	.+8      	; 0x1fe <DIO_vwritePIN+0x2c>
 1f6:	81 36       	cpi	r24, 0x61	; 97
 1f8:	09 f0       	breq	.+2      	; 0x1fc <DIO_vwritePIN+0x2a>
 1fa:	7b c0       	rjmp	.+246    	; 0x2f2 <DIO_vwritePIN+0x120>
 1fc:	07 c0       	rjmp	.+14     	; 0x20c <DIO_vwritePIN+0x3a>
 1fe:	83 36       	cpi	r24, 0x63	; 99
 200:	09 f4       	brne	.+2      	; 0x204 <DIO_vwritePIN+0x32>
 202:	3e c0       	rjmp	.+124    	; 0x280 <DIO_vwritePIN+0xae>
 204:	84 36       	cpi	r24, 0x64	; 100
 206:	09 f0       	breq	.+2      	; 0x20a <DIO_vwritePIN+0x38>
 208:	74 c0       	rjmp	.+232    	; 0x2f2 <DIO_vwritePIN+0x120>
 20a:	57 c0       	rjmp	.+174    	; 0x2ba <DIO_vwritePIN+0xe8>
 20c:	41 30       	cpi	r20, 0x01	; 1
 20e:	69 f4       	brne	.+26     	; 0x22a <DIO_vwritePIN+0x58>
 210:	2b b3       	in	r18, 0x1b	; 27
 212:	81 e0       	ldi	r24, 0x01	; 1
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	ac 01       	movw	r20, r24
 218:	02 c0       	rjmp	.+4      	; 0x21e <DIO_vwritePIN+0x4c>
 21a:	44 0f       	add	r20, r20
 21c:	55 1f       	adc	r21, r21
 21e:	6a 95       	dec	r22
 220:	e2 f7       	brpl	.-8      	; 0x21a <DIO_vwritePIN+0x48>
 222:	ba 01       	movw	r22, r20
 224:	62 2b       	or	r22, r18
 226:	6b bb       	out	0x1b, r22	; 27
 228:	08 95       	ret
 22a:	2b b3       	in	r18, 0x1b	; 27
 22c:	81 e0       	ldi	r24, 0x01	; 1
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	ac 01       	movw	r20, r24
 232:	02 c0       	rjmp	.+4      	; 0x238 <DIO_vwritePIN+0x66>
 234:	44 0f       	add	r20, r20
 236:	55 1f       	adc	r21, r21
 238:	6a 95       	dec	r22
 23a:	e2 f7       	brpl	.-8      	; 0x234 <DIO_vwritePIN+0x62>
 23c:	ba 01       	movw	r22, r20
 23e:	60 95       	com	r22
 240:	62 23       	and	r22, r18
 242:	6b bb       	out	0x1b, r22	; 27
 244:	08 95       	ret
 246:	41 30       	cpi	r20, 0x01	; 1
 248:	69 f4       	brne	.+26     	; 0x264 <DIO_vwritePIN+0x92>
 24a:	28 b3       	in	r18, 0x18	; 24
 24c:	81 e0       	ldi	r24, 0x01	; 1
 24e:	90 e0       	ldi	r25, 0x00	; 0
 250:	ac 01       	movw	r20, r24
 252:	02 c0       	rjmp	.+4      	; 0x258 <DIO_vwritePIN+0x86>
 254:	44 0f       	add	r20, r20
 256:	55 1f       	adc	r21, r21
 258:	6a 95       	dec	r22
 25a:	e2 f7       	brpl	.-8      	; 0x254 <DIO_vwritePIN+0x82>
 25c:	ba 01       	movw	r22, r20
 25e:	62 2b       	or	r22, r18
 260:	68 bb       	out	0x18, r22	; 24
 262:	08 95       	ret
 264:	28 b3       	in	r18, 0x18	; 24
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	ac 01       	movw	r20, r24
 26c:	02 c0       	rjmp	.+4      	; 0x272 <DIO_vwritePIN+0xa0>
 26e:	44 0f       	add	r20, r20
 270:	55 1f       	adc	r21, r21
 272:	6a 95       	dec	r22
 274:	e2 f7       	brpl	.-8      	; 0x26e <DIO_vwritePIN+0x9c>
 276:	ba 01       	movw	r22, r20
 278:	60 95       	com	r22
 27a:	62 23       	and	r22, r18
 27c:	68 bb       	out	0x18, r22	; 24
 27e:	08 95       	ret
 280:	41 30       	cpi	r20, 0x01	; 1
 282:	69 f4       	brne	.+26     	; 0x29e <DIO_vwritePIN+0xcc>
 284:	25 b3       	in	r18, 0x15	; 21
 286:	81 e0       	ldi	r24, 0x01	; 1
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	ac 01       	movw	r20, r24
 28c:	02 c0       	rjmp	.+4      	; 0x292 <DIO_vwritePIN+0xc0>
 28e:	44 0f       	add	r20, r20
 290:	55 1f       	adc	r21, r21
 292:	6a 95       	dec	r22
 294:	e2 f7       	brpl	.-8      	; 0x28e <DIO_vwritePIN+0xbc>
 296:	ba 01       	movw	r22, r20
 298:	62 2b       	or	r22, r18
 29a:	65 bb       	out	0x15, r22	; 21
 29c:	08 95       	ret
 29e:	25 b3       	in	r18, 0x15	; 21
 2a0:	81 e0       	ldi	r24, 0x01	; 1
 2a2:	90 e0       	ldi	r25, 0x00	; 0
 2a4:	ac 01       	movw	r20, r24
 2a6:	02 c0       	rjmp	.+4      	; 0x2ac <DIO_vwritePIN+0xda>
 2a8:	44 0f       	add	r20, r20
 2aa:	55 1f       	adc	r21, r21
 2ac:	6a 95       	dec	r22
 2ae:	e2 f7       	brpl	.-8      	; 0x2a8 <DIO_vwritePIN+0xd6>
 2b0:	ba 01       	movw	r22, r20
 2b2:	60 95       	com	r22
 2b4:	62 23       	and	r22, r18
 2b6:	65 bb       	out	0x15, r22	; 21
 2b8:	08 95       	ret
 2ba:	41 30       	cpi	r20, 0x01	; 1
 2bc:	69 f4       	brne	.+26     	; 0x2d8 <DIO_vwritePIN+0x106>
 2be:	22 b3       	in	r18, 0x12	; 18
 2c0:	81 e0       	ldi	r24, 0x01	; 1
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	ac 01       	movw	r20, r24
 2c6:	02 c0       	rjmp	.+4      	; 0x2cc <DIO_vwritePIN+0xfa>
 2c8:	44 0f       	add	r20, r20
 2ca:	55 1f       	adc	r21, r21
 2cc:	6a 95       	dec	r22
 2ce:	e2 f7       	brpl	.-8      	; 0x2c8 <DIO_vwritePIN+0xf6>
 2d0:	ba 01       	movw	r22, r20
 2d2:	62 2b       	or	r22, r18
 2d4:	62 bb       	out	0x12, r22	; 18
 2d6:	08 95       	ret
 2d8:	22 b3       	in	r18, 0x12	; 18
 2da:	81 e0       	ldi	r24, 0x01	; 1
 2dc:	90 e0       	ldi	r25, 0x00	; 0
 2de:	ac 01       	movw	r20, r24
 2e0:	02 c0       	rjmp	.+4      	; 0x2e6 <DIO_vwritePIN+0x114>
 2e2:	44 0f       	add	r20, r20
 2e4:	55 1f       	adc	r21, r21
 2e6:	6a 95       	dec	r22
 2e8:	e2 f7       	brpl	.-8      	; 0x2e2 <DIO_vwritePIN+0x110>
 2ea:	ba 01       	movw	r22, r20
 2ec:	60 95       	com	r22
 2ee:	62 23       	and	r22, r18
 2f0:	62 bb       	out	0x12, r22	; 18
 2f2:	08 95       	ret

000002f4 <DIO_vtogglePIN>:
 2f4:	84 34       	cpi	r24, 0x44	; 68
 2f6:	09 f4       	brne	.+2      	; 0x2fa <DIO_vtogglePIN+0x6>
 2f8:	3d c0       	rjmp	.+122    	; 0x374 <DIO_vtogglePIN+0x80>
 2fa:	85 34       	cpi	r24, 0x45	; 69
 2fc:	40 f4       	brcc	.+16     	; 0x30e <DIO_vtogglePIN+0x1a>
 2fe:	82 34       	cpi	r24, 0x42	; 66
 300:	f9 f0       	breq	.+62     	; 0x340 <DIO_vtogglePIN+0x4c>
 302:	83 34       	cpi	r24, 0x43	; 67
 304:	50 f5       	brcc	.+84     	; 0x35a <DIO_vtogglePIN+0x66>
 306:	81 34       	cpi	r24, 0x41	; 65
 308:	09 f0       	breq	.+2      	; 0x30c <DIO_vtogglePIN+0x18>
 30a:	40 c0       	rjmp	.+128    	; 0x38c <DIO_vtogglePIN+0x98>
 30c:	0c c0       	rjmp	.+24     	; 0x326 <DIO_vtogglePIN+0x32>
 30e:	82 36       	cpi	r24, 0x62	; 98
 310:	b9 f0       	breq	.+46     	; 0x340 <DIO_vtogglePIN+0x4c>
 312:	83 36       	cpi	r24, 0x63	; 99
 314:	18 f4       	brcc	.+6      	; 0x31c <DIO_vtogglePIN+0x28>
 316:	81 36       	cpi	r24, 0x61	; 97
 318:	c9 f5       	brne	.+114    	; 0x38c <DIO_vtogglePIN+0x98>
 31a:	05 c0       	rjmp	.+10     	; 0x326 <DIO_vtogglePIN+0x32>
 31c:	83 36       	cpi	r24, 0x63	; 99
 31e:	e9 f0       	breq	.+58     	; 0x35a <DIO_vtogglePIN+0x66>
 320:	84 36       	cpi	r24, 0x64	; 100
 322:	a1 f5       	brne	.+104    	; 0x38c <DIO_vtogglePIN+0x98>
 324:	27 c0       	rjmp	.+78     	; 0x374 <DIO_vtogglePIN+0x80>
 326:	2b b3       	in	r18, 0x1b	; 27
 328:	81 e0       	ldi	r24, 0x01	; 1
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	ac 01       	movw	r20, r24
 32e:	02 c0       	rjmp	.+4      	; 0x334 <DIO_vtogglePIN+0x40>
 330:	44 0f       	add	r20, r20
 332:	55 1f       	adc	r21, r21
 334:	6a 95       	dec	r22
 336:	e2 f7       	brpl	.-8      	; 0x330 <DIO_vtogglePIN+0x3c>
 338:	ba 01       	movw	r22, r20
 33a:	62 27       	eor	r22, r18
 33c:	6b bb       	out	0x1b, r22	; 27
 33e:	08 95       	ret
 340:	28 b3       	in	r18, 0x18	; 24
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	ac 01       	movw	r20, r24
 348:	02 c0       	rjmp	.+4      	; 0x34e <DIO_vtogglePIN+0x5a>
 34a:	44 0f       	add	r20, r20
 34c:	55 1f       	adc	r21, r21
 34e:	6a 95       	dec	r22
 350:	e2 f7       	brpl	.-8      	; 0x34a <DIO_vtogglePIN+0x56>
 352:	ba 01       	movw	r22, r20
 354:	62 27       	eor	r22, r18
 356:	68 bb       	out	0x18, r22	; 24
 358:	08 95       	ret
 35a:	25 b3       	in	r18, 0x15	; 21
 35c:	81 e0       	ldi	r24, 0x01	; 1
 35e:	90 e0       	ldi	r25, 0x00	; 0
 360:	ac 01       	movw	r20, r24
 362:	02 c0       	rjmp	.+4      	; 0x368 <DIO_vtogglePIN+0x74>
 364:	44 0f       	add	r20, r20
 366:	55 1f       	adc	r21, r21
 368:	6a 95       	dec	r22
 36a:	e2 f7       	brpl	.-8      	; 0x364 <DIO_vtogglePIN+0x70>
 36c:	ba 01       	movw	r22, r20
 36e:	62 27       	eor	r22, r18
 370:	65 bb       	out	0x15, r22	; 21
 372:	08 95       	ret
 374:	22 b3       	in	r18, 0x12	; 18
 376:	81 e0       	ldi	r24, 0x01	; 1
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	ac 01       	movw	r20, r24
 37c:	02 c0       	rjmp	.+4      	; 0x382 <DIO_vtogglePIN+0x8e>
 37e:	44 0f       	add	r20, r20
 380:	55 1f       	adc	r21, r21
 382:	6a 95       	dec	r22
 384:	e2 f7       	brpl	.-8      	; 0x37e <DIO_vtogglePIN+0x8a>
 386:	ba 01       	movw	r22, r20
 388:	62 27       	eor	r22, r18
 38a:	62 bb       	out	0x12, r22	; 18
 38c:	08 95       	ret

0000038e <DIO_u8readPIN>:
 38e:	84 34       	cpi	r24, 0x44	; 68
 390:	09 f4       	brne	.+2      	; 0x394 <DIO_u8readPIN+0x6>
 392:	51 c0       	rjmp	.+162    	; 0x436 <DIO_u8readPIN+0xa8>
 394:	85 34       	cpi	r24, 0x45	; 69
 396:	40 f4       	brcc	.+16     	; 0x3a8 <DIO_u8readPIN+0x1a>
 398:	82 34       	cpi	r24, 0x42	; 66
 39a:	39 f1       	breq	.+78     	; 0x3ea <DIO_u8readPIN+0x5c>
 39c:	83 34       	cpi	r24, 0x43	; 67
 39e:	c0 f5       	brcc	.+112    	; 0x410 <DIO_u8readPIN+0x82>
 3a0:	81 34       	cpi	r24, 0x41	; 65
 3a2:	09 f0       	breq	.+2      	; 0x3a6 <DIO_u8readPIN+0x18>
 3a4:	5a c0       	rjmp	.+180    	; 0x45a <DIO_u8readPIN+0xcc>
 3a6:	0e c0       	rjmp	.+28     	; 0x3c4 <DIO_u8readPIN+0x36>
 3a8:	82 36       	cpi	r24, 0x62	; 98
 3aa:	f9 f0       	breq	.+62     	; 0x3ea <DIO_u8readPIN+0x5c>
 3ac:	83 36       	cpi	r24, 0x63	; 99
 3ae:	20 f4       	brcc	.+8      	; 0x3b8 <DIO_u8readPIN+0x2a>
 3b0:	81 36       	cpi	r24, 0x61	; 97
 3b2:	09 f0       	breq	.+2      	; 0x3b6 <DIO_u8readPIN+0x28>
 3b4:	52 c0       	rjmp	.+164    	; 0x45a <DIO_u8readPIN+0xcc>
 3b6:	06 c0       	rjmp	.+12     	; 0x3c4 <DIO_u8readPIN+0x36>
 3b8:	83 36       	cpi	r24, 0x63	; 99
 3ba:	51 f1       	breq	.+84     	; 0x410 <DIO_u8readPIN+0x82>
 3bc:	84 36       	cpi	r24, 0x64	; 100
 3be:	09 f0       	breq	.+2      	; 0x3c2 <DIO_u8readPIN+0x34>
 3c0:	4c c0       	rjmp	.+152    	; 0x45a <DIO_u8readPIN+0xcc>
 3c2:	39 c0       	rjmp	.+114    	; 0x436 <DIO_u8readPIN+0xa8>
 3c4:	29 b3       	in	r18, 0x19	; 25
 3c6:	81 e0       	ldi	r24, 0x01	; 1
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	06 2e       	mov	r0, r22
 3cc:	02 c0       	rjmp	.+4      	; 0x3d2 <DIO_u8readPIN+0x44>
 3ce:	88 0f       	add	r24, r24
 3d0:	99 1f       	adc	r25, r25
 3d2:	0a 94       	dec	r0
 3d4:	e2 f7       	brpl	.-8      	; 0x3ce <DIO_u8readPIN+0x40>
 3d6:	30 e0       	ldi	r19, 0x00	; 0
 3d8:	82 23       	and	r24, r18
 3da:	93 23       	and	r25, r19
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <DIO_u8readPIN+0x54>
 3de:	96 95       	lsr	r25
 3e0:	87 95       	ror	r24
 3e2:	6a 95       	dec	r22
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <DIO_u8readPIN+0x50>
 3e6:	98 2f       	mov	r25, r24
 3e8:	38 c0       	rjmp	.+112    	; 0x45a <DIO_u8readPIN+0xcc>
 3ea:	26 b3       	in	r18, 0x16	; 22
 3ec:	81 e0       	ldi	r24, 0x01	; 1
 3ee:	90 e0       	ldi	r25, 0x00	; 0
 3f0:	06 2e       	mov	r0, r22
 3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <DIO_u8readPIN+0x6a>
 3f4:	88 0f       	add	r24, r24
 3f6:	99 1f       	adc	r25, r25
 3f8:	0a 94       	dec	r0
 3fa:	e2 f7       	brpl	.-8      	; 0x3f4 <DIO_u8readPIN+0x66>
 3fc:	30 e0       	ldi	r19, 0x00	; 0
 3fe:	82 23       	and	r24, r18
 400:	93 23       	and	r25, r19
 402:	02 c0       	rjmp	.+4      	; 0x408 <DIO_u8readPIN+0x7a>
 404:	96 95       	lsr	r25
 406:	87 95       	ror	r24
 408:	6a 95       	dec	r22
 40a:	e2 f7       	brpl	.-8      	; 0x404 <DIO_u8readPIN+0x76>
 40c:	98 2f       	mov	r25, r24
 40e:	25 c0       	rjmp	.+74     	; 0x45a <DIO_u8readPIN+0xcc>
 410:	23 b3       	in	r18, 0x13	; 19
 412:	81 e0       	ldi	r24, 0x01	; 1
 414:	90 e0       	ldi	r25, 0x00	; 0
 416:	06 2e       	mov	r0, r22
 418:	02 c0       	rjmp	.+4      	; 0x41e <DIO_u8readPIN+0x90>
 41a:	88 0f       	add	r24, r24
 41c:	99 1f       	adc	r25, r25
 41e:	0a 94       	dec	r0
 420:	e2 f7       	brpl	.-8      	; 0x41a <DIO_u8readPIN+0x8c>
 422:	30 e0       	ldi	r19, 0x00	; 0
 424:	82 23       	and	r24, r18
 426:	93 23       	and	r25, r19
 428:	02 c0       	rjmp	.+4      	; 0x42e <DIO_u8readPIN+0xa0>
 42a:	96 95       	lsr	r25
 42c:	87 95       	ror	r24
 42e:	6a 95       	dec	r22
 430:	e2 f7       	brpl	.-8      	; 0x42a <DIO_u8readPIN+0x9c>
 432:	98 2f       	mov	r25, r24
 434:	12 c0       	rjmp	.+36     	; 0x45a <DIO_u8readPIN+0xcc>
 436:	20 b3       	in	r18, 0x10	; 16
 438:	81 e0       	ldi	r24, 0x01	; 1
 43a:	90 e0       	ldi	r25, 0x00	; 0
 43c:	06 2e       	mov	r0, r22
 43e:	02 c0       	rjmp	.+4      	; 0x444 <DIO_u8readPIN+0xb6>
 440:	88 0f       	add	r24, r24
 442:	99 1f       	adc	r25, r25
 444:	0a 94       	dec	r0
 446:	e2 f7       	brpl	.-8      	; 0x440 <DIO_u8readPIN+0xb2>
 448:	30 e0       	ldi	r19, 0x00	; 0
 44a:	82 23       	and	r24, r18
 44c:	93 23       	and	r25, r19
 44e:	02 c0       	rjmp	.+4      	; 0x454 <DIO_u8readPIN+0xc6>
 450:	96 95       	lsr	r25
 452:	87 95       	ror	r24
 454:	6a 95       	dec	r22
 456:	e2 f7       	brpl	.-8      	; 0x450 <DIO_u8readPIN+0xc2>
 458:	98 2f       	mov	r25, r24
 45a:	89 2f       	mov	r24, r25
 45c:	08 95       	ret

0000045e <DIO_vsetPORTDIR>:
 45e:	84 34       	cpi	r24, 0x44	; 68
 460:	d9 f0       	breq	.+54     	; 0x498 <DIO_vsetPORTDIR+0x3a>
 462:	85 34       	cpi	r24, 0x45	; 69
 464:	38 f4       	brcc	.+14     	; 0x474 <DIO_vsetPORTDIR+0x16>
 466:	82 34       	cpi	r24, 0x42	; 66
 468:	99 f0       	breq	.+38     	; 0x490 <DIO_vsetPORTDIR+0x32>
 46a:	83 34       	cpi	r24, 0x43	; 67
 46c:	98 f4       	brcc	.+38     	; 0x494 <DIO_vsetPORTDIR+0x36>
 46e:	81 34       	cpi	r24, 0x41	; 65
 470:	a1 f4       	brne	.+40     	; 0x49a <DIO_vsetPORTDIR+0x3c>
 472:	0c c0       	rjmp	.+24     	; 0x48c <DIO_vsetPORTDIR+0x2e>
 474:	82 36       	cpi	r24, 0x62	; 98
 476:	61 f0       	breq	.+24     	; 0x490 <DIO_vsetPORTDIR+0x32>
 478:	83 36       	cpi	r24, 0x63	; 99
 47a:	18 f4       	brcc	.+6      	; 0x482 <DIO_vsetPORTDIR+0x24>
 47c:	81 36       	cpi	r24, 0x61	; 97
 47e:	69 f4       	brne	.+26     	; 0x49a <DIO_vsetPORTDIR+0x3c>
 480:	05 c0       	rjmp	.+10     	; 0x48c <DIO_vsetPORTDIR+0x2e>
 482:	83 36       	cpi	r24, 0x63	; 99
 484:	39 f0       	breq	.+14     	; 0x494 <DIO_vsetPORTDIR+0x36>
 486:	84 36       	cpi	r24, 0x64	; 100
 488:	41 f4       	brne	.+16     	; 0x49a <DIO_vsetPORTDIR+0x3c>
 48a:	06 c0       	rjmp	.+12     	; 0x498 <DIO_vsetPORTDIR+0x3a>
 48c:	6a bb       	out	0x1a, r22	; 26
 48e:	08 95       	ret
 490:	67 bb       	out	0x17, r22	; 23
 492:	08 95       	ret
 494:	64 bb       	out	0x14, r22	; 20
 496:	08 95       	ret
 498:	61 bb       	out	0x11, r22	; 17
 49a:	08 95       	ret

0000049c <DIO_vwritePORT>:
 49c:	84 34       	cpi	r24, 0x44	; 68
 49e:	d9 f0       	breq	.+54     	; 0x4d6 <DIO_vwritePORT+0x3a>
 4a0:	85 34       	cpi	r24, 0x45	; 69
 4a2:	38 f4       	brcc	.+14     	; 0x4b2 <DIO_vwritePORT+0x16>
 4a4:	82 34       	cpi	r24, 0x42	; 66
 4a6:	99 f0       	breq	.+38     	; 0x4ce <DIO_vwritePORT+0x32>
 4a8:	83 34       	cpi	r24, 0x43	; 67
 4aa:	98 f4       	brcc	.+38     	; 0x4d2 <DIO_vwritePORT+0x36>
 4ac:	81 34       	cpi	r24, 0x41	; 65
 4ae:	a1 f4       	brne	.+40     	; 0x4d8 <DIO_vwritePORT+0x3c>
 4b0:	0c c0       	rjmp	.+24     	; 0x4ca <DIO_vwritePORT+0x2e>
 4b2:	82 36       	cpi	r24, 0x62	; 98
 4b4:	61 f0       	breq	.+24     	; 0x4ce <DIO_vwritePORT+0x32>
 4b6:	83 36       	cpi	r24, 0x63	; 99
 4b8:	18 f4       	brcc	.+6      	; 0x4c0 <DIO_vwritePORT+0x24>
 4ba:	81 36       	cpi	r24, 0x61	; 97
 4bc:	69 f4       	brne	.+26     	; 0x4d8 <DIO_vwritePORT+0x3c>
 4be:	05 c0       	rjmp	.+10     	; 0x4ca <DIO_vwritePORT+0x2e>
 4c0:	83 36       	cpi	r24, 0x63	; 99
 4c2:	39 f0       	breq	.+14     	; 0x4d2 <DIO_vwritePORT+0x36>
 4c4:	84 36       	cpi	r24, 0x64	; 100
 4c6:	41 f4       	brne	.+16     	; 0x4d8 <DIO_vwritePORT+0x3c>
 4c8:	06 c0       	rjmp	.+12     	; 0x4d6 <DIO_vwritePORT+0x3a>
 4ca:	6b bb       	out	0x1b, r22	; 27
 4cc:	08 95       	ret
 4ce:	68 bb       	out	0x18, r22	; 24
 4d0:	08 95       	ret
 4d2:	65 bb       	out	0x15, r22	; 21
 4d4:	08 95       	ret
 4d6:	62 bb       	out	0x12, r22	; 18
 4d8:	08 95       	ret

000004da <DIO_vtogglePORT>:
 4da:	84 34       	cpi	r24, 0x44	; 68
 4dc:	09 f1       	breq	.+66     	; 0x520 <DIO_vtogglePORT+0x46>
 4de:	85 34       	cpi	r24, 0x45	; 69
 4e0:	38 f4       	brcc	.+14     	; 0x4f0 <DIO_vtogglePORT+0x16>
 4e2:	82 34       	cpi	r24, 0x42	; 66
 4e4:	a9 f0       	breq	.+42     	; 0x510 <DIO_vtogglePORT+0x36>
 4e6:	83 34       	cpi	r24, 0x43	; 67
 4e8:	b8 f4       	brcc	.+46     	; 0x518 <DIO_vtogglePORT+0x3e>
 4ea:	81 34       	cpi	r24, 0x41	; 65
 4ec:	e1 f4       	brne	.+56     	; 0x526 <DIO_vtogglePORT+0x4c>
 4ee:	0c c0       	rjmp	.+24     	; 0x508 <DIO_vtogglePORT+0x2e>
 4f0:	82 36       	cpi	r24, 0x62	; 98
 4f2:	71 f0       	breq	.+28     	; 0x510 <DIO_vtogglePORT+0x36>
 4f4:	83 36       	cpi	r24, 0x63	; 99
 4f6:	18 f4       	brcc	.+6      	; 0x4fe <DIO_vtogglePORT+0x24>
 4f8:	81 36       	cpi	r24, 0x61	; 97
 4fa:	a9 f4       	brne	.+42     	; 0x526 <DIO_vtogglePORT+0x4c>
 4fc:	05 c0       	rjmp	.+10     	; 0x508 <DIO_vtogglePORT+0x2e>
 4fe:	83 36       	cpi	r24, 0x63	; 99
 500:	59 f0       	breq	.+22     	; 0x518 <DIO_vtogglePORT+0x3e>
 502:	84 36       	cpi	r24, 0x64	; 100
 504:	81 f4       	brne	.+32     	; 0x526 <DIO_vtogglePORT+0x4c>
 506:	0c c0       	rjmp	.+24     	; 0x520 <DIO_vtogglePORT+0x46>
 508:	8b b3       	in	r24, 0x1b	; 27
 50a:	80 95       	com	r24
 50c:	8b bb       	out	0x1b, r24	; 27
 50e:	08 95       	ret
 510:	88 b3       	in	r24, 0x18	; 24
 512:	80 95       	com	r24
 514:	88 bb       	out	0x18, r24	; 24
 516:	08 95       	ret
 518:	85 b3       	in	r24, 0x15	; 21
 51a:	80 95       	com	r24
 51c:	85 bb       	out	0x15, r24	; 21
 51e:	08 95       	ret
 520:	82 b3       	in	r24, 0x12	; 18
 522:	80 95       	com	r24
 524:	82 bb       	out	0x12, r24	; 18
 526:	08 95       	ret

00000528 <DIO_u8readPORT>:
 528:	84 34       	cpi	r24, 0x44	; 68
 52a:	d9 f0       	breq	.+54     	; 0x562 <DIO_u8readPORT+0x3a>
 52c:	85 34       	cpi	r24, 0x45	; 69
 52e:	38 f4       	brcc	.+14     	; 0x53e <DIO_u8readPORT+0x16>
 530:	82 34       	cpi	r24, 0x42	; 66
 532:	99 f0       	breq	.+38     	; 0x55a <DIO_u8readPORT+0x32>
 534:	83 34       	cpi	r24, 0x43	; 67
 536:	98 f4       	brcc	.+38     	; 0x55e <DIO_u8readPORT+0x36>
 538:	81 34       	cpi	r24, 0x41	; 65
 53a:	a1 f4       	brne	.+40     	; 0x564 <DIO_u8readPORT+0x3c>
 53c:	0c c0       	rjmp	.+24     	; 0x556 <DIO_u8readPORT+0x2e>
 53e:	82 36       	cpi	r24, 0x62	; 98
 540:	61 f0       	breq	.+24     	; 0x55a <DIO_u8readPORT+0x32>
 542:	83 36       	cpi	r24, 0x63	; 99
 544:	18 f4       	brcc	.+6      	; 0x54c <DIO_u8readPORT+0x24>
 546:	81 36       	cpi	r24, 0x61	; 97
 548:	69 f4       	brne	.+26     	; 0x564 <DIO_u8readPORT+0x3c>
 54a:	05 c0       	rjmp	.+10     	; 0x556 <DIO_u8readPORT+0x2e>
 54c:	83 36       	cpi	r24, 0x63	; 99
 54e:	39 f0       	breq	.+14     	; 0x55e <DIO_u8readPORT+0x36>
 550:	84 36       	cpi	r24, 0x64	; 100
 552:	41 f4       	brne	.+16     	; 0x564 <DIO_u8readPORT+0x3c>
 554:	06 c0       	rjmp	.+12     	; 0x562 <DIO_u8readPORT+0x3a>
 556:	89 b3       	in	r24, 0x19	; 25
 558:	08 95       	ret
 55a:	86 b3       	in	r24, 0x16	; 22
 55c:	08 95       	ret
 55e:	83 b3       	in	r24, 0x13	; 19
 560:	08 95       	ret
 562:	80 b3       	in	r24, 0x10	; 16
 564:	08 95       	ret

00000566 <DIO_vconnectInternalPULLUP>:
 566:	84 34       	cpi	r24, 0x44	; 68
 568:	09 f4       	brne	.+2      	; 0x56c <DIO_vconnectInternalPULLUP+0x6>
 56a:	71 c0       	rjmp	.+226    	; 0x64e <DIO_vconnectInternalPULLUP+0xe8>
 56c:	85 34       	cpi	r24, 0x45	; 69
 56e:	48 f4       	brcc	.+18     	; 0x582 <DIO_vconnectInternalPULLUP+0x1c>
 570:	82 34       	cpi	r24, 0x42	; 66
 572:	99 f1       	breq	.+102    	; 0x5da <DIO_vconnectInternalPULLUP+0x74>
 574:	83 34       	cpi	r24, 0x43	; 67
 576:	08 f0       	brcs	.+2      	; 0x57a <DIO_vconnectInternalPULLUP+0x14>
 578:	4d c0       	rjmp	.+154    	; 0x614 <DIO_vconnectInternalPULLUP+0xae>
 57a:	81 34       	cpi	r24, 0x41	; 65
 57c:	09 f0       	breq	.+2      	; 0x580 <DIO_vconnectInternalPULLUP+0x1a>
 57e:	83 c0       	rjmp	.+262    	; 0x686 <DIO_vconnectInternalPULLUP+0x120>
 580:	0f c0       	rjmp	.+30     	; 0x5a0 <DIO_vconnectInternalPULLUP+0x3a>
 582:	82 36       	cpi	r24, 0x62	; 98
 584:	51 f1       	breq	.+84     	; 0x5da <DIO_vconnectInternalPULLUP+0x74>
 586:	83 36       	cpi	r24, 0x63	; 99
 588:	20 f4       	brcc	.+8      	; 0x592 <DIO_vconnectInternalPULLUP+0x2c>
 58a:	81 36       	cpi	r24, 0x61	; 97
 58c:	09 f0       	breq	.+2      	; 0x590 <DIO_vconnectInternalPULLUP+0x2a>
 58e:	7b c0       	rjmp	.+246    	; 0x686 <DIO_vconnectInternalPULLUP+0x120>
 590:	07 c0       	rjmp	.+14     	; 0x5a0 <DIO_vconnectInternalPULLUP+0x3a>
 592:	83 36       	cpi	r24, 0x63	; 99
 594:	09 f4       	brne	.+2      	; 0x598 <DIO_vconnectInternalPULLUP+0x32>
 596:	3e c0       	rjmp	.+124    	; 0x614 <DIO_vconnectInternalPULLUP+0xae>
 598:	84 36       	cpi	r24, 0x64	; 100
 59a:	09 f0       	breq	.+2      	; 0x59e <DIO_vconnectInternalPULLUP+0x38>
 59c:	74 c0       	rjmp	.+232    	; 0x686 <DIO_vconnectInternalPULLUP+0x120>
 59e:	57 c0       	rjmp	.+174    	; 0x64e <DIO_vconnectInternalPULLUP+0xe8>
 5a0:	41 30       	cpi	r20, 0x01	; 1
 5a2:	69 f4       	brne	.+26     	; 0x5be <DIO_vconnectInternalPULLUP+0x58>
 5a4:	2b b3       	in	r18, 0x1b	; 27
 5a6:	81 e0       	ldi	r24, 0x01	; 1
 5a8:	90 e0       	ldi	r25, 0x00	; 0
 5aa:	ac 01       	movw	r20, r24
 5ac:	02 c0       	rjmp	.+4      	; 0x5b2 <DIO_vconnectInternalPULLUP+0x4c>
 5ae:	44 0f       	add	r20, r20
 5b0:	55 1f       	adc	r21, r21
 5b2:	6a 95       	dec	r22
 5b4:	e2 f7       	brpl	.-8      	; 0x5ae <DIO_vconnectInternalPULLUP+0x48>
 5b6:	ba 01       	movw	r22, r20
 5b8:	62 2b       	or	r22, r18
 5ba:	6b bb       	out	0x1b, r22	; 27
 5bc:	08 95       	ret
 5be:	2b b3       	in	r18, 0x1b	; 27
 5c0:	81 e0       	ldi	r24, 0x01	; 1
 5c2:	90 e0       	ldi	r25, 0x00	; 0
 5c4:	ac 01       	movw	r20, r24
 5c6:	02 c0       	rjmp	.+4      	; 0x5cc <DIO_vconnectInternalPULLUP+0x66>
 5c8:	44 0f       	add	r20, r20
 5ca:	55 1f       	adc	r21, r21
 5cc:	6a 95       	dec	r22
 5ce:	e2 f7       	brpl	.-8      	; 0x5c8 <DIO_vconnectInternalPULLUP+0x62>
 5d0:	ba 01       	movw	r22, r20
 5d2:	60 95       	com	r22
 5d4:	62 23       	and	r22, r18
 5d6:	6b bb       	out	0x1b, r22	; 27
 5d8:	08 95       	ret
 5da:	41 30       	cpi	r20, 0x01	; 1
 5dc:	69 f4       	brne	.+26     	; 0x5f8 <DIO_vconnectInternalPULLUP+0x92>
 5de:	28 b3       	in	r18, 0x18	; 24
 5e0:	81 e0       	ldi	r24, 0x01	; 1
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	ac 01       	movw	r20, r24
 5e6:	02 c0       	rjmp	.+4      	; 0x5ec <DIO_vconnectInternalPULLUP+0x86>
 5e8:	44 0f       	add	r20, r20
 5ea:	55 1f       	adc	r21, r21
 5ec:	6a 95       	dec	r22
 5ee:	e2 f7       	brpl	.-8      	; 0x5e8 <DIO_vconnectInternalPULLUP+0x82>
 5f0:	ba 01       	movw	r22, r20
 5f2:	62 2b       	or	r22, r18
 5f4:	68 bb       	out	0x18, r22	; 24
 5f6:	08 95       	ret
 5f8:	28 b3       	in	r18, 0x18	; 24
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	90 e0       	ldi	r25, 0x00	; 0
 5fe:	ac 01       	movw	r20, r24
 600:	02 c0       	rjmp	.+4      	; 0x606 <DIO_vconnectInternalPULLUP+0xa0>
 602:	44 0f       	add	r20, r20
 604:	55 1f       	adc	r21, r21
 606:	6a 95       	dec	r22
 608:	e2 f7       	brpl	.-8      	; 0x602 <DIO_vconnectInternalPULLUP+0x9c>
 60a:	ba 01       	movw	r22, r20
 60c:	60 95       	com	r22
 60e:	62 23       	and	r22, r18
 610:	68 bb       	out	0x18, r22	; 24
 612:	08 95       	ret
 614:	41 30       	cpi	r20, 0x01	; 1
 616:	69 f4       	brne	.+26     	; 0x632 <DIO_vconnectInternalPULLUP+0xcc>
 618:	25 b3       	in	r18, 0x15	; 21
 61a:	81 e0       	ldi	r24, 0x01	; 1
 61c:	90 e0       	ldi	r25, 0x00	; 0
 61e:	ac 01       	movw	r20, r24
 620:	02 c0       	rjmp	.+4      	; 0x626 <DIO_vconnectInternalPULLUP+0xc0>
 622:	44 0f       	add	r20, r20
 624:	55 1f       	adc	r21, r21
 626:	6a 95       	dec	r22
 628:	e2 f7       	brpl	.-8      	; 0x622 <DIO_vconnectInternalPULLUP+0xbc>
 62a:	ba 01       	movw	r22, r20
 62c:	62 2b       	or	r22, r18
 62e:	65 bb       	out	0x15, r22	; 21
 630:	08 95       	ret
 632:	25 b3       	in	r18, 0x15	; 21
 634:	81 e0       	ldi	r24, 0x01	; 1
 636:	90 e0       	ldi	r25, 0x00	; 0
 638:	ac 01       	movw	r20, r24
 63a:	02 c0       	rjmp	.+4      	; 0x640 <DIO_vconnectInternalPULLUP+0xda>
 63c:	44 0f       	add	r20, r20
 63e:	55 1f       	adc	r21, r21
 640:	6a 95       	dec	r22
 642:	e2 f7       	brpl	.-8      	; 0x63c <DIO_vconnectInternalPULLUP+0xd6>
 644:	ba 01       	movw	r22, r20
 646:	60 95       	com	r22
 648:	62 23       	and	r22, r18
 64a:	65 bb       	out	0x15, r22	; 21
 64c:	08 95       	ret
 64e:	41 30       	cpi	r20, 0x01	; 1
 650:	69 f4       	brne	.+26     	; 0x66c <DIO_vconnectInternalPULLUP+0x106>
 652:	22 b3       	in	r18, 0x12	; 18
 654:	81 e0       	ldi	r24, 0x01	; 1
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	ac 01       	movw	r20, r24
 65a:	02 c0       	rjmp	.+4      	; 0x660 <DIO_vconnectInternalPULLUP+0xfa>
 65c:	44 0f       	add	r20, r20
 65e:	55 1f       	adc	r21, r21
 660:	6a 95       	dec	r22
 662:	e2 f7       	brpl	.-8      	; 0x65c <DIO_vconnectInternalPULLUP+0xf6>
 664:	ba 01       	movw	r22, r20
 666:	62 2b       	or	r22, r18
 668:	62 bb       	out	0x12, r22	; 18
 66a:	08 95       	ret
 66c:	22 b3       	in	r18, 0x12	; 18
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	90 e0       	ldi	r25, 0x00	; 0
 672:	ac 01       	movw	r20, r24
 674:	02 c0       	rjmp	.+4      	; 0x67a <DIO_vconnectInternalPULLUP+0x114>
 676:	44 0f       	add	r20, r20
 678:	55 1f       	adc	r21, r21
 67a:	6a 95       	dec	r22
 67c:	e2 f7       	brpl	.-8      	; 0x676 <DIO_vconnectInternalPULLUP+0x110>
 67e:	ba 01       	movw	r22, r20
 680:	60 95       	com	r22
 682:	62 23       	and	r22, r18
 684:	62 bb       	out	0x12, r22	; 18
 686:	08 95       	ret

00000688 <DIO_vWriteLowNibble>:
 688:	6f 70       	andi	r22, 0x0F	; 15
 68a:	84 34       	cpi	r24, 0x44	; 68
 68c:	51 f1       	breq	.+84     	; 0x6e2 <DIO_vWriteLowNibble+0x5a>
 68e:	85 34       	cpi	r24, 0x45	; 69
 690:	38 f4       	brcc	.+14     	; 0x6a0 <DIO_vWriteLowNibble+0x18>
 692:	82 34       	cpi	r24, 0x42	; 66
 694:	c1 f0       	breq	.+48     	; 0x6c6 <DIO_vWriteLowNibble+0x3e>
 696:	83 34       	cpi	r24, 0x43	; 67
 698:	e8 f4       	brcc	.+58     	; 0x6d4 <DIO_vWriteLowNibble+0x4c>
 69a:	81 34       	cpi	r24, 0x41	; 65
 69c:	41 f5       	brne	.+80     	; 0x6ee <DIO_vWriteLowNibble+0x66>
 69e:	0c c0       	rjmp	.+24     	; 0x6b8 <DIO_vWriteLowNibble+0x30>
 6a0:	82 36       	cpi	r24, 0x62	; 98
 6a2:	89 f0       	breq	.+34     	; 0x6c6 <DIO_vWriteLowNibble+0x3e>
 6a4:	83 36       	cpi	r24, 0x63	; 99
 6a6:	18 f4       	brcc	.+6      	; 0x6ae <DIO_vWriteLowNibble+0x26>
 6a8:	81 36       	cpi	r24, 0x61	; 97
 6aa:	09 f5       	brne	.+66     	; 0x6ee <DIO_vWriteLowNibble+0x66>
 6ac:	05 c0       	rjmp	.+10     	; 0x6b8 <DIO_vWriteLowNibble+0x30>
 6ae:	83 36       	cpi	r24, 0x63	; 99
 6b0:	89 f0       	breq	.+34     	; 0x6d4 <DIO_vWriteLowNibble+0x4c>
 6b2:	84 36       	cpi	r24, 0x64	; 100
 6b4:	e1 f4       	brne	.+56     	; 0x6ee <DIO_vWriteLowNibble+0x66>
 6b6:	15 c0       	rjmp	.+42     	; 0x6e2 <DIO_vWriteLowNibble+0x5a>
 6b8:	8b b3       	in	r24, 0x1b	; 27
 6ba:	80 7f       	andi	r24, 0xF0	; 240
 6bc:	8b bb       	out	0x1b, r24	; 27
 6be:	8b b3       	in	r24, 0x1b	; 27
 6c0:	68 2b       	or	r22, r24
 6c2:	6b bb       	out	0x1b, r22	; 27
 6c4:	08 95       	ret
 6c6:	88 b3       	in	r24, 0x18	; 24
 6c8:	80 7f       	andi	r24, 0xF0	; 240
 6ca:	88 bb       	out	0x18, r24	; 24
 6cc:	88 b3       	in	r24, 0x18	; 24
 6ce:	68 2b       	or	r22, r24
 6d0:	68 bb       	out	0x18, r22	; 24
 6d2:	08 95       	ret
 6d4:	85 b3       	in	r24, 0x15	; 21
 6d6:	80 7f       	andi	r24, 0xF0	; 240
 6d8:	85 bb       	out	0x15, r24	; 21
 6da:	85 b3       	in	r24, 0x15	; 21
 6dc:	68 2b       	or	r22, r24
 6de:	65 bb       	out	0x15, r22	; 21
 6e0:	08 95       	ret
 6e2:	82 b3       	in	r24, 0x12	; 18
 6e4:	80 7f       	andi	r24, 0xF0	; 240
 6e6:	82 bb       	out	0x12, r24	; 18
 6e8:	82 b3       	in	r24, 0x12	; 18
 6ea:	68 2b       	or	r22, r24
 6ec:	62 bb       	out	0x12, r22	; 18
 6ee:	08 95       	ret

000006f0 <DIO_vWriteHighNibble>:
 6f0:	62 95       	swap	r22
 6f2:	60 7f       	andi	r22, 0xF0	; 240
 6f4:	84 34       	cpi	r24, 0x44	; 68
 6f6:	51 f1       	breq	.+84     	; 0x74c <DIO_vWriteHighNibble+0x5c>
 6f8:	85 34       	cpi	r24, 0x45	; 69
 6fa:	38 f4       	brcc	.+14     	; 0x70a <DIO_vWriteHighNibble+0x1a>
 6fc:	82 34       	cpi	r24, 0x42	; 66
 6fe:	c1 f0       	breq	.+48     	; 0x730 <DIO_vWriteHighNibble+0x40>
 700:	83 34       	cpi	r24, 0x43	; 67
 702:	e8 f4       	brcc	.+58     	; 0x73e <DIO_vWriteHighNibble+0x4e>
 704:	81 34       	cpi	r24, 0x41	; 65
 706:	41 f5       	brne	.+80     	; 0x758 <DIO_vWriteHighNibble+0x68>
 708:	0c c0       	rjmp	.+24     	; 0x722 <DIO_vWriteHighNibble+0x32>
 70a:	82 36       	cpi	r24, 0x62	; 98
 70c:	89 f0       	breq	.+34     	; 0x730 <DIO_vWriteHighNibble+0x40>
 70e:	83 36       	cpi	r24, 0x63	; 99
 710:	18 f4       	brcc	.+6      	; 0x718 <DIO_vWriteHighNibble+0x28>
 712:	81 36       	cpi	r24, 0x61	; 97
 714:	09 f5       	brne	.+66     	; 0x758 <DIO_vWriteHighNibble+0x68>
 716:	05 c0       	rjmp	.+10     	; 0x722 <DIO_vWriteHighNibble+0x32>
 718:	83 36       	cpi	r24, 0x63	; 99
 71a:	89 f0       	breq	.+34     	; 0x73e <DIO_vWriteHighNibble+0x4e>
 71c:	84 36       	cpi	r24, 0x64	; 100
 71e:	e1 f4       	brne	.+56     	; 0x758 <DIO_vWriteHighNibble+0x68>
 720:	15 c0       	rjmp	.+42     	; 0x74c <DIO_vWriteHighNibble+0x5c>
 722:	8b b3       	in	r24, 0x1b	; 27
 724:	8f 70       	andi	r24, 0x0F	; 15
 726:	8b bb       	out	0x1b, r24	; 27
 728:	8b b3       	in	r24, 0x1b	; 27
 72a:	68 2b       	or	r22, r24
 72c:	6b bb       	out	0x1b, r22	; 27
 72e:	08 95       	ret
 730:	88 b3       	in	r24, 0x18	; 24
 732:	8f 70       	andi	r24, 0x0F	; 15
 734:	88 bb       	out	0x18, r24	; 24
 736:	88 b3       	in	r24, 0x18	; 24
 738:	68 2b       	or	r22, r24
 73a:	68 bb       	out	0x18, r22	; 24
 73c:	08 95       	ret
 73e:	85 b3       	in	r24, 0x15	; 21
 740:	8f 70       	andi	r24, 0x0F	; 15
 742:	85 bb       	out	0x15, r24	; 21
 744:	85 b3       	in	r24, 0x15	; 21
 746:	68 2b       	or	r22, r24
 748:	65 bb       	out	0x15, r22	; 21
 74a:	08 95       	ret
 74c:	82 b3       	in	r24, 0x12	; 18
 74e:	8f 70       	andi	r24, 0x0F	; 15
 750:	82 bb       	out	0x12, r24	; 18
 752:	82 b3       	in	r24, 0x12	; 18
 754:	68 2b       	or	r22, r24
 756:	62 bb       	out	0x12, r22	; 18
 758:	08 95       	ret

0000075a <updateCounter>:
			set_LCD();
			_delay_ms(1000);
		}
	}
}
void updateCounter(unsigned char *candidateCounter, unsigned char row, unsigned char col){
 75a:	1f 93       	push	r17
 75c:	cf 93       	push	r28
 75e:	df 93       	push	r29
 760:	ec 01       	movw	r28, r24
 762:	86 2f       	mov	r24, r22
	// if the voter selects a candidate
	(*candidateCounter) ++; //no of votes that owned to the candidate will increase by one
 764:	98 81       	ld	r25, Y
 766:	9f 5f       	subi	r25, 0xFF	; 255
 768:	98 83       	st	Y, r25
	LCD_vMoveCursor(row,col);
 76a:	64 2f       	mov	r22, r20
 76c:	0e 94 18 05 	call	0xa30	; 0xa30 <LCD_vMoveCursor>
	if(*candidateCounter<10)
 770:	88 81       	ld	r24, Y
 772:	8a 30       	cpi	r24, 0x0A	; 10
 774:	20 f4       	brcc	.+8      	; 0x77e <updateCounter+0x24>
	{
		LCD_vSend_Char((*candidateCounter)+48);
 776:	80 5d       	subi	r24, 0xD0	; 208
 778:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
 77c:	2f c0       	rjmp	.+94     	; 0x7dc <updateCounter+0x82>
	}
	//printing a number with two digits
	else if((*candidateCounter)<100 && (*candidateCounter)>9)
 77e:	98 2f       	mov	r25, r24
 780:	9a 50       	subi	r25, 0x0A	; 10
 782:	9a 35       	cpi	r25, 0x5A	; 90
 784:	80 f4       	brcc	.+32     	; 0x7a6 <updateCounter+0x4c>
	{
		LCD_vSend_Char(((*candidateCounter)/10)+48);
 786:	1a e0       	ldi	r17, 0x0A	; 10
 788:	61 2f       	mov	r22, r17
 78a:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 78e:	80 5d       	subi	r24, 0xD0	; 208
 790:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
		LCD_vSend_Char(((*candidateCounter)%10)+48);
 794:	88 81       	ld	r24, Y
 796:	61 2f       	mov	r22, r17
 798:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 79c:	89 2f       	mov	r24, r25
 79e:	80 5d       	subi	r24, 0xD0	; 208
 7a0:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
 7a4:	1b c0       	rjmp	.+54     	; 0x7dc <updateCounter+0x82>
	}
	//printing a number with three digits
	else if((*candidateCounter)<1000 && (*candidateCounter)>99)
 7a6:	84 36       	cpi	r24, 0x64	; 100
 7a8:	c8 f0       	brcs	.+50     	; 0x7dc <updateCounter+0x82>
	{
		LCD_vSend_Char(((*candidateCounter)/100)+48);
 7aa:	64 e6       	ldi	r22, 0x64	; 100
 7ac:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 7b0:	80 5d       	subi	r24, 0xD0	; 208
 7b2:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
		LCD_vSend_Char((((*candidateCounter)/10)%10)+48);
 7b6:	88 81       	ld	r24, Y
 7b8:	1a e0       	ldi	r17, 0x0A	; 10
 7ba:	61 2f       	mov	r22, r17
 7bc:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 7c0:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 7c4:	89 2f       	mov	r24, r25
 7c6:	80 5d       	subi	r24, 0xD0	; 208
 7c8:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
		LCD_vSend_Char(((*candidateCounter)%10)+48);
 7cc:	88 81       	ld	r24, Y
 7ce:	61 2f       	mov	r22, r17
 7d0:	0e 94 39 05 	call	0xa72	; 0xa72 <__udivmodqi4>
 7d4:	89 2f       	mov	r24, r25
 7d6:	80 5d       	subi	r24, 0xD0	; 208
 7d8:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 7dc:	8f ef       	ldi	r24, 0xFF	; 255
 7de:	94 e3       	ldi	r25, 0x34	; 52
 7e0:	ac e0       	ldi	r26, 0x0C	; 12
 7e2:	81 50       	subi	r24, 0x01	; 1
 7e4:	90 40       	sbci	r25, 0x00	; 0
 7e6:	a0 40       	sbci	r26, 0x00	; 0
 7e8:	e1 f7       	brne	.-8      	; 0x7e2 <updateCounter+0x88>
 7ea:	00 c0       	rjmp	.+0      	; 0x7ec <updateCounter+0x92>
 7ec:	00 00       	nop
	}
	_delay_ms(500);
}
 7ee:	df 91       	pop	r29
 7f0:	cf 91       	pop	r28
 7f2:	1f 91       	pop	r17
 7f4:	08 95       	ret

000007f6 <set_LCD>:
// Reset part
void set_LCD(void)
{
	LCD_vSend_String("A:0");
 7f6:	80 e6       	ldi	r24, 0x60	; 96
 7f8:	90 e0       	ldi	r25, 0x00	; 0
 7fa:	0e 94 09 05 	call	0xa12	; 0xa12 <LCD_vSend_String>
	LCD_vMoveCursor(1,8);
 7fe:	81 e0       	ldi	r24, 0x01	; 1
 800:	68 e0       	ldi	r22, 0x08	; 8
 802:	0e 94 18 05 	call	0xa30	; 0xa30 <LCD_vMoveCursor>
	LCD_vSend_String("B:0");
 806:	84 e6       	ldi	r24, 0x64	; 100
 808:	90 e0       	ldi	r25, 0x00	; 0
 80a:	0e 94 09 05 	call	0xa12	; 0xa12 <LCD_vSend_String>
	LCD_vMoveCursor(2,1);
 80e:	82 e0       	ldi	r24, 0x02	; 2
 810:	61 e0       	ldi	r22, 0x01	; 1
 812:	0e 94 18 05 	call	0xa30	; 0xa30 <LCD_vMoveCursor>
	LCD_vSend_String("C:0");
 816:	88 e6       	ldi	r24, 0x68	; 104
 818:	90 e0       	ldi	r25, 0x00	; 0
 81a:	0e 94 09 05 	call	0xa12	; 0xa12 <LCD_vSend_String>
	LCD_vMoveCursor(2,8);
 81e:	82 e0       	ldi	r24, 0x02	; 2
 820:	68 e0       	ldi	r22, 0x08	; 8
 822:	0e 94 18 05 	call	0xa30	; 0xa30 <LCD_vMoveCursor>
	LCD_vSend_String("D:0");
 826:	8c e6       	ldi	r24, 0x6C	; 108
 828:	90 e0       	ldi	r25, 0x00	; 0
 82a:	0e 94 09 05 	call	0xa12	; 0xa12 <LCD_vSend_String>
}
 82e:	08 95       	ret

00000830 <main>:


#include "EVM.h"

int main(void)
{
 830:	cf 93       	push	r28
 832:	df 93       	push	r29
 834:	00 d0       	rcall	.+0      	; 0x836 <main+0x6>
 836:	00 d0       	rcall	.+0      	; 0x838 <main+0x8>
 838:	cd b7       	in	r28, 0x3d	; 61
 83a:	de b7       	in	r29, 0x3e	; 62
	unsigned char count_A = 0;
 83c:	19 82       	std	Y+1, r1	; 0x01
	unsigned char count_B = 0;
 83e:	1a 82       	std	Y+2, r1	; 0x02
	unsigned char count_C = 0;
 840:	1b 82       	std	Y+3, r1	; 0x03
	unsigned char count_D = 0;
 842:	1c 82       	std	Y+4, r1	; 0x04
	unsigned char row, col;
	LCD_vInit();
 844:	0e 94 b9 04 	call	0x972	; 0x972 <LCD_vInit>
	BUTTON_vInit('A',1);
 848:	81 e4       	ldi	r24, 0x41	; 65
 84a:	61 e0       	ldi	r22, 0x01	; 1
 84c:	0e 94 49 00 	call	0x92	; 0x92 <BUTTON_vInit>
	BUTTON_vInit('A',2);
 850:	81 e4       	ldi	r24, 0x41	; 65
 852:	62 e0       	ldi	r22, 0x02	; 2
 854:	0e 94 49 00 	call	0x92	; 0x92 <BUTTON_vInit>
	BUTTON_vInit('A',3);
 858:	81 e4       	ldi	r24, 0x41	; 65
 85a:	63 e0       	ldi	r22, 0x03	; 3
 85c:	0e 94 49 00 	call	0x92	; 0x92 <BUTTON_vInit>
	BUTTON_vInit('A',4);
 860:	81 e4       	ldi	r24, 0x41	; 65
 862:	64 e0       	ldi	r22, 0x04	; 4
 864:	0e 94 49 00 	call	0x92	; 0x92 <BUTTON_vInit>
	BUTTON_vInit('A',5);
 868:	81 e4       	ldi	r24, 0x41	; 65
 86a:	65 e0       	ldi	r22, 0x05	; 5
 86c:	0e 94 49 00 	call	0x92	; 0x92 <BUTTON_vInit>
	set_LCD();
 870:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <set_LCD>
	while(1)
	{
		if(BUTTON_u8Read('A',1) == 1)
 874:	81 e4       	ldi	r24, 0x41	; 65
 876:	61 e0       	ldi	r22, 0x01	; 1
 878:	0e 94 4d 00 	call	0x9a	; 0x9a <BUTTON_u8Read>
 87c:	81 30       	cpi	r24, 0x01	; 1
 87e:	39 f4       	brne	.+14     	; 0x88e <__stack+0x2f>
		{
			row=1, col=3;
			updateCounter(&count_A, row, col);
 880:	ce 01       	movw	r24, r28
 882:	01 96       	adiw	r24, 0x01	; 1
 884:	61 e0       	ldi	r22, 0x01	; 1
 886:	43 e0       	ldi	r20, 0x03	; 3
 888:	0e 94 ad 03 	call	0x75a	; 0x75a <updateCounter>
 88c:	f3 cf       	rjmp	.-26     	; 0x874 <__stack+0x15>
		}
		else if(BUTTON_u8Read('A',2) == 1)
 88e:	81 e4       	ldi	r24, 0x41	; 65
 890:	62 e0       	ldi	r22, 0x02	; 2
 892:	0e 94 4d 00 	call	0x9a	; 0x9a <BUTTON_u8Read>
 896:	81 30       	cpi	r24, 0x01	; 1
 898:	39 f4       	brne	.+14     	; 0x8a8 <__stack+0x49>
		{
			row=1, col=10;
			updateCounter(&count_B, row, col);
 89a:	ce 01       	movw	r24, r28
 89c:	02 96       	adiw	r24, 0x02	; 2
 89e:	61 e0       	ldi	r22, 0x01	; 1
 8a0:	4a e0       	ldi	r20, 0x0A	; 10
 8a2:	0e 94 ad 03 	call	0x75a	; 0x75a <updateCounter>
 8a6:	e6 cf       	rjmp	.-52     	; 0x874 <__stack+0x15>
		}
		else if(BUTTON_u8Read('A',3) == 1)
 8a8:	81 e4       	ldi	r24, 0x41	; 65
 8aa:	63 e0       	ldi	r22, 0x03	; 3
 8ac:	0e 94 4d 00 	call	0x9a	; 0x9a <BUTTON_u8Read>
 8b0:	81 30       	cpi	r24, 0x01	; 1
 8b2:	39 f4       	brne	.+14     	; 0x8c2 <__stack+0x63>
		{
			row=2, col=3;
			updateCounter(&count_C, row, col);
 8b4:	ce 01       	movw	r24, r28
 8b6:	03 96       	adiw	r24, 0x03	; 3
 8b8:	62 e0       	ldi	r22, 0x02	; 2
 8ba:	43 e0       	ldi	r20, 0x03	; 3
 8bc:	0e 94 ad 03 	call	0x75a	; 0x75a <updateCounter>
 8c0:	d9 cf       	rjmp	.-78     	; 0x874 <__stack+0x15>
		}
		else if(BUTTON_u8Read('A',4) == 1)
 8c2:	81 e4       	ldi	r24, 0x41	; 65
 8c4:	64 e0       	ldi	r22, 0x04	; 4
 8c6:	0e 94 4d 00 	call	0x9a	; 0x9a <BUTTON_u8Read>
 8ca:	81 30       	cpi	r24, 0x01	; 1
 8cc:	39 f4       	brne	.+14     	; 0x8dc <__stack+0x7d>
		{
			row=2, col=10;
			updateCounter(&count_D, row, col);
 8ce:	ce 01       	movw	r24, r28
 8d0:	04 96       	adiw	r24, 0x04	; 4
 8d2:	62 e0       	ldi	r22, 0x02	; 2
 8d4:	4a e0       	ldi	r20, 0x0A	; 10
 8d6:	0e 94 ad 03 	call	0x75a	; 0x75a <updateCounter>
 8da:	cc cf       	rjmp	.-104    	; 0x874 <__stack+0x15>
		}
		//Reset part
		else if(BUTTON_u8Read('A',5) == 1)
 8dc:	81 e4       	ldi	r24, 0x41	; 65
 8de:	65 e0       	ldi	r22, 0x05	; 5
 8e0:	0e 94 4d 00 	call	0x9a	; 0x9a <BUTTON_u8Read>
 8e4:	81 30       	cpi	r24, 0x01	; 1
 8e6:	31 f6       	brne	.-116    	; 0x874 <__stack+0x15>
		{
			//reset count_A, count_B, count_C and count_D
			count_A=count_B=count_C=count_D=0;
 8e8:	1c 82       	std	Y+4, r1	; 0x04
 8ea:	1b 82       	std	Y+3, r1	; 0x03
 8ec:	1a 82       	std	Y+2, r1	; 0x02
 8ee:	19 82       	std	Y+1, r1	; 0x01
			LCD_vClearScreen();
 8f0:	0e 94 ff 04 	call	0x9fe	; 0x9fe <LCD_vClearScreen>
			LCD_vMoveCursor(1,1);
 8f4:	81 e0       	ldi	r24, 0x01	; 1
 8f6:	61 e0       	ldi	r22, 0x01	; 1
 8f8:	0e 94 18 05 	call	0xa30	; 0xa30 <LCD_vMoveCursor>
			set_LCD();
 8fc:	0e 94 fb 03 	call	0x7f6	; 0x7f6 <set_LCD>
 900:	8f ef       	ldi	r24, 0xFF	; 255
 902:	99 e6       	ldi	r25, 0x69	; 105
 904:	a8 e1       	ldi	r26, 0x18	; 24
 906:	81 50       	subi	r24, 0x01	; 1
 908:	90 40       	sbci	r25, 0x00	; 0
 90a:	a0 40       	sbci	r26, 0x00	; 0
 90c:	e1 f7       	brne	.-8      	; 0x906 <__stack+0xa7>
 90e:	00 c0       	rjmp	.+0      	; 0x910 <__stack+0xb1>
 910:	00 00       	nop
 912:	b0 cf       	rjmp	.-160    	; 0x874 <__stack+0x15>

00000914 <LCD_vsend_Falling_Edge>:
 914:	82 e4       	ldi	r24, 0x42	; 66
 916:	60 e0       	ldi	r22, 0x00	; 0
 918:	41 e0       	ldi	r20, 0x01	; 1
 91a:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_vwritePIN>
 91e:	8f e9       	ldi	r24, 0x9F	; 159
 920:	9f e0       	ldi	r25, 0x0F	; 15
 922:	01 97       	sbiw	r24, 0x01	; 1
 924:	f1 f7       	brne	.-4      	; 0x922 <LCD_vsend_Falling_Edge+0xe>
 926:	00 c0       	rjmp	.+0      	; 0x928 <LCD_vsend_Falling_Edge+0x14>
 928:	00 00       	nop
 92a:	82 e4       	ldi	r24, 0x42	; 66
 92c:	60 e0       	ldi	r22, 0x00	; 0
 92e:	40 e0       	ldi	r20, 0x00	; 0
 930:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_vwritePIN>
 934:	8f e9       	ldi	r24, 0x9F	; 159
 936:	9f e0       	ldi	r25, 0x0F	; 15
 938:	01 97       	sbiw	r24, 0x01	; 1
 93a:	f1 f7       	brne	.-4      	; 0x938 <LCD_vsend_Falling_Edge+0x24>
 93c:	00 c0       	rjmp	.+0      	; 0x93e <LCD_vsend_Falling_Edge+0x2a>
 93e:	00 00       	nop
 940:	08 95       	ret

00000942 <LCD_vSend_Char>:
 942:	68 2f       	mov	r22, r24
 944:	84 e4       	ldi	r24, 0x44	; 68
 946:	0e 94 4e 02 	call	0x49c	; 0x49c <DIO_vwritePORT>
 94a:	82 e4       	ldi	r24, 0x42	; 66
 94c:	61 e0       	ldi	r22, 0x01	; 1
 94e:	41 e0       	ldi	r20, 0x01	; 1
 950:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_vwritePIN>
 954:	0e 94 8a 04 	call	0x914	; 0x914 <LCD_vsend_Falling_Edge>
 958:	08 95       	ret

0000095a <LCD_vSend_Cmd>:
 95a:	68 2f       	mov	r22, r24
 95c:	84 e4       	ldi	r24, 0x44	; 68
 95e:	0e 94 4e 02 	call	0x49c	; 0x49c <DIO_vwritePORT>
 962:	82 e4       	ldi	r24, 0x42	; 66
 964:	61 e0       	ldi	r22, 0x01	; 1
 966:	40 e0       	ldi	r20, 0x00	; 0
 968:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_vwritePIN>
 96c:	0e 94 8a 04 	call	0x914	; 0x914 <LCD_vsend_Falling_Edge>
 970:	08 95       	ret

00000972 <LCD_vInit>:
 972:	8f ef       	ldi	r24, 0xFF	; 255
 974:	91 ee       	ldi	r25, 0xE1	; 225
 976:	a4 e0       	ldi	r26, 0x04	; 4
 978:	81 50       	subi	r24, 0x01	; 1
 97a:	90 40       	sbci	r25, 0x00	; 0
 97c:	a0 40       	sbci	r26, 0x00	; 0
 97e:	e1 f7       	brne	.-8      	; 0x978 <LCD_vInit+0x6>
 980:	00 c0       	rjmp	.+0      	; 0x982 <LCD_vInit+0x10>
 982:	00 00       	nop
 984:	84 e4       	ldi	r24, 0x44	; 68
 986:	6f ef       	ldi	r22, 0xFF	; 255
 988:	0e 94 2f 02 	call	0x45e	; 0x45e <DIO_vsetPORTDIR>
 98c:	82 e4       	ldi	r24, 0x42	; 66
 98e:	60 e0       	ldi	r22, 0x00	; 0
 990:	41 e0       	ldi	r20, 0x01	; 1
 992:	0e 94 58 00 	call	0xb0	; 0xb0 <DIO_vsetPINDIR>
 996:	82 e4       	ldi	r24, 0x42	; 66
 998:	61 e0       	ldi	r22, 0x01	; 1
 99a:	41 e0       	ldi	r20, 0x01	; 1
 99c:	0e 94 58 00 	call	0xb0	; 0xb0 <DIO_vsetPINDIR>
 9a0:	82 e4       	ldi	r24, 0x42	; 66
 9a2:	62 e0       	ldi	r22, 0x02	; 2
 9a4:	41 e0       	ldi	r20, 0x01	; 1
 9a6:	0e 94 58 00 	call	0xb0	; 0xb0 <DIO_vsetPINDIR>
 9aa:	82 e4       	ldi	r24, 0x42	; 66
 9ac:	62 e0       	ldi	r22, 0x02	; 2
 9ae:	40 e0       	ldi	r20, 0x00	; 0
 9b0:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <DIO_vwritePIN>
 9b4:	88 e3       	ldi	r24, 0x38	; 56
 9b6:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 9ba:	af ec       	ldi	r26, 0xCF	; 207
 9bc:	b7 e0       	ldi	r27, 0x07	; 7
 9be:	11 97       	sbiw	r26, 0x01	; 1
 9c0:	f1 f7       	brne	.-4      	; 0x9be <LCD_vInit+0x4c>
 9c2:	00 c0       	rjmp	.+0      	; 0x9c4 <LCD_vInit+0x52>
 9c4:	00 00       	nop
 9c6:	8c e0       	ldi	r24, 0x0C	; 12
 9c8:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 9cc:	8f ec       	ldi	r24, 0xCF	; 207
 9ce:	97 e0       	ldi	r25, 0x07	; 7
 9d0:	01 97       	sbiw	r24, 0x01	; 1
 9d2:	f1 f7       	brne	.-4      	; 0x9d0 <LCD_vInit+0x5e>
 9d4:	00 c0       	rjmp	.+0      	; 0x9d6 <LCD_vInit+0x64>
 9d6:	00 00       	nop
 9d8:	81 e0       	ldi	r24, 0x01	; 1
 9da:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 9de:	af e1       	ldi	r26, 0x1F	; 31
 9e0:	be e4       	ldi	r27, 0x4E	; 78
 9e2:	11 97       	sbiw	r26, 0x01	; 1
 9e4:	f1 f7       	brne	.-4      	; 0x9e2 <LCD_vInit+0x70>
 9e6:	00 c0       	rjmp	.+0      	; 0x9e8 <LCD_vInit+0x76>
 9e8:	00 00       	nop
 9ea:	86 e0       	ldi	r24, 0x06	; 6
 9ec:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 9f0:	8f ec       	ldi	r24, 0xCF	; 207
 9f2:	97 e0       	ldi	r25, 0x07	; 7
 9f4:	01 97       	sbiw	r24, 0x01	; 1
 9f6:	f1 f7       	brne	.-4      	; 0x9f4 <LCD_vInit+0x82>
 9f8:	00 c0       	rjmp	.+0      	; 0x9fa <LCD_vInit+0x88>
 9fa:	00 00       	nop
 9fc:	08 95       	ret

000009fe <LCD_vClearScreen>:
 9fe:	81 e0       	ldi	r24, 0x01	; 1
 a00:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 a04:	8f e1       	ldi	r24, 0x1F	; 31
 a06:	9e e4       	ldi	r25, 0x4E	; 78
 a08:	01 97       	sbiw	r24, 0x01	; 1
 a0a:	f1 f7       	brne	.-4      	; 0xa08 <LCD_vClearScreen+0xa>
 a0c:	00 c0       	rjmp	.+0      	; 0xa0e <LCD_vClearScreen+0x10>
 a0e:	00 00       	nop
 a10:	08 95       	ret

00000a12 <LCD_vSend_String>:
 a12:	cf 93       	push	r28
 a14:	df 93       	push	r29
 a16:	ec 01       	movw	r28, r24
 a18:	88 81       	ld	r24, Y
 a1a:	88 23       	and	r24, r24
 a1c:	31 f0       	breq	.+12     	; 0xa2a <LCD_vSend_String+0x18>
 a1e:	21 96       	adiw	r28, 0x01	; 1
 a20:	0e 94 a1 04 	call	0x942	; 0x942 <LCD_vSend_Char>
 a24:	89 91       	ld	r24, Y+
 a26:	88 23       	and	r24, r24
 a28:	d9 f7       	brne	.-10     	; 0xa20 <LCD_vSend_String+0xe>
 a2a:	df 91       	pop	r29
 a2c:	cf 91       	pop	r28
 a2e:	08 95       	ret

00000a30 <LCD_vMoveCursor>:
 a30:	28 2f       	mov	r18, r24
 a32:	21 50       	subi	r18, 0x01	; 1
 a34:	22 30       	cpi	r18, 0x02	; 2
 a36:	70 f4       	brcc	.+28     	; 0xa54 <LCD_vMoveCursor+0x24>
 a38:	61 31       	cpi	r22, 0x11	; 17
 a3a:	70 f4       	brcc	.+28     	; 0xa58 <LCD_vMoveCursor+0x28>
 a3c:	66 23       	and	r22, r22
 a3e:	71 f0       	breq	.+28     	; 0xa5c <LCD_vMoveCursor+0x2c>
 a40:	81 30       	cpi	r24, 0x01	; 1
 a42:	19 f4       	brne	.+6      	; 0xa4a <LCD_vMoveCursor+0x1a>
 a44:	96 2f       	mov	r25, r22
 a46:	91 58       	subi	r25, 0x81	; 129
 a48:	0a c0       	rjmp	.+20     	; 0xa5e <LCD_vMoveCursor+0x2e>
 a4a:	82 30       	cpi	r24, 0x02	; 2
 a4c:	41 f4       	brne	.+16     	; 0xa5e <LCD_vMoveCursor+0x2e>
 a4e:	96 2f       	mov	r25, r22
 a50:	91 54       	subi	r25, 0x41	; 65
 a52:	05 c0       	rjmp	.+10     	; 0xa5e <LCD_vMoveCursor+0x2e>
 a54:	90 e8       	ldi	r25, 0x80	; 128
 a56:	03 c0       	rjmp	.+6      	; 0xa5e <LCD_vMoveCursor+0x2e>
 a58:	90 e8       	ldi	r25, 0x80	; 128
 a5a:	01 c0       	rjmp	.+2      	; 0xa5e <LCD_vMoveCursor+0x2e>
 a5c:	90 e8       	ldi	r25, 0x80	; 128
 a5e:	89 2f       	mov	r24, r25
 a60:	0e 94 ad 04 	call	0x95a	; 0x95a <LCD_vSend_Cmd>
 a64:	8f ec       	ldi	r24, 0xCF	; 207
 a66:	97 e0       	ldi	r25, 0x07	; 7
 a68:	01 97       	sbiw	r24, 0x01	; 1
 a6a:	f1 f7       	brne	.-4      	; 0xa68 <LCD_vMoveCursor+0x38>
 a6c:	00 c0       	rjmp	.+0      	; 0xa6e <LCD_vMoveCursor+0x3e>
 a6e:	00 00       	nop
 a70:	08 95       	ret

00000a72 <__udivmodqi4>:
 a72:	99 1b       	sub	r25, r25
 a74:	79 e0       	ldi	r23, 0x09	; 9
 a76:	04 c0       	rjmp	.+8      	; 0xa80 <__udivmodqi4_ep>

00000a78 <__udivmodqi4_loop>:
 a78:	99 1f       	adc	r25, r25
 a7a:	96 17       	cp	r25, r22
 a7c:	08 f0       	brcs	.+2      	; 0xa80 <__udivmodqi4_ep>
 a7e:	96 1b       	sub	r25, r22

00000a80 <__udivmodqi4_ep>:
 a80:	88 1f       	adc	r24, r24
 a82:	7a 95       	dec	r23
 a84:	c9 f7       	brne	.-14     	; 0xa78 <__udivmodqi4_loop>
 a86:	80 95       	com	r24
 a88:	08 95       	ret

00000a8a <_exit>:
 a8a:	f8 94       	cli

00000a8c <__stop_program>:
 a8c:	ff cf       	rjmp	.-2      	; 0xa8c <__stop_program>
