Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 16:32:54 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      8 |           11 |
|     15 |            1 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2086 |          769 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           35 |
| Yes          | No                    | No                     |            3575 |         1366 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                Enable Signal                                |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/waddr                    |                                                                       |                2 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ar_hs                    |                                                                       |                2 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_8_mid2_v_reg_73770                                 |                                                                       |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_CS_fsm_reg[0]         | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/int_ap_start_reg_0 |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_B                           |                                                                       |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_B                          |                                                                       |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/OUTPUT_STREAM_data_V_1_load_A                          |                                                                       |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/j5_0_i_mid2_reg_106660                                 |                                                                       |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/indvar_flatten2_reg_42330                              |                                                                       |                4 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/i4_0_i_reg_4244[7]_i_1_n_3                             | bd_0_i/hls_inst/inst/ap_CS_fsm_state169                               |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/i1_0_i_reg_4178[7]_i_1_n_3                             | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                 |                3 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/ib_reg_90720                                           |                                                                       |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_load_A                           |                                                                       |                1 |              8 |
|  ap_clk      | bd_0_i/hls_inst/inst/b_19_U/HLS_accel_a_0_ram_U/ap_enable_reg_pp2_iter0_reg |                                                                       |                4 |             15 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel2198_out                      |                                                                       |                5 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_0_load_2_mid2_reg_7394_reg0                          |                                                                       |               11 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/j2_0_i_mid2_reg_72920                                  |                                                                       |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_36_U/HLS_accel_a_0_ram_U/ap_CS_fsm_reg[1]            | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/SR[0]              |                6 |             23 |
|  ap_clk      | bd_0_i/hls_inst/inst/INPUT_STREAM_data_V_0_sel2198_out                      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                 |                6 |             23 |
|  ap_clk      | bd_0_i/hls_inst/inst/indvar_flatten2_reg_42330                              | bd_0_i/hls_inst/inst/ap_CS_fsm_state169                               |                7 |             23 |
|  ap_clk      |                                                                             | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                 |               10 |             31 |
|  ap_clk      |                                                                             | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_rst_n_inv       |               25 |             51 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_5                            |                                                                       |               15 |             76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1                                   | bd_0_i/hls_inst/inst/HLS_accel_CONTROL_BUS_s_axi_U/ap_rst_n_inv       |               17 |             79 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_7                            |                                                                       |               25 |             92 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_9                            |                                                                       |               17 |             96 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_6                            |                                                                       |               41 |            100 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_3                            |                                                                       |               21 |            120 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_1                            |                                                                       |               33 |            140 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0                                   |                                                                       |               42 |            143 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_8                            |                                                                       |               61 |            158 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_2                            |                                                                       |               48 |            163 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN                              |                                                                       |               52 |            180 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage0_repN_4                            |                                                                       |               36 |            194 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_23_U/HLS_accel_a_0_ram_U/ap_CS_fsm_reg[5]_0          |                                                                       |              233 |            624 |
|  ap_clk      | bd_0_i/hls_inst/inst/temp_101_reg_97220                                     |                                                                       |              266 |            632 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp2_stage1                                   |                                                                       |              372 |           1408 |
|  ap_clk      | bd_0_i/hls_inst/inst/a_22_U/HLS_accel_a_0_ram_U/reg_4310                    |                                                                       |              426 |           1516 |
|  ap_clk      |                                                                             |                                                                       |              769 |           2086 |
+--------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


