// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Self(fref=f0) -> v0, Insn(iref=%0) -> v2
// [Asm] succs: []
// [Asm] critical edges for b0: []
// [Asm] critical color seq for b0: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] defs: [v3]
// [Asm] live_set: [v3]
// [Asm] defined: v3 is X
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v3
// [Asm] defined: a0 is X
// [Asm] defs: [t4, a0, a1, a2, a3, a4, a5, a6, a7, t0, t1, t2, t3, ft4, ft5, ft6, ft7, ft8, ft9, ft10, fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7, ft0, ft1, ft2, ft3]
// [Asm] live_set: [a0]
// [Asm] defined: t4 is X
// [Asm] defined: a0 is X
// [Asm] defined: a1 is X
// [Asm] defined: a2 is X
// [Asm] defined: a3 is X
// [Asm] defined: a4 is X
// [Asm] defined: a5 is X
// [Asm] defined: a6 is X
// [Asm] defined: a7 is X
// [Asm] defined: t0 is X
// [Asm] defined: t1 is X
// [Asm] defined: t2 is X
// [Asm] defined: t3 is X
// [Asm] defined: ft4 is F
// [Asm] defined: ft5 is F
// [Asm] defined: ft6 is F
// [Asm] defined: ft7 is F
// [Asm] defined: ft8 is F
// [Asm] defined: ft9 is F
// [Asm] defined: ft10 is F
// [Asm] defined: fa0 is F
// [Asm] defined: fa1 is F
// [Asm] defined: fa2 is F
// [Asm] defined: fa3 is F
// [Asm] defined: fa4 is F
// [Asm] defined: fa5 is F
// [Asm] defined: fa6 is F
// [Asm] defined: fa7 is F
// [Asm] defined: ft0 is F
// [Asm] defined: ft1 is F
// [Asm] defined: ft2 is F
// [Asm] defined: ft3 is F
// [Asm] defs: [v2]
// [Asm] live_set: [v2]
// [Asm] move: v2 <- a0
// [Asm] defined: v2 is X
// [Asm] defs: []
// [Asm] live_set: [v2]
// [Asm] defs: [a0]
// [Asm] live_set: [a0]
// [Asm] move: a0 <- v2
// [Asm] defined: a0 is X
// [Asm] defs: []
// [Asm] live_set: [a0]
// [Asm] defs: []
// [Asm] live_set: []
// [Asm] Label("main.40") clobbered_x: @hashset.of([a0])
// [Asm] Label("main.40") clobbered_f: @hashset.of([])
// [Asm] subst   li v3, 247 ->   li a0, 247
// [Asm] subst   call minimbt_print_int ->   call minimbt_print_int
// [Asm] subst   ret ->   ret
// [Asm] LoweringOrder: [0]
// [Asm] LoweringOrder: [[]]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] LoweringOrder: [b0]
// [Asm] LoweringOrder: HashMap::of([(b0, 0)])
// [Asm] pre_assigned_registers: Self(fref=f2) -> v0, Insn(iref=%0) -> v2
// [Asm] before colored: # leaf false
// [Asm] main.40:
// [Asm] # block info: defs: [v2, t1, ft0, ft1, a1, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2, v3], uses: [v2, a0, v3], upward_exposed: [], params_defs: []
// [Asm] # live_in: [], live_out: []
// [Asm] # block parameters: []
// [Asm] .main.40_0:
// [Asm]   # save_ctx1  # live: []
// [Asm]   # save_ctx2  # live: []
// [Asm]   li v3, 247  # live: [v3]
// [Asm]   mv a0, v3  # live: [a0]
// [Asm]   call minimbt_print_int  # live: [a0]
// [Asm]   mv v2, a0  # live: [v2]
// [Asm]   # restore_ctx2  # live: [v2]
// [Asm] # control
// [Asm]   mv a0, v2  # live: [a0]
// [Asm]   # restore_ctx1  # live: [a0]
// [Asm]   ret  # live: []
// [Asm] 
// [Asm] # leaf false
// [Asm] minimbt_main:
// [Asm] # block info: defs: [t1, ft0, ft1, a1, s11, ra, fa1, fa2, ft6, a4, fa6, a6, ft5, ft10, ft7, ft4, ft9, a5, a0, fa4, ft2, a2, sp, a3, ft8, a7, t3, fa7, t0, fa5, fa3, ft3, fa0, t4, t2], uses: [sp, ra, s11, a0], upward_exposed: [ra, s11], params_defs: []
// [Asm] # live_in: [ra, s11], live_out: []
// [Asm] # block parameters: []
// [Asm] .minimbt_main_b0:
// [Asm]   addi sp, sp, -16  # live: [s11, ra]
// [Asm]   sd ra, 0(sp)  # live: [s11]
// [Asm]   sd s11, 8(sp)  # live: []
// [Asm]   la s11, large_heap_end  # live: []
// [Asm]   call main.40  # live: [a0]
// [Asm]   ld ra, 0(sp)  # live: [a0]
// [Asm]   ld s11, 8(sp)  # live: [a0]
// [Asm]   addi sp, sp, 16  # live: [a0]
// [Asm] # control
// [Asm]   ret  # live: []
// [Asm] 
// [Asm]   .p2align 2
// [Asm]   .bss
// [Asm] start:
// [Asm]   .zero 4
// [Asm] 
// [Main] beta reduce _22 = composed.26
// [Main] beta reduce h.23 = composed.29
// [Main]   .option arch, +xtheadba, +xtheadfmemidx, +xtheadmemidx
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_heap, @object
// [Main] large_heap:
// [Main]   .zero 2013265920 # 2GB - 128MB
// [Main] large_heap_end:
// [Main] 
// [Main]   .p2align 4
// [Main]   .bss
// [Main]   .type large_stack, @object
// [Main] large_stack:
// [Main]   .zero 67108864 # 64MB
// [Main] large_stack_end:
// [Main] 
// [Main] __begin_text:
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl main.40
// [Main]   .type main.40, @function
// [Main] # leaf false
// [Main] main.40:
// [Main] .main.40_0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   li a0, 247
// [Main]   call minimbt_print_int
// [Main]   ld ra, 0(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main]   .p2align 2
// [Main]   .text
// [Main]   .globl minimbt_main
// [Main]   .type minimbt_main, @function
// [Main] # leaf false
// [Main] minimbt_main:
// [Main] .minimbt_main_b0:
// [Main]   addi sp, sp, -16
// [Main]   sd ra, 0(sp)
// [Main]   sd s11, 8(sp)
// [Main]   la s11, large_heap_end
// [Main]   call main.40
// [Main]   ld ra, 0(sp)
// [Main]   ld s11, 8(sp)
// [Main]   addi sp, sp, 16
// [Main]   ret
// [Main] 
// [Main] __end_text:
// [Main]   .p2align 2
// [Main]   .bss
// [Main]   .globl start
// [Main]   .type start, @object
// [Main] start:
// [Main]   .zero 4
// [Main] 
// [Main] 
// [Typer] resolve: LetRec({tyvars: [], name: ("compose", (Int) -> Int), args: [("f", (Int) -> Int), ("g", (Int) -> Int)], body: LetRec({tyvars: [], name: ("composed", Int), args: [("x", Int)], body: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])])}, Var("composed"))}, LetRec({tyvars: [], name: ("dbl", Int), args: [("x", Int)], body: Prim(Var("x"), Var("x"), Add, kind=None)}, LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit)))))
// [Typer] resolve: LetRec({tyvars: [], name: ("composed", Int), args: [("x", Int)], body: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])])}, Var("composed"))
// [Typer] resolve: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])])
// [Typer] resolve: App(Var("f"), targs=None, [Var("x")])
// [Typer] resolve: Var("x")
// [Typer] resolve: Var("f")
// [Typer] resolve: Var("g")
// [Typer] resolve: Var("composed")
// [Typer] resolve: LetRec({tyvars: [], name: ("dbl", Int), args: [("x", Int)], body: Prim(Var("x"), Var("x"), Add, kind=None)}, LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit))))
// [Typer] resolve: Prim(Var("x"), Var("x"), Add, kind=None)
// [Typer] resolve: Var("x")
// [Typer] resolve: Var("x")
// [Typer] resolve: LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit)))
// [Typer] resolve: Prim(Var("x"), Int(1), Add, kind=None)
// [Typer] resolve: Var("x")
// [Typer] resolve: Int(1)
// [Typer] resolve: LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit))
// [Typer] resolve: Prim(Var("x"), Int(1), Sub, kind=None)
// [Typer] resolve: Var("x")
// [Typer] resolve: Int(1)
// [Typer] resolve: LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit)
// [Typer] resolve: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))
// [Typer] resolve: App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])])
// [Typer] resolve: Var("inc")
// [Typer] resolve: App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])
// [Typer] resolve: Var("dbl")
// [Typer] resolve: Var("dec")
// [Typer] resolve: Var("compose")
// [Typer] resolve: Var("compose")
// [Typer] resolve: App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])])
// [Typer] resolve: App(Var("h"), targs=None, [Int(123)])
// [Typer] resolve: Int(123)
// [Typer] resolve: Var("h")
// [Typer] resolve: Var("print_int")
// [Typer] resolve: Unit
// [Typer] check: LetRec({tyvars: [], name: ("compose", (Int) -> Int), args: [("f", (Int) -> Int), ("g", (Int) -> Int)], body: LetRec({tyvars: [], name: ("composed", Int), args: [("x", Int)], body: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])])}, Var("composed"))}, LetRec({tyvars: [], name: ("dbl", Int), args: [("x", Int)], body: Prim(Var("x"), Var("x"), Add, kind=None)}, LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit))))) against Unit
// [Typer] typevars: []
// [Typer] check: LetRec({tyvars: [], name: ("composed", Int), args: [("x", Int)], body: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])])}, Var("composed")) against (Int) -> Int
// [Typer] typevars: []
// [Typer] check: App(Var("g"), targs=None, [App(Var("f"), targs=None, [Var("x")])]) against Int
// [Typer] infer: App(Var("f"), targs=None, [Var("x")])
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] check: Var("x") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] check: Var("composed") against (Int) -> Int
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] check: LetRec({tyvars: [], name: ("dbl", Int), args: [("x", Int)], body: Prim(Var("x"), Var("x"), Add, kind=None)}, LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit)))) against Unit
// [Typer] typevars: []
// [Typer] check: Prim(Var("x"), Var("x"), Add, kind=None) against Int
// [Typer] check: Var("x") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Var("x") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: LetRec({tyvars: [], name: ("inc", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Add, kind=None)}, LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit))) against Unit
// [Typer] typevars: []
// [Typer] check: Prim(Var("x"), Int(1), Add, kind=None) against Int
// [Typer] check: Var("x") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: LetRec({tyvars: [], name: ("dec", Int), args: [("x", Int)], body: Prim(Var("x"), Int(1), Sub, kind=None)}, LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit)) against Unit
// [Typer] typevars: []
// [Typer] check: Prim(Var("x"), Int(1), Sub, kind=None) against Int
// [Typer] check: Var("x") against Int
// [Typer] inst: TypeScheme(([], Int))
// [Typer] inst result: Int
// [Typer] unify: Int and Int
// [Typer] check: Int(1) against Int
// [Typer] check: LetRec({tyvars: [], name: ("main", Var(None)), args: [], body: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))}, Unit) against Unit
// [Typer] typevars: []
// [Typer] infer: Let(("h", Var(None)), App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])]), App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])]))
// [Typer] infer: App(Var("compose"), targs=None, [Var("inc"), App(Var("compose"), targs=None, [Var("dbl"), Var("dec")])])
// [Typer] inst: TypeScheme(([], ((Int) -> Int, (Int) -> Int) -> (Int) -> Int))
// [Typer] inst result: ((Int) -> Int, (Int) -> Int) -> (Int) -> Int
// [Typer] check: Var("inc") against (Int) -> Int
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] check: App(Var("compose"), targs=None, [Var("dbl"), Var("dec")]) against (Int) -> Int
// [Typer] infer: Var("dbl")
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] infer: Var("dec")
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] inst: TypeScheme(([], ((Int) -> Int, (Int) -> Int) -> (Int) -> Int))
// [Typer] inst result: ((Int) -> Int, (Int) -> Int) -> (Int) -> Int
// [Typer] unify: ((Int) -> Int, (Int) -> Int) -> (Int) -> Int and ((Int) -> Int, (Int) -> Int) -> (Int) -> Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Var(None) and (Int) -> Int
// [Typer] union: Var(None) and (Int) -> Int
// [Typer] infer: App(Var("print_int"), targs=None, [App(Var("h"), targs=None, [Int(123)])])
// [Typer] inst: TypeScheme(([], (Int) -> Unit))
// [Typer] inst result: (Int) -> Unit
// [Typer] check: App(Var("h"), targs=None, [Int(123)]) against Int
// [Typer] infer: Int(123)
// [Typer] inst: TypeScheme(([], (Int) -> Int))
// [Typer] inst result: (Int) -> Int
// [Typer] unify: (Int) -> Int and (Int) -> Int
// [Typer] unify: Int and Int
// [Typer] unify: Int and Int
// [Typer] unify: Unit and Var(None)
// [Typer] union: Unit and Var(None)
// [Typer] check: Unit against Unit
// [KnfOpt] freq: {compose.1: Many(2), composed.6: AsClosure, dbl.10: AsClosure, inc.13: AsClosure, dec.17: AsClosure, main.21: Once}
// [KnfOpt] Fn like 3
// [KnfOpt] Inline threshold 2 5
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(compose)
// [KnfOpt] Fn like 3
// [KnfOpt] Inline threshold 2 5
// [KnfOpt] Inline decision accepted
// [KnfOpt] Knf inline Some(compose)
// [KnfOpt] freq: {dbl.10: Once, inc.13: Once, dec.17: Once, main.21: Once, composed.26: Once, composed.29: Once}
// [KnfOpt] Knf inline Some(dbl)
// [KnfOpt] Knf inline Some(dec)
// [KnfOpt] Knf inline Some(inc)
// [KnfOpt] Knf inline Some(composed)
// [KnfOpt] Knf inline Some(composed)
// [KnfOpt] freq: {main.21: Once}
// [KnfOpt] Numbers of let rec: 1 1 0
// [KnfOpt] Tuple freq: {_25: MayEscape}
// [Parser] flags: []
// [CoreOpt] Call frequnce: FnCallFreq({f0: Once, f2: Once})
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
// [CoreOpt] Call frequnce: FnCallFreq({f0: Once, f2: Once})
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
// [CoreOpt] Call frequnce: FnCallFreq({f0: Once, f2: Once})
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
// [CoreOpt] allow_inline: false %0 main.40 false true true true true
