INST "axi4_0/*clock_conv*/*_resync*" TNM = FFS "axi4_0_reset_resync";
TIMEGRP "axi4_0_reset_source" = FFS PADS CPUS;
TIMESPEC "TS_axi4_0_reset_resync" = FROM "axi4_0_reset_source" TO "axi4_0_reset_resync" TIG;
INST "axi4_0/*_converter_bank/*slow_div2" TNM = "axi4_0_clock_conv_slow_div2";
TIMEGRP "axi4_0_local_flops" = FFS("axi4_0/*") RAMS("axi4_0/*") EXCEPT "axi4_0_clock_conv_slow_div2";
NET "axi4_0/*mi_converter_bank/gen_conv_slot[0]*M_AXI_ACLK" TNM_NET = "axi4_0_MI0_clock_conv_ACLK_temp";
TIMEGRP "axi4_0_MI0_clock_conv_ACLK_global" = "axi4_0_MI0_clock_conv_ACLK_temp" EXCEPT "axi4_0_clock_conv_slow_div2";
TIMEGRP "axi4_0_MI0_clock_conv_otherclk_global" = FFS RAMS CPUS EXCEPT "axi4_0_MI0_clock_conv_ACLK_temp" "axi4_0_clock_conv_slow_div2";
TIMEGRP "axi4_0_MI0_clock_conv_otherclk_local" = "axi4_0_local_flops" EXCEPT "axi4_0_MI0_clock_conv_ACLK_global";
TIMEGRP "axi4_0_MI0_clock_conv_ACLK_local" = "axi4_0_local_flops" EXCEPT "axi4_0_MI0_clock_conv_otherclk_local";
TIMESPEC "TS_axi4_0_MI0_sync_clock_conv_outbound" = FROM "axi4_0_MI0_clock_conv_otherclk_local" TO "axi4_0_MI0_clock_conv_ACLK_global" 10000 PS;
TIMESPEC "TS_axi4_0_MI0_sync_clock_conv_inbound" = FROM "axi4_0_MI0_clock_conv_ACLK_global" TO "axi4_0_MI0_clock_conv_otherclk_local" 10000 PS;
TIMESPEC "TS_axi4_0_MI0_sync_clock_conv_intrans" = FROM "axi4_0_MI0_clock_conv_otherclk_global" TO "axi4_0_MI0_clock_conv_ACLK_local" 10000 PS;
TIMESPEC "TS_axi4_0_MI0_sync_clock_conv_outtrans" = FROM "axi4_0_MI0_clock_conv_ACLK_local" TO "axi4_0_MI0_clock_conv_otherclk_global" 10000 PS;
