--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.978ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.978ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y133.G3     net (fanout=2)        1.335   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y133.X      Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X58Y126.G1     net (fanout=1)        0.568   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X58Y126.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X58Y130.F1     net (fanout=1)        0.330   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X58Y130.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (3.458ns logic, 2.520ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.089ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y151.BY     net (fanout=2)        0.364   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y151.CLK    Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (1.438ns logic, 0.651ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.485ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (1.198ns logic, 0.287ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.113ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.883ns logic, 0.230ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.585ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X64Y151.BY     net (fanout=2)        0.291   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y151.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (1.064ns logic, 0.521ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.697ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.697ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y150.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X65Y151.F4     net (fanout=1)        0.230   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X65Y151.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y133.G3     net (fanout=2)        1.068   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y133.X      Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X58Y126.G1     net (fanout=1)        0.455   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X58Y126.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X58Y130.F1     net (fanout=1)        0.264   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X58Y130.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (2.680ns logic, 2.017ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.517ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.517ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X86Y164.G2     net (fanout=5)        1.036   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X86Y164.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y147.G4     net (fanout=10)       2.981   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (1.701ns logic, 4.816ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.989ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.989ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y164.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X86Y164.G1     net (fanout=5)        0.511   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X86Y164.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y147.G4     net (fanout=10)       2.981   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.989ns (1.698ns logic, 4.291ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.978ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.978ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y164.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X86Y164.G4     net (fanout=5)        0.425   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X86Y164.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y147.G4     net (fanout=10)       2.981   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (1.773ns logic, 4.205ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.844ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.844ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X86Y164.G3     net (fanout=4)        0.392   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X86Y164.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X69Y147.G4     net (fanout=10)       2.981   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (1.672ns logic, 4.172ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.485ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.485ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y179.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X88Y168.F2     net (fanout=2)        1.060   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X88Y168.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X69Y147.G2     net (fanout=10)       1.868   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (1.758ns logic, 3.727ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.375ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.375ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y155.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X69Y140.F4     net (fanout=10)       2.258   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X69Y140.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X69Y147.G1     net (fanout=1)        0.599   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.719ns logic, 3.656ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.115ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y155.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X69Y140.F3     net (fanout=10)       2.073   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X69Y140.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X69Y147.G1     net (fanout=1)        0.599   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.644ns logic, 3.471ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.103ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.103ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y153.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X69Y140.F1     net (fanout=10)       2.061   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X69Y140.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X69Y147.G1     net (fanout=1)        0.599   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.103ns (1.644ns logic, 3.459ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.834ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.834ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y153.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X69Y140.F2     net (fanout=10)       1.717   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X69Y140.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X69Y147.G1     net (fanout=1)        0.599   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.719ns logic, 3.115ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.460ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.460ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y155.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X78Y152.G4     net (fanout=4)        0.925   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X78Y152.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X69Y147.G3     net (fanout=9)        1.064   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (1.672ns logic, 2.788ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.164ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.164ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y155.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X78Y152.G3     net (fanout=3)        0.600   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X78Y152.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X69Y147.G3     net (fanout=9)        1.064   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X69Y147.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y150.CLK    net (fanout=4)        0.799   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.701ns logic, 2.463ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.486ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y202.YQ    Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X112Y202.BY    net (fanout=7)        0.610   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X112Y202.CLK   Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.876ns logic, 0.610ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y202.YQ    Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X112Y202.BY    net (fanout=7)        0.488   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X112Y202.CLK   Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.614ns logic, 0.488ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.271ns (0.190 - 0.461)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y6.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X65Y3.G3       net (fanout=1)        0.508   ftop/clkN210/locked_d
    SLICE_X65Y3.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (1.125ns logic, 0.508ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y3.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X65Y3.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X65Y3.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.695ns logic, 0.829ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y3.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X65Y3.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X65Y3.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.481ns logic, 0.663ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.231ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (0.236 - 0.369)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y6.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X65Y3.G3       net (fanout=1)        0.406   ftop/clkN210/locked_d
    SLICE_X65Y3.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.825ns logic, 0.406ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X91Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X65Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y6.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.926ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y173.G3    net (fanout=11)       0.378   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X105Y173.G2    net (fanout=2)        0.096   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (5.243ns logic, 2.617ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.695 - 0.746)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    C26.SR               net (fanout=61)       2.870   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    C26.OTCLK2           Tiosrcko              0.379   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.975ns logic, 2.870ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/txfun_outF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 3)
  Clock Path Skew:      -0.217ns (0.625 - 0.842)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg to ftop/gbe0/gmac/txfun_outF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y129.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac_RDY_tx_put
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg
    SLICE_X98Y94.G1      net (fanout=1)        1.725   ftop/gbe0/gmac/gmac_RDY_tx_put
    SLICE_X98Y94.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_outF/d0d1
                                                       ftop/gbe0/gmac/gmac_EN_tx_put1
    SLICE_X98Y94.F2      net (fanout=25)       0.338   ftop/gbe0/gmac/txfun_outF_DEQ
    SLICE_X98Y94.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_outF/d0d1
                                                       ftop/gbe0/gmac/txfun_outF/d0d11
    SLICE_X90Y95.F4      net (fanout=10)       1.954   ftop/gbe0/gmac/txfun_outF/d0d1
    SLICE_X90Y95.X       Tilo                  0.601   ftop/gbe0/gmac/txfun_outF/N8
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_or0000<3>_SW0
    SLICE_X90Y94.SR      net (fanout=1)        0.914   ftop/gbe0/gmac/txfun_outF/N8
    SLICE_X90Y94.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_outF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_outF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (2.746ns logic, 4.931ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y162.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y173.G3    net (fanout=11)       0.378   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X105Y173.G2    net (fanout=2)        0.096   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (5.214ns logic, 2.613ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.699 - 0.746)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    G21.SR               net (fanout=61)       2.870   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    G21.OTCLK2           Tiosrcko              0.379   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.975ns logic, 2.870ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.815ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y172.F3    net (fanout=11)       0.143   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y172.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y173.G3    net (fanout=3)        0.340   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (5.189ns logic, 2.626ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y162.G4    net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y173.G3    net (fanout=11)       0.378   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X105Y173.G2    net (fanout=2)        0.096   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (5.243ns logic, 2.567ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y162.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y172.F3    net (fanout=11)       0.143   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y172.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y173.G3    net (fanout=3)        0.340   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (5.160ns logic, 2.622ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.682 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y162.G4    net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y172.F3    net (fanout=11)       0.143   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y172.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y173.G3    net (fanout=3)        0.340   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y171.G1    net (fanout=10)       0.499   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y171.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X105Y171.F2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X105Y171.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (5.189ns logic, 2.576ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y177.G3    net (fanout=11)       0.409   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X103Y176.G3    net (fanout=7)        0.680   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (5.243ns logic, 2.445ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y172.G2    net (fanout=11)       0.209   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y173.G4    net (fanout=4)        0.126   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X104Y172.G4    net (fanout=7)        0.430   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X104Y172.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X104Y172.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (5.407ns logic, 2.343ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y162.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y177.G3    net (fanout=11)       0.409   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X103Y176.G3    net (fanout=7)        0.680   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (5.214ns logic, 2.441ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.646ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y174.G3    net (fanout=11)       0.388   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X103Y176.G2    net (fanout=7)        0.604   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.646ns (5.298ns logic, 2.348ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y162.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y172.G2    net (fanout=11)       0.209   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y173.G4    net (fanout=4)        0.126   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X104Y172.G4    net (fanout=7)        0.430   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X104Y172.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X104Y172.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (5.378ns logic, 2.339ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y162.G4    net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X107Y177.G3    net (fanout=11)       0.409   ftop/gbe0/gmac/gmac/N2
    SLICE_X107Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X103Y176.G3    net (fanout=7)        0.680   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (5.243ns logic, 2.395ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y162.G4    net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y172.G2    net (fanout=11)       0.209   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X106Y173.G4    net (fanout=4)        0.126   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X106Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X104Y172.G4    net (fanout=7)        0.430   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X104Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0
    SLICE_X104Y172.F3    net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>_SW0_SW0_SW0/O
    SLICE_X104Y172.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (5.407ns logic, 2.293ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X106Y162.G1    net (fanout=5)        0.422   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y174.G3    net (fanout=11)       0.388   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X103Y176.G2    net (fanout=7)        0.604   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (5.269ns logic, 2.344ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.596ns (Levels of Logic = 8)
  Clock Path Skew:      -0.142ns (0.606 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y162.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X106Y162.G4    net (fanout=5)        0.376   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X106Y174.G3    net (fanout=11)       0.388   ftop/gbe0/gmac/gmac/N2
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X103Y176.G2    net (fanout=7)        0.604   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X103Y176.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X103Y176.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X103Y176.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X102Y177.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X102Y177.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (5.298ns logic, 2.298ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.654ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (0.669 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y173.G3    net (fanout=11)       0.378   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X105Y173.G2    net (fanout=2)        0.096   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y173.F4    net (fanout=10)       0.072   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X105Y175.F2    net (fanout=4)        0.571   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X105Y175.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.654ns (5.244ns logic, 2.410ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.678 - 0.748)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y163.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X106Y162.G3    net (fanout=5)        0.426   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X106Y162.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X106Y162.F4    net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/N40
    SLICE_X106Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X106Y164.F3    net (fanout=10)       0.333   ftop/gbe0/gmac/gmac/N34
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X107Y172.G4    net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X107Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X104Y173.G3    net (fanout=11)       0.378   ftop/gbe0/gmac/gmac/N2
    SLICE_X104Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X105Y173.G2    net (fanout=2)        0.096   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X105Y172.G4    net (fanout=10)       0.073   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X105Y172.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0
    SLICE_X105Y172.F2    net (fanout=1)        0.576   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0/O
    SLICE_X105Y172.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (5.243ns logic, 2.416ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.110 - 0.093)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_29 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y45.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<29>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_29
    SLICE_X106Y44.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<29>
    SLICE_X106Y44.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_29 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.110 - 0.093)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_29 to ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y45.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<29>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_29
    SLICE_X106Y44.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<29>
    SLICE_X106Y44.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<29>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.426 - 0.321)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y159.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X103Y158.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X103Y158.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.459 - 0.312)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y53.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X106Y51.BY     net (fanout=2)        0.516   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X106Y51.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.347ns logic, 0.516ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.459 - 0.312)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y53.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X106Y51.BY     net (fanout=2)        0.516   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X106Y51.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.864ns (0.348ns logic, 0.516ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.075 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y44.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X102Y45.BY     net (fanout=2)        0.445   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X102Y45.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.734ns (0.289ns logic, 0.445ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_24 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.075 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_24 to ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y44.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_24
    SLICE_X102Y45.BY     net (fanout=2)        0.445   ftop/gbe0/gmac/rxfun_outF_D_OUT<24>
    SLICE_X102Y45.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<24>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.735ns (0.290ns logic, 0.445ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.784 - 0.698)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y42.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X106Y39.BY     net (fanout=2)        0.476   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X106Y39.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.347ns logic, 0.476ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_22 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.784 - 0.698)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_22 to ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y42.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_22
    SLICE_X106Y39.BY     net (fanout=2)        0.476   ftop/gbe0/gmac/rxfun_outF_D_OUT<22>
    SLICE_X106Y39.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<22>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.348ns logic, 0.476ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.064 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y49.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X108Y46.BY     net (fanout=2)        0.414   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X108Y46.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.347ns logic, 0.414ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y63.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X103Y62.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X103Y62.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.064 - 0.042)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y49.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X108Y46.BY     net (fanout=2)        0.414   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X108Y46.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.348ns logic, 0.414ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.426 - 0.321)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_0
    SLICE_X103Y158.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X103Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y129.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X101Y128.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X101Y128.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.409 - 0.335)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X102Y157.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X102Y157.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.088 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y45.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X108Y41.BY     net (fanout=2)        0.493   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X108Y41.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.289ns logic, 0.493ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.088 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y45.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X108Y41.BY     net (fanout=2)        0.493   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X108Y41.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.290ns logic, 0.493ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.056 - 0.048)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y51.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X105Y50.BX     net (fanout=3)        0.314   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X105Y50.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateD (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.351 - 0.272)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateD to ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y157.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txOperateD
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X99Y157.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/txRS_txOperateD
    SLICE_X99Y157.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_3 to ftop/gbe0/gmac/txfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y51.XQ      Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txF/dDoutReg_3
    SLICE_X91Y52.BX      net (fanout=2)        0.312   ftop/gbe0/gmac/txF_dD_OUT<3>
    SLICE_X91Y52.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X104Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X102Y160.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X76Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X76Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X76Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X76Y50.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X84Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X84Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X84Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X84Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X98Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X98Y51.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X78Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_1/SR
  Location pin: SLICE_X78Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X78Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr_0/SR
  Location pin: SLICE_X78Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.134ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.616 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y55.CE     net (fanout=17)       1.403   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y55.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.418ns logic, 4.659ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.616 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y55.CE     net (fanout=17)       1.403   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y55.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.418ns logic, 4.659ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.616 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y54.CE     net (fanout=17)       1.403   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.418ns logic, 4.659ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.616 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y54.CE     net (fanout=17)       1.403   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y54.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.418ns logic, 4.659ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y56.CE     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (2.418ns logic, 4.651ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y56.CE     net (fanout=17)       1.395   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (2.418ns logic, 4.651ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.641 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y59.CE     net (fanout=17)       1.386   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (2.418ns logic, 4.642ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.641 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y59.CE     net (fanout=17)       1.386   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (2.418ns logic, 4.642ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.641 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y59.CE     net (fanout=17)       1.386   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (2.418ns logic, 4.642ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.641 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y59.CE     net (fanout=17)       1.386   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y59.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (2.418ns logic, 4.642ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.579 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.G1     net (fanout=2)        0.620   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y65.F3     net (fanout=11)       0.108   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y65.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y63.SR     net (fanout=17)       1.296   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y63.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.595ns logic, 4.235ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.579 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.G1     net (fanout=2)        0.620   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y65.F3     net (fanout=11)       0.108   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y65.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y62.SR     net (fanout=17)       1.296   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y62.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.595ns logic, 4.235ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y57.CE     net (fanout=17)       1.199   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y57.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.418ns logic, 4.455ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y56.CE     net (fanout=17)       1.199   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.418ns logic, 4.455ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y57.CE     net (fanout=17)       1.199   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y57.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.418ns logic, 4.455ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.626 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X108Y67.G2     net (fanout=34)       0.689   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X108Y67.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y56.CE     net (fanout=17)       1.199   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y56.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (2.418ns logic, 4.455ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.620 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y52.G1     net (fanout=34)       2.009   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y52.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<30>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      6.824ns (2.248ns logic, 4.576ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.620 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y52.F1     net (fanout=34)       2.005   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y52.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<31>1
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (2.249ns logic, 4.572ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.620 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.G2     net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y65.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y53.F1     net (fanout=34)       2.005   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y53.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (2.249ns logic, 4.572ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.647 - 0.673)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y87.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X109Y66.F1     net (fanout=20)       2.211   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X109Y66.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.G1     net (fanout=2)        0.620   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y65.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X108Y65.F3     net (fanout=11)       0.108   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X108Y65.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y62.SR     net (fanout=17)       1.293   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y62.CLK    Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (2.595ns logic, 4.232ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.496 - 0.430)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y70.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y71.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y71.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y59.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X109Y58.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X109Y58.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.050 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y60.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X109Y63.BX     net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X109Y63.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.496 - 0.430)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y70.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X109Y71.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X109Y71.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y54.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X109Y55.BX     net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X109Y55.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y63.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X110Y62.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X110Y62.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.089 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X111Y64.BY     net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X111Y64.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.541ns logic, 0.315ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X107Y62.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X107Y62.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.424 - 0.352)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y87.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X111Y87.BY     net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X111Y87.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.599ns logic, 0.351ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y57.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X114Y56.BX     net (fanout=2)        0.362   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X114Y56.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.519ns logic, 0.362ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y59.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X109Y58.BY     net (fanout=2)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X109Y58.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.541ns logic, 0.343ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.100 - 0.085)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y70.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X107Y71.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X107Y71.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y63.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X107Y62.BX     net (fanout=2)        0.474   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X107Y62.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.458ns logic, 0.474ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.007 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y54.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X114Y52.BX     net (fanout=2)        0.414   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X114Y52.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.519ns logic, 0.414ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.467 - 0.453)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y66.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y62.G2     net (fanout=13)       0.528   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.416ns logic, 0.528ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.467 - 0.453)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y66.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y62.G2     net (fanout=13)       0.528   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y62.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.416ns logic, 0.528ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.094 - 0.079)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y68.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X106Y69.BX     net (fanout=1)        0.449   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X106Y69.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.498ns logic, 0.449ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.089 - 0.061)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y62.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X111Y64.BX     net (fanout=2)        0.508   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X111Y64.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.458ns logic, 0.508ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y57.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X114Y56.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X114Y56.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.614ns logic, 0.328ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.112 - 0.101)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y71.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X111Y68.BY     net (fanout=6)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X111Y68.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.599ns logic, 0.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X108Y87.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y71.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y71.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y71.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y71.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y66.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X106Y69.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X106Y69.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X106Y69.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X106Y69.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y70.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y70.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y70.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y70.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.709ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 0)
  Clock Path Skew:      -4.661ns (-1.413 - 3.248)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y57.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y56.SR      net (fanout=3)        1.091   ftop/clkN210/rstInD
    SLICE_X76Y56.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.957ns logic, 1.091ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      -3.250ns (-0.652 - 2.598)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y57.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y56.SR      net (fanout=3)        0.873   ftop/clkN210/rstInD
    SLICE_X76Y56.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.709ns logic, 0.873ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y56.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106053129 paths analyzed, 52510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.833ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.760ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.622 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.760ns (8.074ns logic, 11.686ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.622 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_1 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.XQ       Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_1
    SLICE_X32Y1.G1       net (fanout=4)        0.491   ftop/edp0/edp_dgdpTx_num_full<1>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.680ns (8.045ns logic, 11.635ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.713ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.622 - 0.649)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_3 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y0.YQ       Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_3
    SLICE_X31Y0.G1       net (fanout=9)        1.168   ftop/edp0/edp_dgdpTx_num_full<3>
    SLICE_X31Y0.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0
    SLICE_X31Y0.F3       net (fanout=1)        0.021   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11_SW0/O
    SLICE_X31Y0.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<2>11
    DSP48A_X1Y0.A2       net (fanout=1)        0.742   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<2>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.713ns (7.530ns logic, 12.183ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.666ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.622 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_6 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y0.YQ       Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<6>
                                                       ftop/edp0/edp_dgdpTx_num_full_6
    SLICE_X32Y1.G4       net (fanout=5)        0.376   ftop/edp0/edp_dgdpTx_num_full<6>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.666ns (8.146ns logic, 11.520ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_754 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.694ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.667 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_754
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X24Y33.F4      net (fanout=270)      3.335   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X24Y33.X       Tilo                  0.601   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh4038
    SLICE_X16Y23.F1      net (fanout=4)        1.598   ftop/edp0/Sh4038
    SLICE_X16Y23.X       Tif5x                 0.853   ftop/edp0/Sh4850
                                                       ftop/edp0/Sh485028_G
                                                       ftop/edp0/Sh485028
    SLICE_X15Y23.G3      net (fanout=4)        0.326   ftop/edp0/Sh4850
    SLICE_X15Y23.X       Tif5x                 0.791   ftop/edp0/Sh5650
                                                       ftop/edp0/Sh56502
                                                       ftop/edp0/Sh5650_f5
    SLICE_X13Y22.G3      net (fanout=8)        0.358   ftop/edp0/Sh5650
    SLICE_X13Y22.Y       Tilo                  0.561   ftop/edp0/N3407
                                                       ftop/edp0/Sh6642_SW2_SW0
    SLICE_X8Y26.G3       net (fanout=1)        0.487   ftop/edp0/N3401
    SLICE_X8Y26.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<242>
                                                       ftop/edp0/Sh6642
    SLICE_X3Y28.G1       net (fanout=3)        1.276   ftop/edp0/Sh6642
    SLICE_X3Y28.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<755>
                                                       ftop/edp0/edp_dgdpTx_vec_754_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_754
    -------------------------------------------------  ---------------------------
    Total                                     19.694ns (10.880ns logic, 8.814ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.645ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.622 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y0.XQ       Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X32Y1.G2       net (fanout=5)        0.456   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.645ns (8.045ns logic, 11.600ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_686 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.627ns (Levels of Logic = 13)
  Clock Path Skew:      -0.088ns (0.556 - 0.644)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_686
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X31Y46.G1      net (fanout=3)        0.431   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X18Y37.F2      net (fanout=5)        1.026   ftop/edp0/Sh4958
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/N2206
                                                       ftop/edp0/Sh5774_SW2
    SLICE_X18Y45.G1      net (fanout=3)        0.573   ftop/edp0/N2206
    SLICE_X18Y45.X       Tif5x                 0.853   ftop/edp0/N2598
                                                       ftop/edp0/Sh6574_SW0_SW0_F
                                                       ftop/edp0/Sh6574_SW0_SW0
    SLICE_X14Y52.G1      net (fanout=1)        0.881   ftop/edp0/N2598
    SLICE_X14Y52.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<174>
                                                       ftop/edp0/Sh6574
    SLICE_X13Y53.F3      net (fanout=3)        0.295   ftop/edp0/Sh6574
    SLICE_X13Y53.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<686>
                                                       ftop/edp0/edp_dgdpTx_vec_686_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_686
    -------------------------------------------------  ---------------------------
    Total                                     19.627ns (8.612ns logic, 11.015ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_138 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.622ns (Levels of Logic = 6)
  Clock Path Skew:      -0.088ns (0.607 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X6Y21.G2       net (fanout=185)      6.094   ftop/edp0/N179
    SLICE_X6Y21.CLK      Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<138>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7910<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_138
    -------------------------------------------------  ---------------------------
    Total                                     19.622ns (8.144ns logic, 11.478ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_239 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.505ns (Levels of Logic = 12)
  Clock Path Skew:      -0.201ns (0.494 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X31Y24.G2      net (fanout=215)      2.179   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X31Y24.Y       Tilo                  0.561   ftop/edp0/Sh4040
                                                       ftop/edp0/Sh403911
    SLICE_X24Y33.G3      net (fanout=2)        1.144   ftop/edp0/N78
    SLICE_X24Y33.Y       Tilo                  0.616   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh40391
    SLICE_X25Y36.F2      net (fanout=4)        0.329   ftop/edp0/Sh4039
    SLICE_X25Y36.X       Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484728_G
                                                       ftop/edp0/Sh484728
    SLICE_X25Y51.G2      net (fanout=4)        0.577   ftop/edp0/Sh4847
    SLICE_X25Y51.Y       Tilo                  0.561   ftop/edp0/Sh5647
                                                       ftop/edp0/Sh5647_SW0_SW0
    SLICE_X25Y51.F4      net (fanout=1)        0.022   ftop/edp0/Sh5647_SW0_SW0/O
    SLICE_X25Y51.X       Tilo                  0.562   ftop/edp0/Sh5647
                                                       ftop/edp0/Sh5647
    SLICE_X24Y59.G4      net (fanout=6)        1.285   ftop/edp0/Sh5647
    SLICE_X24Y59.Y       Tilo                  0.616   ftop/edp0/Sh6639
                                                       ftop/edp0/Sh6639_SW2
    SLICE_X24Y59.F3      net (fanout=1)        0.021   ftop/edp0/Sh6639_SW2/O
    SLICE_X24Y59.X       Tilo                  0.601   ftop/edp0/Sh6639
                                                       ftop/edp0/Sh6639
    SLICE_X20Y58.G3      net (fanout=3)        0.678   ftop/edp0/Sh6639
    SLICE_X20Y58.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<751>
                                                       ftop/edp0/edp_dgdpTx_vec_239_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_239
    -------------------------------------------------  ---------------------------
    Total                                     19.505ns (11.836ns logic, 7.669ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_686 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.601ns (Levels of Logic = 13)
  Clock Path Skew:      -0.101ns (0.556 - 0.657)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_686
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X31Y46.G2      net (fanout=7)        0.408   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X18Y37.F2      net (fanout=5)        1.026   ftop/edp0/Sh4958
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/N2206
                                                       ftop/edp0/Sh5774_SW2
    SLICE_X18Y45.G1      net (fanout=3)        0.573   ftop/edp0/N2206
    SLICE_X18Y45.X       Tif5x                 0.853   ftop/edp0/N2598
                                                       ftop/edp0/Sh6574_SW0_SW0_F
                                                       ftop/edp0/Sh6574_SW0_SW0
    SLICE_X14Y52.G1      net (fanout=1)        0.881   ftop/edp0/N2598
    SLICE_X14Y52.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<174>
                                                       ftop/edp0/Sh6574
    SLICE_X13Y53.F3      net (fanout=3)        0.295   ftop/edp0/Sh6574
    SLICE_X13Y53.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<686>
                                                       ftop/edp0/edp_dgdpTx_vec_686_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_686
    -------------------------------------------------  ---------------------------
    Total                                     19.601ns (8.609ns logic, 10.992ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.622 - 0.649)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_4 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y0.XQ       Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_4
    SLICE_X30Y1.G2       net (fanout=8)        1.059   ftop/edp0/edp_dgdpTx_num_full<4>
    SLICE_X30Y1.Y        Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1
    SLICE_X30Y1.F3       net (fanout=1)        0.021   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1/O
    SLICE_X30Y1.X        Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X1Y0.A5       net (fanout=1)        0.787   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.668ns (7.549ns logic, 12.119ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_686 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.593ns (Levels of Logic = 13)
  Clock Path Skew:      -0.101ns (0.556 - 0.657)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_686
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X31Y46.G4      net (fanout=2)        0.325   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X18Y37.F2      net (fanout=5)        1.026   ftop/edp0/Sh4958
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/N2206
                                                       ftop/edp0/Sh5774_SW2
    SLICE_X18Y45.G1      net (fanout=3)        0.573   ftop/edp0/N2206
    SLICE_X18Y45.X       Tif5x                 0.853   ftop/edp0/N2598
                                                       ftop/edp0/Sh6574_SW0_SW0_F
                                                       ftop/edp0/Sh6574_SW0_SW0
    SLICE_X14Y52.G1      net (fanout=1)        0.881   ftop/edp0/N2598
    SLICE_X14Y52.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<174>
                                                       ftop/edp0/Sh6574
    SLICE_X13Y53.F3      net (fanout=3)        0.295   ftop/edp0/Sh6574
    SLICE_X13Y53.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<686>
                                                       ftop/edp0/edp_dgdpTx_vec_686_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_686
    -------------------------------------------------  ---------------------------
    Total                                     19.593ns (8.684ns logic, 10.909ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_751 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.489ns (Levels of Logic = 12)
  Clock Path Skew:      -0.201ns (0.494 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_751
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X31Y24.G2      net (fanout=215)      2.179   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X31Y24.Y       Tilo                  0.561   ftop/edp0/Sh4040
                                                       ftop/edp0/Sh403911
    SLICE_X24Y33.G3      net (fanout=2)        1.144   ftop/edp0/N78
    SLICE_X24Y33.Y       Tilo                  0.616   ftop/edp0/Sh4038
                                                       ftop/edp0/Sh40391
    SLICE_X25Y36.F2      net (fanout=4)        0.329   ftop/edp0/Sh4039
    SLICE_X25Y36.X       Tif5x                 0.791   ftop/edp0/Sh4847
                                                       ftop/edp0/Sh484728_G
                                                       ftop/edp0/Sh484728
    SLICE_X25Y51.G2      net (fanout=4)        0.577   ftop/edp0/Sh4847
    SLICE_X25Y51.Y       Tilo                  0.561   ftop/edp0/Sh5647
                                                       ftop/edp0/Sh5647_SW0_SW0
    SLICE_X25Y51.F4      net (fanout=1)        0.022   ftop/edp0/Sh5647_SW0_SW0/O
    SLICE_X25Y51.X       Tilo                  0.562   ftop/edp0/Sh5647
                                                       ftop/edp0/Sh5647
    SLICE_X24Y59.G4      net (fanout=6)        1.285   ftop/edp0/Sh5647
    SLICE_X24Y59.Y       Tilo                  0.616   ftop/edp0/Sh6639
                                                       ftop/edp0/Sh6639_SW2
    SLICE_X24Y59.F3      net (fanout=1)        0.021   ftop/edp0/Sh6639_SW2/O
    SLICE_X24Y59.X       Tilo                  0.601   ftop/edp0/Sh6639
                                                       ftop/edp0/Sh6639
    SLICE_X20Y58.F3      net (fanout=3)        0.677   ftop/edp0/Sh6639
    SLICE_X20Y58.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<751>
                                                       ftop/edp0/edp_dgdpTx_vec_751_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_751
    -------------------------------------------------  ---------------------------
    Total                                     19.489ns (11.821ns logic, 7.668ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_686 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.544ns (Levels of Logic = 10)
  Clock Path Skew:      -0.139ns (0.556 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_686
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X31Y1.G4       net (fanout=3)        0.287   ftop/edp0/N1799
    SLICE_X31Y1.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X31Y1.F4       net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X31Y1.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X1Y0.A4       net (fanout=1)        0.573   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X1Y0.P1       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X27Y14.F2      net (fanout=215)      2.498   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X18Y37.F2      net (fanout=5)        1.026   ftop/edp0/Sh4958
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/N2206
                                                       ftop/edp0/Sh5774_SW2
    SLICE_X18Y45.G1      net (fanout=3)        0.573   ftop/edp0/N2206
    SLICE_X18Y45.X       Tif5x                 0.853   ftop/edp0/N2598
                                                       ftop/edp0/Sh6574_SW0_SW0_F
                                                       ftop/edp0/Sh6574_SW0_SW0
    SLICE_X14Y52.G1      net (fanout=1)        0.881   ftop/edp0/N2598
    SLICE_X14Y52.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<174>
                                                       ftop/edp0/Sh6574
    SLICE_X13Y53.F3      net (fanout=3)        0.295   ftop/edp0/Sh6574
    SLICE_X13Y53.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<686>
                                                       ftop/edp0/edp_dgdpTx_vec_686_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_686
    -------------------------------------------------  ---------------------------
    Total                                     19.544ns (10.882ns logic, 8.662ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_686 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.593ns (Levels of Logic = 13)
  Clock Path Skew:      -0.088ns (0.556 - 0.644)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_3 to ftop/edp0/edp_dgdpTx_vec_686
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<3>
                                                       ftop/edp0/edp_dgdpTx_num_empty_3
    SLICE_X31Y46.G3      net (fanout=5)        0.397   ftop/edp0/edp_dgdpTx_num_empty<3>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X18Y37.F2      net (fanout=5)        1.026   ftop/edp0/Sh4958
    SLICE_X18Y37.X       Tilo                  0.601   ftop/edp0/N2206
                                                       ftop/edp0/Sh5774_SW2
    SLICE_X18Y45.G1      net (fanout=3)        0.573   ftop/edp0/N2206
    SLICE_X18Y45.X       Tif5x                 0.853   ftop/edp0/N2598
                                                       ftop/edp0/Sh6574_SW0_SW0_F
                                                       ftop/edp0/Sh6574_SW0_SW0
    SLICE_X14Y52.G1      net (fanout=1)        0.881   ftop/edp0/N2598
    SLICE_X14Y52.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<174>
                                                       ftop/edp0/Sh6574
    SLICE_X13Y53.F3      net (fanout=3)        0.295   ftop/edp0/Sh6574
    SLICE_X13Y53.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<686>
                                                       ftop/edp0/edp_dgdpTx_vec_686_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_686
    -------------------------------------------------  ---------------------------
    Total                                     19.593ns (8.612ns logic, 10.981ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.543ns (Levels of Logic = 13)
  Clock Path Skew:      -0.128ns (0.516 - 0.644)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X31Y46.G1      net (fanout=3)        0.431   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X16Y42.G1      net (fanout=5)        1.112   ftop/edp0/Sh4958
    SLICE_X16Y42.Y       Tilo                  0.616   ftop/edp0/N3325
                                                       ftop/edp0/Sh57901
    SLICE_X17Y50.G2      net (fanout=9)        1.051   ftop/edp0/Sh5790
    SLICE_X17Y50.Y       Tilo                  0.561   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X17Y50.F2      net (fanout=1)        0.351   ftop/edp0/Sh6590_SW0/O
    SLICE_X17Y50.X       Tilo                  0.562   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X16Y53.G2      net (fanout=3)        0.439   ftop/edp0/Sh6590
    SLICE_X16Y53.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.543ns (8.350ns logic, 11.193ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_702 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.543ns (Levels of Logic = 13)
  Clock Path Skew:      -0.128ns (0.516 - 0.644)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_5 to ftop/edp0/edp_dgdpTx_vec_702
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<5>
                                                       ftop/edp0/edp_dgdpTx_num_empty_5
    SLICE_X31Y46.G1      net (fanout=3)        0.431   ftop/edp0/edp_dgdpTx_num_empty<5>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X16Y42.G1      net (fanout=5)        1.112   ftop/edp0/Sh4958
    SLICE_X16Y42.Y       Tilo                  0.616   ftop/edp0/N3325
                                                       ftop/edp0/Sh57901
    SLICE_X17Y50.G2      net (fanout=9)        1.051   ftop/edp0/Sh5790
    SLICE_X17Y50.Y       Tilo                  0.561   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X17Y50.F2      net (fanout=1)        0.351   ftop/edp0/Sh6590_SW0/O
    SLICE_X17Y50.X       Tilo                  0.562   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X16Y52.G2      net (fanout=3)        0.439   ftop/edp0/Sh6590
    SLICE_X16Y52.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<703>
                                                       ftop/edp0/edp_dgdpTx_vec_702_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_702
    -------------------------------------------------  ---------------------------
    Total                                     19.543ns (8.350ns logic, 11.193ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_218 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.073ns (0.622 - 0.695)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_218
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y1.YQ       Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y1.G3       net (fanout=7)        0.542   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y1.Y        Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X29Y0.G4       net (fanout=3)        0.291   ftop/edp0/N1799
    SLICE_X29Y0.Y        Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X29Y0.F3       net (fanout=1)        0.021   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X29Y0.X        Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y0.A3       net (fanout=1)        0.413   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y0.P8       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X40Y26.G3      net (fanout=994)      3.950   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<8>
    SLICE_X40Y26.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<208>
                                                       ftop/edp0/Sh745621
    SLICE_X5Y26.G2       net (fanout=185)      6.302   ftop/edp0/N179
    SLICE_X5Y26.CLK      Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<218>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7902<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_218
    -------------------------------------------------  ---------------------------
    Total                                     19.593ns (8.074ns logic, 11.519ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_190 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.517ns (Levels of Logic = 13)
  Clock Path Skew:      -0.141ns (0.516 - 0.657)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_190
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X31Y46.G2      net (fanout=7)        0.408   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X16Y42.G1      net (fanout=5)        1.112   ftop/edp0/Sh4958
    SLICE_X16Y42.Y       Tilo                  0.616   ftop/edp0/N3325
                                                       ftop/edp0/Sh57901
    SLICE_X17Y50.G2      net (fanout=9)        1.051   ftop/edp0/Sh5790
    SLICE_X17Y50.Y       Tilo                  0.561   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X17Y50.F2      net (fanout=1)        0.351   ftop/edp0/Sh6590_SW0/O
    SLICE_X17Y50.X       Tilo                  0.562   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X16Y53.G2      net (fanout=3)        0.439   ftop/edp0/Sh6590
    SLICE_X16Y53.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<191>
                                                       ftop/edp0/edp_dgdpTx_vec_190_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_190
    -------------------------------------------------  ---------------------------
    Total                                     19.517ns (8.347ns logic, 11.170ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_702 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.517ns (Levels of Logic = 13)
  Clock Path Skew:      -0.141ns (0.516 - 0.657)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_2 to ftop/edp0/edp_dgdpTx_vec_702
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.XQ      Tcko                  0.521   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_2
    SLICE_X31Y46.G2      net (fanout=7)        0.408   ftop/edp0/edp_dgdpTx_num_empty<2>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X31Y46.F3      net (fanout=4)        0.063   ftop/edp0/N283
    SLICE_X31Y46.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X28Y40.G2      net (fanout=24)       0.860   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X28Y40.Y       Tilo                  0.616   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1_SW3
    SLICE_X28Y40.F1      net (fanout=2)        0.597   ftop/edp0/N3813
    SLICE_X28Y40.X       Tilo                  0.601   ftop/edp0/edp_dbgBytesTxEnq_EN
                                                       ftop/edp0/edp_dbgBytesTxEnq_EN1
    SLICE_X31Y25.G1      net (fanout=906)      2.038   ftop/edp0/edp_dbgBytesTxEnq_EN
    SLICE_X31Y25.Y       Tilo                  0.561   ftop/edp0/x__h55198<142>
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X28Y28.F3      net (fanout=29)       0.638   ftop/edp0/N138
    SLICE_X28Y28.X       Tilo                  0.601   ftop/edp0/N433
                                                       ftop/edp0/x__h55198_and0000<0>_SW0
    SLICE_X27Y14.G3      net (fanout=1)        1.186   ftop/edp0/N433
    SLICE_X27Y14.Y       Tilo                  0.561   ftop/edp0/Sh4150
                                                       ftop/edp0/x__h55198_and0000<0>
    SLICE_X27Y14.F1      net (fanout=5)        0.472   ftop/edp0/x__h55198<150>
    SLICE_X27Y14.X       Tilo                  0.562   ftop/edp0/Sh4150
                                                       ftop/edp0/Sh41501
    SLICE_X21Y27.F2      net (fanout=5)        1.955   ftop/edp0/Sh4150
    SLICE_X21Y27.X       Tif5x                 0.791   ftop/edp0/Sh4958
                                                       ftop/edp0/Sh495828_G
                                                       ftop/edp0/Sh495828
    SLICE_X16Y42.G1      net (fanout=5)        1.112   ftop/edp0/Sh4958
    SLICE_X16Y42.Y       Tilo                  0.616   ftop/edp0/N3325
                                                       ftop/edp0/Sh57901
    SLICE_X17Y50.G2      net (fanout=9)        1.051   ftop/edp0/Sh5790
    SLICE_X17Y50.Y       Tilo                  0.561   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590_SW0
    SLICE_X17Y50.F2      net (fanout=1)        0.351   ftop/edp0/Sh6590_SW0/O
    SLICE_X17Y50.X       Tilo                  0.562   ftop/edp0/Sh6590
                                                       ftop/edp0/Sh6590
    SLICE_X16Y52.G2      net (fanout=3)        0.439   ftop/edp0/Sh6590
    SLICE_X16Y52.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<703>
                                                       ftop/edp0/edp_dgdpTx_vec_702_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_702
    -------------------------------------------------  ---------------------------
    Total                                     19.517ns (8.347ns logic, 11.170ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[5].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.551 - 0.439)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[5].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y47.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<5>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[5].U_DQ
    SLICE_X44Y47.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<5>
    SLICE_X44Y47.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<5>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.470 - 0.368)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<35>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[35].U_DQ
    SLICE_X38Y36.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<35>
    SLICE_X38Y36.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<35>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[7].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.445 - 0.380)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[7].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y11.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<7>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[7].U_DQ
    SLICE_X60Y12.BX      net (fanout=1)        0.302   U_ila_pro_0/U0/iDATA<7>
    SLICE_X60Y12.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.244ns logic, 0.302ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.535 - 0.425)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y81.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X114Y81.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X114Y81.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_27 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.535 - 0.425)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_27 to ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y81.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_27
    SLICE_X114Y81.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<27>
    SLICE_X114Y81.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.400 - 0.339)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y24.XQ      Tcko                  0.417   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<27>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF
    RAMB16_X2Y3.DIB5     net (fanout=1)        0.217   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<27>
    RAMB16_X2Y3.CLKB     Trckd_DIB   (-Th)     0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.332ns logic, 0.217ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.549 - 0.414)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y100.XQ    Tcko                  0.417   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X108Y100.BY    net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X108Y100.CLK   Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.287ns logic, 0.340ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.549 - 0.414)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y100.XQ    Tcko                  0.417   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X108Y100.BY    net (fanout=2)        0.340   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X108Y100.CLK   Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.288ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.666 - 0.579)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_13
    SLICE_X86Y167.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X86Y167.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_13 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.666 - 0.579)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_13 to ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y168.XQ     Tcko                  0.417   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_13
    SLICE_X86Y167.BY     net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<13>
    SLICE_X86Y167.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y49.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<25>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[25].U_DQ
    SLICE_X36Y48.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<25>
    SLICE_X36Y48.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<25>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y50.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<75>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[75].U_DQ
    SLICE_X44Y51.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<75>
    SLICE_X44Y51.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<75>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[6].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.445 - 0.380)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[6].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y11.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<7>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[6].U_DQ
    SLICE_X60Y12.BY      net (fanout=1)        0.302   U_ila_pro_0/U0/iDATA<6>
    SLICE_X60Y12.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<7>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.289ns logic, 0.302ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[133].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[133].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<133>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[133].U_DQ
    SLICE_X18Y16.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<133>
    SLICE_X18Y16.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<133>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y6.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<87>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ
    SLICE_X62Y6.BX       net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<87>
    SLICE_X62Y6.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<87>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_10 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.553 - 0.450)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_10 to ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y99.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_10
    SLICE_X58Y98.BY      net (fanout=2)        0.345   ftop/cp_wci_Vm_13_MData<10>
    SLICE_X58Y98.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<10>
                                                       ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.289ns logic, 0.345ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_10 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.553 - 0.450)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_10 to ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y99.YQ      Tcko                  0.419   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_10
    SLICE_X58Y98.BY      net (fanout=2)        0.345   ftop/cp_wci_Vm_13_MData<10>
    SLICE_X58Y98.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<10>
                                                       ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.290ns logic, 0.345ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.706 - 0.633)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y73.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X106Y71.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X106Y71.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.294 - 0.236)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y183.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_15
    SLICE_X18Y183.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X18Y183.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_15 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.294 - 0.236)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_15 to ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y183.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_15
    SLICE_X18Y183.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_10_MData<15>
    SLICE_X18Y183.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_12/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_1/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_0/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_3/SR
  Location pin: SLICE_X6Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_3/SR
  Location pin: SLICE_X6Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_2/SR
  Location pin: SLICE_X6Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_2/SR
  Location pin: SLICE_X6Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X6Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_7/SR
  Location pin: SLICE_X6Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X6Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<7>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_6/SR
  Location pin: SLICE_X6Y130.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_9/SR
  Location pin: SLICE_X4Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_9/SR
  Location pin: SLICE_X4Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_8/SR
  Location pin: SLICE_X4Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter<9>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounter_8/SR
  Location pin: SLICE_X4Y134.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.917ns|            0|            0|            2|    106053130|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.709ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.833ns|          N/A|            0|            0|    106053129|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.134|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.926|         |    3.896|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.833|         |         |         |
sys0_clkp      |   19.833|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.833|         |         |         |
sys0_clkp      |   19.833|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106069368 paths, 0 nets, and 108514 connections

Design statistics:
   Minimum period:  19.833ns{1}   (Maximum frequency:  50.421MHz)
   Maximum path delay from/to any node:   1.486ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 11:47:15 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 867 MB



