//
// scalar_mul: C[i] = A[i] * scale
// Hand-written PTX for Phase 1 chaining tests. SM 7.5+, 64-bit addressing.
//
.version 7.5
.target sm_75
.address_size 64

.visible .entry scalar_mul(
    .param .u64 param_A,
    .param .u64 param_C,
    .param .f32 param_scale,
    .param .u32 param_N
)
{
    .reg .pred  %p<2>;
    .reg .f32   %f<4>;
    .reg .b32   %r<4>;
    .reg .b64   %rd<6>;

    // tid = blockIdx.x * blockDim.x + threadIdx.x
    mov.u32         %r0, %tid.x;
    mov.u32         %r1, %ctaid.x;
    mov.u32         %r2, %ntid.x;
    mad.lo.s32      %r0, %r1, %r2, %r0;

    // bounds check: if (tid >= N) return
    ld.param.u32    %r3, [param_N];
    setp.ge.u32     %p1, %r0, %r3;
    @%p1 bra        EXIT;

    // offset = tid * 4 (sizeof float)
    cvt.u64.u32     %rd0, %r0;
    shl.b64         %rd0, %rd0, 2;

    // load A[tid]
    ld.param.u64    %rd1, [param_A];
    add.u64         %rd1, %rd1, %rd0;
    ld.global.f32   %f1, [%rd1];

    // load scale
    ld.param.f32    %f2, [param_scale];

    // C[tid] = A[tid] * scale
    mul.f32         %f3, %f1, %f2;

    // store C[tid]
    ld.param.u64    %rd2, [param_C];
    add.u64         %rd2, %rd2, %rd0;
    st.global.f32   [%rd2], %f3;

EXIT:
    ret;
}
