{"vcs1":{"timestamp_begin":1750888209.695849086, "rt":0.27, "ut":0.16, "st":0.06}}
{"vcselab":{"timestamp_begin":1750888210.039547024, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750888210.297481369, "rt":0.09, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750888209.377247011}
{"VCS_COMP_START_TIME": 1750888209.377247011}
{"VCS_COMP_END_TIME": 1750888210.635129907}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2424664}}
{"stitch_vcselab": {"peak_mem": 2424704}}
