--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml fifo_top_1.twx fifo_top_1.ncd -o fifo_top_1.twr
fifo_top_1.pcf

Design file:              fifo_top_1.ncd
Physical constraint file: fifo_top_1.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rd_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enable_rd   |    5.193(R)|    0.184(R)|rd_clk_BUFGP      |   0.000|
reset_n     |    5.870(R)|    0.196(R)|rd_clk_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock wr_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |   -0.133(R)|    1.537(R)|wr_clk_BUFGP      |   0.000|
data_in<1>  |    0.800(R)|    0.778(R)|wr_clk_BUFGP      |   0.000|
data_in<2>  |   -0.101(R)|    1.511(R)|wr_clk_BUFGP      |   0.000|
data_in<3>  |   -0.101(R)|    1.505(R)|wr_clk_BUFGP      |   0.000|
data_in<4>  |   -0.142(R)|    1.538(R)|wr_clk_BUFGP      |   0.000|
data_in<5>  |   -0.138(R)|    1.540(R)|wr_clk_BUFGP      |   0.000|
data_in<6>  |   -0.340(R)|    1.700(R)|wr_clk_BUFGP      |   0.000|
data_in<7>  |   -0.097(R)|    1.505(R)|wr_clk_BUFGP      |   0.000|
enable_wr   |    3.204(R)|   -0.304(R)|wr_clk_BUFGP      |   0.000|
reset_n     |    4.711(R)|   -0.873(R)|wr_clk_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock rd_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
data_out<0>   |    7.316(R)|rd_clk_BUFGP      |   0.000|
data_out<1>   |    6.999(R)|rd_clk_BUFGP      |   0.000|
data_out<2>   |    6.760(R)|rd_clk_BUFGP      |   0.000|
data_out<3>   |    6.743(R)|rd_clk_BUFGP      |   0.000|
data_out<4>   |    6.985(R)|rd_clk_BUFGP      |   0.000|
data_out<5>   |    6.811(R)|rd_clk_BUFGP      |   0.000|
data_out<6>   |    6.528(R)|rd_clk_BUFGP      |   0.000|
data_out<7>   |    6.569(R)|rd_clk_BUFGP      |   0.000|
f_almost_empty|   13.010(R)|rd_clk_BUFGP      |   0.000|
f_empty       |   12.461(R)|rd_clk_BUFGP      |   0.000|
f_full        |    9.645(R)|rd_clk_BUFGP      |   0.000|
--------------+------------+------------------+--------+

Clock wr_clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
f_almost_full|   11.581(R)|wr_clk_BUFGP      |   0.000|
f_empty      |   10.115(R)|wr_clk_BUFGP      |   0.000|
f_full       |   12.238(R)|wr_clk_BUFGP      |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock rd_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    6.377|         |         |         |
wr_clk         |    8.406|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk         |    6.983|         |         |         |
wr_clk         |    6.658|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset_n        |f_almost_empty |    9.073|
reset_n        |f_almost_full  |    9.104|
reset_n        |f_empty        |    8.822|
reset_n        |f_full         |    9.675|
---------------+---------------+---------+


Analysis completed Thu Oct 10 14:51:44 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



