xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 22, 2024 at 17:08:16 -03
xrun
	-64bit
	register8_bank_tb.sv
	register8_bank.sv
Recompiling... reason: file './register8_bank_tb.sv' is newer than expected.
	expected: Fri Nov 22 17:05:48 2024
	actual:   Fri Nov 22 17:08:14 2024
file: register8_bank_tb.sv
	module worklib.register8_bank_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		register8_bank_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ..
        assert(reg_data_1 == 8'h00 && reg_data_2 == 8'h00) else $fatal("Test Case 0 failed");
                                                                                          |
xmelab: *W,STRINT (./register8_bank_tb.sv,37|90): String literal argument supplied to integer parameter.
        assert(reg_data_1 == 8'hAA && reg_data_2 == 8'h00) else $fatal("Test Case 1 failed");
                                                                                          |
xmelab: *W,STRINT (./register8_bank_tb.sv,49|90): String literal argument supplied to integer parameter.
        assert(reg_data_1 == 8'hAA && reg_data_2 == 8'hAA) else $fatal("Test Case 2 failed");
                                                                                          |
xmelab: *W,STRINT (./register8_bank_tb.sv,60|90): String literal argument supplied to integer parameter.
        assert(reg_data_1 == 8'hAA && reg_data_2 == 8'hAA) else $fatal("Test Case 3 failed");
                                                                                          |
xmelab: *W,STRINT (./register8_bank_tb.sv,67|90): String literal argument supplied to integer parameter.
.................. Done
	Generating native compiled code:
		worklib.register8_bank_tb:sv <0x54b4a4fc>
			streams:  13, words: 19324
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                10       3
		Registers:              40      33
		Scalar wires:            3       -
		Vectored wires:         32       -
		Always blocks:          10       3
		Initial blocks:          3       3
		Pseudo assignments:     18      18
		Assertions:              4       4
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.register8_bank_tb:sv
Loading snapshot worklib.register8_bank_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
                Tempo               Entradas LUT                                    SaÃ­das
                         clk  rst  we3   wa3   ra1    ra2        wd3                rd1         rd2
                ====   =================================================        =====================
                   0      0    x    x    xxx   xxx    xxx      xxxxxxxx         xxxxxxxx      xxxxxxxx
                   5      1    1    x    xxx   xxx    xxx      xxxxxxxx         00000000      00000000
                  10      0    0    x    xxx   xxx    xxx      xxxxxxxx         00000000      00000000
                  15      1    0    x    xxx   xxx    xxx      xxxxxxxx         00000000      00000000
                  20      0    0    x    xxx   xxx    xxx      xxxxxxxx         00000000      00000000
                  25      1    0    1    001   001    xxx      10101010         00000000      00000000
                  30      0    0    1    001   001    xxx      10101010         00000000      00000000
                  35      1    0    1    001   001    xxx      10101010         10101010      00000000
                  40      0    0    1    001   001    xxx      10101010         10101010      00000000
                  45      1    0    1    010   001    010      10101010         10101010      00000000
                  50      0    0    1    010   001    010      10101010         10101010      00000000
                  55      1    0    1    010   001    010      10101010         10101010      10101010
                  60      0    0    1    010   001    010      10101010         10101010      10101010
                  65      1    0    0    010   001    010      11111111         10101010      10101010
                  70      0    0    0    010   001    010      11111111         10101010      10101010
                  75      1    0    0    010   001    010      11111111         10101010      10101010
                  80      0    0    0    010   001    010      11111111         10101010      10101010
Simulation complete via $finish(1) at time 85 NS + 0
./register8_bank_tb.sv:97         #10 $finish;
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 22, 2024 at 17:08:25 -03  (total: 00:00:09)
