# Sobel-Edge-Detection-Using-VHDL-and-FPGA
![image](https://user-images.githubusercontent.com/68936726/147419461-8087fa10-075a-4881-b13f-ce6a486ee15f.png)
![image](https://user-images.githubusercontent.com/68936726/147419480-768b542e-06dd-4e52-8299-d1529a659a9c.png)

LinkedIn: https://www.linkedin.com/in/muhammed-kocao%C4%9Flu-2b661b178/
Medium: 
