--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.430   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y20.BX      net (fanout=2)        0.889   okHI/rst3
    SLICE_X31Y20.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.544ns logic, 0.889ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.786ns (0.912 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X31Y20.AX      net (fanout=2)        1.214   okHI/rst2
    SLICE_X31Y20.CLK     Tdick                 0.114   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.639ns logic, 1.214ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.178ns (0.305 - 0.127)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.DQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y12.DX      net (fanout=1)        0.484   okHI/rst1
    SLICE_X30Y12.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.610ns logic, 0.484ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (0.116 - 0.001)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.DQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y12.DX      net (fanout=1)        0.214   okHI/rst1
    SLICE_X30Y12.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.275ns logic, 0.214ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X31Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.469ns (0.469 - 0.000)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.DQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X31Y20.AX      net (fanout=2)        0.617   okHI/rst2
    SLICE_X31Y20.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.293ns logic, 0.617ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X31Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.198   okHI/rst4
                                                       okHI/flop3
    SLICE_X31Y20.BX      net (fanout=2)        0.434   okHI/rst3
    SLICE_X31Y20.CLK     Tckdi       (-Th)    -0.059   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.257ns logic, 0.434ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<24>/CLK
  Logical resource: fifo_photon_din_27/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<24>/CLK
  Logical resource: fifo_photon_din_26/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<24>/CLK
  Logical resource: fifo_photon_din_25/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27607 paths analyzed, 6622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.995ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y56.ENB), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      15.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.719 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X30Y43.D6      net (fanout=18)       3.027   ok1<21>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y110.A4     net (fanout=38)       4.602   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<31>11
    RAMB16_X0Y56.ENB     net (fanout=1)        3.702   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
    RAMB16_X0Y56.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.842ns (1.970ns logic, 13.872ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.947ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.719 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X30Y43.D4      net (fanout=17)       2.132   ok1<22>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y110.A4     net (fanout=38)       4.602   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<31>11
    RAMB16_X0Y56.ENB     net (fanout=1)        3.702   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
    RAMB16_X0Y56.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.947ns (1.970ns logic, 12.977ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.775ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.719 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.CQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X31Y43.C2      net (fanout=16)       2.734   ok1<23>
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y110.A4     net (fanout=38)       4.602   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y110.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<31>11
    RAMB16_X0Y56.ENB     net (fanout=1)        3.702   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<31>
    RAMB16_X0Y56.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.775ns (1.716ns logic, 13.059ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y54.ENB), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      15.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.691 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X30Y43.D6      net (fanout=18)       3.027   ok1<21>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X22Y110.D5     net (fanout=38)       4.543   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X22Y110.D      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<28>11
    RAMB16_X0Y54.ENB     net (fanout=1)        3.437   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
    RAMB16_X0Y54.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     15.513ns (1.965ns logic, 13.548ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.618ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.691 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X30Y43.D4      net (fanout=17)       2.132   ok1<22>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X22Y110.D5     net (fanout=38)       4.543   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X22Y110.D      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<28>11
    RAMB16_X0Y54.ENB     net (fanout=1)        3.437   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
    RAMB16_X0Y54.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.618ns (1.965ns logic, 12.653ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.446ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.691 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.CQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X31Y43.C2      net (fanout=16)       2.734   ok1<23>
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X22Y110.D5     net (fanout=38)       4.543   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X22Y110.D      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<28>11
    RAMB16_X0Y54.ENB     net (fanout=1)        3.437   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<28>
    RAMB16_X0Y54.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.446ns (1.711ns logic, 12.735ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y50.ENB), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_5 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.685 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_5 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_5
    SLICE_X30Y43.D6      net (fanout=18)       3.027   ok1<21>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y106.A4     net (fanout=38)       4.425   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y106.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.812   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.775ns (1.970ns logic, 12.805ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      13.880ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.685 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X30Y43.D4      net (fanout=17)       2.132   ok1<22>
    SLICE_X30Y43.D       Tilo                  0.254   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X31Y43.C1      net (fanout=1)        0.520   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y106.A4     net (fanout=38)       4.425   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y106.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.812   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.880ns (1.970ns logic, 11.910ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      13.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.685 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.CQ      Tcko                  0.430   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X31Y43.C2      net (fanout=16)       2.734   ok1<23>
    SLICE_X31Y43.C       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X31Y43.D5      net (fanout=18)       0.251   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X31Y43.D       Tilo                  0.259   time_resolved_pipe_out_read
                                                       epA0/ep_read1
    SLICE_X31Y64.C6      net (fanout=2)        1.770   time_resolved_pipe_out_read
    SLICE_X31Y64.C       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X23Y106.A4     net (fanout=38)       4.425   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X23Y106.A      Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<30>11
    RAMB16_X0Y50.ENB     net (fanout=1)        2.812   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<30>
    RAMB16_X0Y50.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.708ns (1.716ns logic, 11.992ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP (SLICE_X26Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_6 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_6 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y4.CQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<7>
                                                       okHI/core0/core0/a0/c0/dataout_6
    SLICE_X26Y5.AX       net (fanout=2)        0.218   okHI/core0/core0/a0/c0/dataout<6>
    SLICE_X26Y5.CLK      Tdh         (-Th)     0.120   okHI/core0/core0/a0/tok_mem_dataout<7>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep82/ep_dataout_8 (FF)
  Destination:          fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep82/ep_dataout_8 to fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y56.BQ      Tcko                  0.200   pipe_in_data_dacbox<10>
                                                       ep82/ep_dataout_8
    RAMB16_X1Y28.DIA1    net (fanout=4)        0.169   pipe_in_data_dacbox<8>
    RAMB16_X1Y28.CLKA    Trckd_DIA   (-Th)     0.053   fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.147ns logic, 0.169ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/pc0/stack_ram_low_RAMA (SLICE_X6Y7.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop (FF)
  Destination:          okHI/core0/core0/a0/pc0/stack_ram_low_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.065 - 0.063)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop to okHI/core0/core0/a0/pc0/stack_ram_low_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y6.CQ        Tcko                  0.200   okHI/core0/core0/a0/pc0/KCPSM6_STACK0
                                                       okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop
    SLICE_X6Y7.D3        net (fanout=9)        0.288   okHI/core0/core0/a0/pc0/stack_pointer<2>
    SLICE_X6Y7.CLK       Tah         (-Th)     0.172   okHI/core0/core0/a0/pc0/KCPSM6_STACK_RAM0
                                                       okHI/core0/core0/a0/pc0/stack_ram_low_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.028ns logic, 0.288ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y12.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y10.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.339ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_28 (SLICE_X36Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X40Y54.A5      net (fanout=2)        0.829   pmt_sampled
    SLICE_X40Y54.A       Tilo                  0.235   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y64.CE      net (fanout=7)        1.318   pmt_sampled_inv
    SLICE_X36Y64.CLK     Tceck                 0.314   fifo_photon_din<31>
                                                       fifo_photon_din_28
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.979ns logic, 2.147ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_31 (SLICE_X36Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.103ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X40Y54.A5      net (fanout=2)        0.829   pmt_sampled
    SLICE_X40Y54.A       Tilo                  0.235   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y64.CE      net (fanout=7)        1.318   pmt_sampled_inv
    SLICE_X36Y64.CLK     Tceck                 0.291   fifo_photon_din<31>
                                                       fifo_photon_din_31
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.956ns logic, 2.147ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_30 (SLICE_X36Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.710 - 0.738)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y54.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X40Y54.A5      net (fanout=2)        0.829   pmt_sampled
    SLICE_X40Y54.A       Tilo                  0.235   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X36Y64.CE      net (fanout=7)        1.318   pmt_sampled_inv
    SLICE_X36Y64.CLK     Tceck                 0.289   fifo_photon_din<31>
                                                       fifo_photon_din_30
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.954ns logic, 2.147ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_18 (SLICE_X40Y52.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_18 (FF)
  Destination:          fifo_photon_din_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.505ns (3.160 - 2.655)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_18 to fifo_photon_din_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.DQ      Tcko                  0.405   photon_time_tag<18>
                                                       photon_time_tag_18
    SLICE_X40Y52.CX      net (fanout=1)        0.609   photon_time_tag<18>
    SLICE_X40Y52.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<19>
                                                       fifo_photon_din_18
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.312ns logic, 0.609ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_16 (SLICE_X40Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_16 (FF)
  Destination:          fifo_photon_din_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.505ns (3.160 - 2.655)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_16 to fifo_photon_din_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.BQ      Tcko                  0.405   photon_time_tag<18>
                                                       photon_time_tag_16
    SLICE_X40Y52.AX      net (fanout=1)        0.629   photon_time_tag<16>
    SLICE_X40Y52.CLK     Tckdi       (-Th)     0.093   fifo_photon_din<19>
                                                       fifo_photon_din_16
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.312ns logic, 0.629ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_3 (SLICE_X40Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_3 (FF)
  Destination:          fifo_photon_din_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.220 - 1.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_3 to fifo_photon_din_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.DQ      Tcko                  0.198   photon_time_tag<3>
                                                       photon_time_tag_3
    SLICE_X40Y51.DX      net (fanout=1)        0.266   photon_time_tag<3>
    SLICE_X40Y51.CLK     Tckdi       (-Th)    -0.048   fifo_photon_din<3>
                                                       fifo_photon_din_3
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.246ns logic, 0.266ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<24>/CLK
  Logical resource: fifo_photon_din_27/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<24>/CLK
  Logical resource: fifo_photon_din_26/CK
  Location pin: SLICE_X38Y62.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1708 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.417ns.
--------------------------------------------------------------------------------

Paths for end point _i000448_13 (SLICE_X10Y99.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.768ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.DMUX    Topad                 0.667   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.450   _i000448<13>
                                                       _i000448_13
    -------------------------------------------------  ---------------------------
    Total                                      5.768ns (2.160ns logic, 3.608ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.COUT    Topcya                0.474   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.DMUX    Tcind                 0.320   Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
    SLICE_X11Y93.C1      net (fanout=1)        0.728   count[13]_GND_8_o_add_147_OUT<7>
    SLICE_X11Y93.C       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>2
    SLICE_X11Y93.B6      net (fanout=1)        0.348   GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.450   _i000448<13>
                                                       _i000448_13
    -------------------------------------------------  ---------------------------
    Total                                      5.695ns (2.287ns logic, 3.408ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_2 (FF)
  Destination:          _i000448_13 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_2 to _i000448_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.CQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_2
    SLICE_X10Y92.C1      net (fanout=2)        0.989   _i000448<2>
    SLICE_X10Y92.DMUX    Topcd                 0.536   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       _i000448<2>_rt.1
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.450   _i000448<13>
                                                       _i000448_13
    -------------------------------------------------  ---------------------------
    Total                                      5.674ns (2.029ns logic, 3.645ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point _i000448_12 (SLICE_X10Y99.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.DMUX    Topad                 0.667   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.428   _i000448<13>
                                                       _i000448_12
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (2.138ns logic, 3.608ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.COUT    Topcya                0.474   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.DMUX    Tcind                 0.320   Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
    SLICE_X11Y93.C1      net (fanout=1)        0.728   count[13]_GND_8_o_add_147_OUT<7>
    SLICE_X11Y93.C       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>2
    SLICE_X11Y93.B6      net (fanout=1)        0.348   GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.428   _i000448<13>
                                                       _i000448_12
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (2.265ns logic, 3.408ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_2 (FF)
  Destination:          _i000448_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.652ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_2 to _i000448_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.CQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_2
    SLICE_X10Y92.C1      net (fanout=2)        0.989   _i000448<2>
    SLICE_X10Y92.DMUX    Topcd                 0.536   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       _i000448<2>_rt.1
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y99.SR      net (fanout=5)        1.377   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y99.CLK     Tsrck                 0.428   _i000448<13>
                                                       _i000448_12
    -------------------------------------------------  ---------------------------
    Total                                      5.652ns (2.007ns logic, 3.645ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point _i000448_11 (SLICE_X10Y98.SR), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.DMUX    Topad                 0.667   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y98.SR      net (fanout=5)        1.193   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y98.CLK     Tsrck                 0.470   _i000448<11>
                                                       _i000448_11
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (2.180ns logic, 3.424ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_0 (FF)
  Destination:          _i000448_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_0 to _i000448_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.AQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_0
    SLICE_X10Y92.A2      net (fanout=2)        0.952   _i000448<0>
    SLICE_X10Y92.COUT    Topcya                0.474   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_lut<0>_INV_0
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.CIN     net (fanout=1)        0.003   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X10Y93.DMUX    Tcind                 0.320   Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<7>
    SLICE_X11Y93.C1      net (fanout=1)        0.728   count[13]_GND_8_o_add_147_OUT<7>
    SLICE_X11Y93.C       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>2
    SLICE_X11Y93.B6      net (fanout=1)        0.348   GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y98.SR      net (fanout=5)        1.193   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y98.CLK     Tsrck                 0.470   _i000448<11>
                                                       _i000448_11
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (2.307ns logic, 3.224ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     43.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _i000448_2 (FF)
  Destination:          _i000448_11 (FF)
  Requirement:          50.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.194 - 0.207)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.635ns

  Clock Uncertainty:          0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _i000448_2 to _i000448_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y96.CQ      Tcko                  0.525   _i000448<3>
                                                       _i000448_2
    SLICE_X10Y92.C1      net (fanout=2)        0.989   _i000448<2>
    SLICE_X10Y92.DMUX    Topcd                 0.536   Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
                                                       _i000448<2>_rt.1
                                                       Madd_count[13]_GND_8_o_add_147_OUT_cy<3>
    SLICE_X11Y93.D2      net (fanout=1)        0.736   count[13]_GND_8_o_add_147_OUT<3>
    SLICE_X11Y93.D       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>1
    SLICE_X11Y93.B2      net (fanout=1)        0.543   GND_8_o_count[13]_equal_149_o<13>
    SLICE_X11Y93.B       Tilo                  0.259   clk_slow
                                                       GND_8_o_count[13]_equal_149_o<13>3
    SLICE_X10Y98.SR      net (fanout=5)        1.193   GND_8_o_count[13]_equal_149_o
    SLICE_X10Y98.CLK     Tsrck                 0.470   _i000448<11>
                                                       _i000448_11
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (2.049ns logic, 3.461ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_6 (SLICE_X25Y58.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_6 to ep40/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.CQ      Tcko                  0.198   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X25Y58.C5      net (fanout=2)        0.060   ep40/trigff0<6>
    SLICE_X25Y58.CLK     Tah         (-Th)    -0.155   ep40/trigff0<7>
                                                       ep40/trigff0<6>_rt
                                                       ep40/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_5 (SLICE_X25Y58.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_5 (FF)
  Destination:          ep40/trigff1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_5 to ep40/trigff1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.BQ      Tcko                  0.198   ep40/trigff0<7>
                                                       ep40/trigff0_5
    SLICE_X25Y58.B5      net (fanout=2)        0.077   ep40/trigff0<5>
    SLICE_X25Y58.CLK     Tah         (-Th)    -0.155   ep40/trigff0<7>
                                                       ep40/trigff0<5>_rt
                                                       ep40/trigff1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_1 (SLICE_X26Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_1 (FF)
  Destination:          ep40/trigff1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20 rising at 50.000ns
  Destination Clock:    clk_20 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_1 to ep40/trigff1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.BQ      Tcko                  0.234   ep40/trigff0<3>
                                                       ep40/trigff0_1
    SLICE_X26Y57.B5      net (fanout=2)        0.066   ep40/trigff0<1>
    SLICE_X26Y57.CLK     Tah         (-Th)    -0.131   ep40/trigff0<3>
                                                       ep40/trigff0<1>_rt
                                                       ep40/trigff1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.365ns logic, 0.066ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP "pll_clkfx" TS_Clk1 / 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: pll/clkfx
--------------------------------------------------------------------------------
Slack: 48.134ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: fifo_dds_rd_clk/CLK0
  Logical resource: fifo_dds_rd_clk/CLK0
  Location pin: ILOGIC_X12Y116.CLK0
  Clock network: clk_20
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: _i000448<3>/CLK
  Logical resource: _i000448_0/CK
  Location pin: SLICE_X10Y96.CLK
  Clock network: clk_20
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 218196 paths analyzed, 2337 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.508ns.
--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_5 (SLICE_X59Y65.DX), 1163 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.337ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.710 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X42Y50.A5      net (fanout=2)        1.136   time_count<0>
    SLICE_X42Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.B2      net (fanout=8)        1.731   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.B       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT121
    SLICE_X59Y65.DX      net (fanout=1)        0.892   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<5>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      9.337ns (2.969ns logic, 6.368ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.274ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.710 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.DQ      Tcko                  0.430   time_count<3>
                                                       time_count_3
    SLICE_X42Y50.D4      net (fanout=2)        1.255   time_count<3>
    SLICE_X42Y50.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.B2      net (fanout=8)        1.731   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.B       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT121
    SLICE_X59Y65.DX      net (fanout=1)        0.892   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<5>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      9.274ns (2.787ns logic, 6.487ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          pulser_ram_addrb_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.243ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to pulser_ram_addrb_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X42Y51.A5      net (fanout=2)        1.136   time_count<4>
    SLICE_X42Y51.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.B2      net (fanout=8)        1.731   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.B       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT121
    SLICE_X59Y65.DX      net (fanout=1)        0.892   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<5>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_5
    -------------------------------------------------  ---------------------------
    Total                                      9.243ns (2.878ns logic, 6.365ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_4 (SLICE_X59Y65.CX), 1162 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.198ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.710 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X42Y50.A5      net (fanout=2)        1.136   time_count<0>
    SLICE_X42Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.A3      net (fanout=8)        1.547   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.A       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT10
    SLICE_X59Y65.CX      net (fanout=1)        0.937   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<4>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_4
    -------------------------------------------------  ---------------------------
    Total                                      9.198ns (2.969ns logic, 6.229ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          pulser_ram_addrb_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.135ns (Levels of Logic = 11)
  Clock Path Skew:      -0.036ns (0.710 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to pulser_ram_addrb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.DQ      Tcko                  0.430   time_count<3>
                                                       time_count_3
    SLICE_X42Y50.D4      net (fanout=2)        1.255   time_count<3>
    SLICE_X42Y50.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.A3      net (fanout=8)        1.547   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.A       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT10
    SLICE_X59Y65.CX      net (fanout=1)        0.937   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<4>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_4
    -------------------------------------------------  ---------------------------
    Total                                      9.135ns (2.787ns logic, 6.348ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          pulser_ram_addrb_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.104ns (Levels of Logic = 10)
  Clock Path Skew:      -0.034ns (0.710 - 0.744)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to pulser_ram_addrb_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X42Y51.A5      net (fanout=2)        1.136   time_count<4>
    SLICE_X42Y51.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X57Y63.A3      net (fanout=8)        1.547   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X57Y63.A       Tilo                  0.259   ram_read_address<7>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT10
    SLICE_X59Y65.CX      net (fanout=1)        0.937   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<4>
    SLICE_X59Y65.CLK     Tdick                 0.114   pulser_ram_addrb<5>
                                                       pulser_ram_addrb_4
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (2.878ns logic, 6.226ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point ram_read_address_2 (SLICE_X59Y64.CX), 1160 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.000ns (Levels of Logic = 11)
  Clock Path Skew:      -0.035ns (0.711 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X42Y50.A5      net (fanout=2)        1.136   time_count<0>
    SLICE_X42Y50.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X59Y65.A6      net (fanout=8)        1.836   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X59Y65.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT6
    SLICE_X59Y64.CX      net (fanout=1)        0.450   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<2>
    SLICE_X59Y64.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      9.000ns (2.969ns logic, 6.031ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_3 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 11)
  Clock Path Skew:      -0.035ns (0.711 - 0.746)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_3 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y50.DQ      Tcko                  0.430   time_count<3>
                                                       time_count_3
    SLICE_X42Y50.D4      net (fanout=2)        1.255   time_count<3>
    SLICE_X42Y50.COUT    Topcyd                0.290   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
                                                       time_count<3>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<3>
    SLICE_X42Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X59Y65.A6      net (fanout=8)        1.836   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X59Y65.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT6
    SLICE_X59Y64.CX      net (fanout=1)        0.450   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<2>
    SLICE_X59Y64.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (2.787ns logic, 6.150ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_read_address_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.906ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.711 - 0.744)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_read_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y51.AQ      Tcko                  0.430   time_count<7>
                                                       time_count_4
    SLICE_X42Y51.A5      net (fanout=2)        1.136   time_count<4>
    SLICE_X42Y51.COUT    Topcya                0.472   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<7>
    SLICE_X42Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<11>
    SLICE_X42Y53.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<15>
    SLICE_X42Y54.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<19>
    SLICE_X42Y55.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.CIN     net (fanout=1)        0.082   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<23>
    SLICE_X42Y56.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_24_OUT_cy<27>
    SLICE_X42Y57.AMUX    Tcina                 0.210   time_count[31]_GND_8_o_add_24_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_24_OUT_xor<31>
    SLICE_X44Y55.B5      net (fanout=2)        0.932   time_count[31]_GND_8_o_add_24_OUT<28>
    SLICE_X44Y55.CMUX    Topbc                 0.640   Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_26_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_128_OUT1011_cy
    SLICE_X54Y59.B2      net (fanout=10)       1.577   time_stamp[31]_time_count[31]_equal_26_o
    SLICE_X54Y59.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT1111
    SLICE_X59Y65.A6      net (fanout=8)        1.836   Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT111
    SLICE_X59Y65.A       Tilo                  0.259   pulser_ram_addrb<5>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_120_OUT6
    SLICE_X59Y64.CX      net (fanout=1)        0.450   ram_read_address[9]_ram_process_count[3]_mux_120_OUT<2>
    SLICE_X59Y64.CLK     Tdick                 0.114   ram_read_address<3>
                                                       ram_read_address_2
    -------------------------------------------------  ---------------------------
    Total                                      8.906ns (2.878ns logic, 6.028ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _i000461_21 (SLICE_X25Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000461_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.219 - 1.169)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000461_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.198   ep40wire<8>
                                                       ep40/ep_trigger_2
    SLICE_X25Y46.SR      net (fanout=10)       0.663   ep40wire<2>
    SLICE_X25Y46.CLK     Tremck      (-Th)    -0.138   _i000461<26>
                                                       _i000461_21
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.336ns logic, 0.663ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point _i000461_1 (SLICE_X25Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000461_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.219 - 1.169)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000461_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.198   ep40wire<8>
                                                       ep40/ep_trigger_2
    SLICE_X25Y46.SR      net (fanout=10)       0.663   ep40wire<2>
    SLICE_X25Y46.CLK     Tremck      (-Th)    -0.139   _i000461<26>
                                                       _i000461_1
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.337ns logic, 0.663ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point _i000461_25 (SLICE_X25Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/ep_trigger_2 (FF)
  Destination:          _i000461_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.219 - 1.169)
  Source Clock:         clk_20 rising at 0.000ns
  Destination Clock:    clk_100 rising at 0.000ns
  Clock Uncertainty:    0.855ns

  Clock Uncertainty:          0.855ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.200ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: ep40/ep_trigger_2 to _i000461_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.BQ      Tcko                  0.198   ep40wire<8>
                                                       ep40/ep_trigger_2
    SLICE_X25Y46.SR      net (fanout=10)       0.663   ep40wire<2>
    SLICE_X25Y46.CLK     Tremck      (-Th)    -0.139   _i000461<26>
                                                       _i000461_25
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.337ns logic, 0.663ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y10.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y6.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.789ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.141ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.871ns (Levels of Logic = 1)
  Clock Path Delay:     1.643ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X37Y45.CLK     net (fanout=474)      1.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (-5.143ns logic, 6.786ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.BQ      Tcko                  0.430   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.719   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.871ns (3.152ns logic, 5.719ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.464ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 1)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X37Y45.CLK     net (fanout=474)      0.677   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.497ns logic, 2.639ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.BQ      Tcko                  0.198   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.003   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.594ns logic, 3.003ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.731ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_6 (SLICE_X25Y22.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.599ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.828ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X29Y22.B2      net (fanout=15)       6.026   hi_in_7_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.A4      net (fanout=16)       1.057   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       okHI/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     10.828ns (2.785ns logic, 8.043ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.820ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X29Y22.B2      net (fanout=15)       6.026   hi_in_7_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.D4      net (fanout=16)       1.049   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.820ns (2.785ns logic, 8.035ns route)
                                                       (25.7% logic, 74.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X25Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.765ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X29Y22.B2      net (fanout=15)       6.026   hi_in_7_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.B5      net (fanout=16)       0.994   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (2.785ns logic, 7.980ns route)
                                                       (25.9% logic, 74.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_1 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.334ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.323ns (Levels of Logic = 2)
  Clock Path Delay:     1.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X10Y19.A2      net (fanout=15)       1.915   hi_in_7_IBUF
    SLICE_X10Y19.AMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y18.SR       net (fanout=29)       0.348   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y18.CLK      Tremck      (-Th)    -0.106   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.060ns logic, 2.263ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y18.CLK      net (fanout=474)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (-1.611ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.359ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.349ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X10Y19.A2      net (fanout=15)       1.915   hi_in_7_IBUF
    SLICE_X10Y19.A       Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X29Y19.SR      net (fanout=2)        0.646   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (0.788ns logic, 2.561ns route)
                                                       (23.5% logic, 76.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=474)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (-1.611ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X5Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.374ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Delay:     1.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp209.IMUX.9
    SLICE_X10Y19.A2      net (fanout=15)       1.915   hi_in_7_IBUF
    SLICE_X10Y19.AMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y18.SR       net (fanout=29)       0.348   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y18.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.100ns logic, 2.263ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y18.CLK      net (fanout=474)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (-1.611ns logic, 2.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.499ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_6 (SLICE_X25Y22.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.831ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.596ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y22.B5      net (fanout=14)       5.794   hi_in_6_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.A4      net (fanout=16)       1.057   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       okHI/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     10.596ns (2.785ns logic, 7.811ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.839ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.588ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y22.B5      net (fanout=14)       5.794   hi_in_6_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.D4      net (fanout=16)       1.049   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.588ns (2.785ns logic, 7.803ns route)
                                                       (26.3% logic, 73.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X25Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.894ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.533ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y22.B5      net (fanout=14)       5.794   hi_in_6_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.B5      net (fanout=16)       0.994   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (2.785ns logic, 7.748ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X29Y18.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.365ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.357ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y18.A5      net (fanout=14)       2.439   hi_in_6_IBUF
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.918ns logic, 2.439ns route)
                                                       (27.3% logic, 72.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y18.CLK     net (fanout=474)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd12 (SLICE_X29Y18.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.425ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd12 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y18.A5      net (fanout=14)       2.439   hi_in_6_IBUF
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd12_rstpot
                                                       okHI/core0/core0/state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.978ns logic, 2.439ns route)
                                                       (28.6% logic, 71.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y18.CLK     net (fanout=474)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.507ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.501ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp209.IMUX.8
    SLICE_X29Y16.D2      net (fanout=14)       2.503   hi_in_6_IBUF
    SLICE_X29Y16.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y16.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y16.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (0.838ns logic, 2.663ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.906ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_6 (SLICE_X25Y22.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.003ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X29Y22.B1      net (fanout=14)       6.201   hi_in_5_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.A4      net (fanout=16)       1.057   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<6>1
                                                       okHI/core0/core0/ti_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     11.003ns (2.785ns logic, 8.218ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_9 (SLICE_X25Y22.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.995ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X29Y22.B1      net (fanout=14)       6.201   hi_in_5_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.D4      net (fanout=16)       1.049   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       okHI/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     10.995ns (2.785ns logic, 8.210ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_7 (SLICE_X25Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.487ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.940ns (Levels of Logic = 5)
  Clock Path Delay:     1.372ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X29Y22.B1      net (fanout=14)       6.201   hi_in_5_IBUF
    SLICE_X29Y22.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X29Y22.A3      net (fanout=2)        0.368   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X29Y22.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A6      net (fanout=1)        0.592   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X29Y25.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X25Y22.B5      net (fanout=16)       0.994   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X25Y22.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       okHI/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     10.940ns (2.785ns logic, 8.155ns route)
                                                       (25.5% logic, 74.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y22.CLK     net (fanout=474)      1.390   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (-4.420ns logic, 5.792ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_1 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.430ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.419ns (Levels of Logic = 2)
  Clock Path Delay:     1.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X10Y19.A3      net (fanout=14)       2.011   hi_in_5_IBUF
    SLICE_X10Y19.AMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y18.SR       net (fanout=29)       0.348   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y18.CLK      Tremck      (-Th)    -0.106   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.060ns logic, 2.359ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y18.CLK      net (fanout=474)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (-1.611ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.455ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.445ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X10Y19.A3      net (fanout=14)       2.011   hi_in_5_IBUF
    SLICE_X10Y19.A       Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X29Y19.SR      net (fanout=2)        0.646   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (0.788ns logic, 2.657ns route)
                                                       (22.9% logic, 77.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=474)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (-1.611ns logic, 2.826ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_0 (SLICE_X5Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Clock Path Delay:     1.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp209.IMUX.7
    SLICE_X10Y19.A3      net (fanout=14)       2.011   hi_in_5_IBUF
    SLICE_X10Y19.AMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X5Y18.SR       net (fanout=29)       0.348   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X5Y18.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/d0/cycle<5>
                                                       okHI/core0/core0/a0/d0/cycle_0
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.100ns logic, 2.359ns route)
                                                       (31.8% logic, 68.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y18.CLK      net (fanout=474)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (-1.611ns logic, 2.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.248ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_1 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.324ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X10Y34.D5      net (fanout=14)       5.353   hi_in_4_IBUF
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y22.CE      net (fanout=7)        2.847   okHI/core0/core0/reset_inv
    SLICE_X30Y22.CLK     Tceck                 0.313   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    -------------------------------------------------  ---------------------------
    Total                                     10.324ns (2.124ns logic, 8.200ns route)
                                                       (20.6% logic, 79.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y22.CLK     net (fanout=474)      1.369   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.420ns logic, 5.771ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_3 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.126ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.280ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X10Y34.D5      net (fanout=14)       5.353   hi_in_4_IBUF
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y22.CE      net (fanout=7)        2.847   okHI/core0/core0/reset_inv
    SLICE_X30Y22.CLK     Tceck                 0.269   ok1<20>
                                                       okHI/core0/core0/ti_addr_3
    -------------------------------------------------  ---------------------------
    Total                                     10.280ns (2.080ns logic, 8.200ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y22.CLK     net (fanout=474)      1.369   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.420ns logic, 5.771ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_addr_4 (SLICE_X30Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.129ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_addr_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.277ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X10Y34.D5      net (fanout=14)       5.353   hi_in_4_IBUF
    SLICE_X10Y34.D       Tilo                  0.254   okHI/core0/core0/a0/edna_10
                                                       okHI/core0/core0/reset_inv1
    SLICE_X30Y22.CE      net (fanout=7)        2.847   okHI/core0/core0/reset_inv
    SLICE_X30Y22.CLK     Tceck                 0.266   ok1<20>
                                                       okHI/core0/core0/ti_addr_4
    -------------------------------------------------  ---------------------------
    Total                                     10.277ns (2.077ns logic, 8.200ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y22.CLK     net (fanout=474)      1.369   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.420ns logic, 5.771ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/cycle_1 (SLICE_X4Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/cycle_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.479ns (Levels of Logic = 2)
  Clock Path Delay:     1.214ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X10Y19.A5      net (fanout=14)       2.071   hi_in_4_IBUF
    SLICE_X10Y19.AMUX    Tilo                  0.191   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y18.SR       net (fanout=29)       0.348   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y18.CLK      Tremck      (-Th)    -0.106   okHI/core0/core0/a0/d0/Mcount_cycle_xor<5>11
                                                       okHI/core0/core0/a0/d0/cycle_1
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.060ns logic, 2.419ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/cycle_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X4Y18.CLK      net (fanout=474)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (-1.611ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd11 (SLICE_X29Y18.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.508ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Delay:     1.217ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X29Y18.A3      net (fanout=14)       2.582   hi_in_4_IBUF
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.155   okHI/core0/core0/state_FSM_FFd12
                                                       okHI/core0/core0/state_FSM_FFd11_rstpot
                                                       okHI/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.918ns logic, 2.582ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y18.CLK     net (fanout=474)      0.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (-1.611ns logic, 2.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd15 (SLICE_X29Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.515ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Delay:     1.215ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp209.IMUX.6
    SLICE_X10Y19.A5      net (fanout=14)       2.071   hi_in_4_IBUF
    SLICE_X10Y19.A       Tilo                  0.156   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_01
    SLICE_X29Y19.SR      net (fanout=2)        0.646   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
    SLICE_X29Y19.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd15
                                                       okHI/core0/core0/state_FSM_FFd15
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (0.788ns logic, 2.717ns route)
                                                       (22.5% logic, 77.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y19.CLK     net (fanout=474)      0.720   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (-1.611ns logic, 2.826ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.243ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.887ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.329ns (Levels of Logic = 2)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        3.304   hi_in_3_IBUF
    SLICE_X29Y16.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X31Y16.SR      net (fanout=2)        0.799   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X31Y16.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.329ns (2.226ns logic, 4.103ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=474)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-4.420ns logic, 5.781ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.125ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.113ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        3.304   hi_in_3_IBUF
    SLICE_X29Y16.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X27Y16.SR      net (fanout=2)        0.583   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X27Y16.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (2.226ns logic, 3.887ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.232ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.007ns (Levels of Logic = 2)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        3.304   hi_in_3_IBUF
    SLICE_X29Y16.DMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y16.SR      net (fanout=1)        0.371   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y16.CLK     Tsrck                 0.438   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.007ns (2.332ns logic, 3.675ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.420ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.737ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.531ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        1.533   hi_in_3_IBUF
    SLICE_X29Y16.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y16.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y16.CLK     Tcksr       (-Th)     0.128   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.531ns (0.838ns logic, 1.693ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.744ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.538ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        1.533   hi_in_3_IBUF
    SLICE_X29Y16.DMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y16.SR      net (fanout=1)        0.160   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y16.CLK     Tcksr       (-Th)     0.121   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (0.845ns logic, 1.693ns route)
                                                       (33.3% logic, 66.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.800ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp209.IMUX.5
    SLICE_X29Y16.D5      net (fanout=1)        1.533   hi_in_3_IBUF
    SLICE_X29Y16.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X27Y16.SR      net (fanout=2)        0.272   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X27Y16.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.788ns logic, 1.805ns route)
                                                       (30.4% logic, 69.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.106ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X28Y16.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.024ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.215ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.C1      net (fanout=2)        3.952   hi_in_2_IBUF
    SLICE_X29Y16.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y16.B2      net (fanout=1)        0.542   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y16.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y16.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y16.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (2.350ns logic, 4.865ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=474)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.420ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.285ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.931ns (Levels of Logic = 2)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.C1      net (fanout=2)        3.952   hi_in_2_IBUF
    SLICE_X29Y16.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y16.AX      net (fanout=1)        1.049   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (1.930ns logic, 5.001ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=474)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-4.420ns logic, 5.781ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.040ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.198ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.B3      net (fanout=2)        3.802   hi_in_2_IBUF
    SLICE_X29Y16.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y16.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.930ns logic, 4.268ns route)
                                                       (31.1% logic, 68.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y16.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.071ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.B3      net (fanout=2)        1.887   hi_in_2_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (0.978ns logic, 1.887ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y16.C1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.159ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.953ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.C1      net (fanout=2)        1.975   hi_in_2_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.978ns logic, 1.975ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.267ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp209.IMUX.4
    SLICE_X29Y16.B3      net (fanout=2)        1.887   hi_in_2_IBUF
    SLICE_X29Y16.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y16.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y16.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.978ns logic, 2.082ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.211ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X28Y16.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.320ns (Levels of Logic = 4)
  Clock Path Delay:     1.384ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.C3      net (fanout=2)        5.057   hi_in_1_IBUF
    SLICE_X29Y16.CMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y16.B2      net (fanout=1)        0.542   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X28Y16.B       Tilo                  0.235   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y16.C4      net (fanout=1)        0.371   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X28Y16.CLK     Tas                   0.221   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.320ns (2.350ns logic, 5.970ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y16.CLK     net (fanout=474)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (-4.420ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X31Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.180ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.036ns (Levels of Logic = 2)
  Clock Path Delay:     1.361ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.C3      net (fanout=2)        5.057   hi_in_1_IBUF
    SLICE_X29Y16.C       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y16.AX      net (fanout=1)        1.049   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      8.036ns (1.930ns logic, 6.106ns route)
                                                       (24.0% logic, 76.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y16.CLK     net (fanout=474)      1.379   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (-4.420ns logic, 5.781ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.622ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.616ns (Levels of Logic = 2)
  Clock Path Delay:     1.383ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.B1      net (fanout=2)        5.220   hi_in_1_IBUF
    SLICE_X29Y16.B       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y16.AX      net (fanout=1)        0.466   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y16.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (1.930ns logic, 5.686ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (-4.420ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y16.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.898ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.692ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.C3      net (fanout=2)        2.714   hi_in_1_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.978ns logic, 2.714ns route)
                                                       (26.5% logic, 73.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X29Y16.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.805ns (Levels of Logic = 2)
  Clock Path Delay:     1.219ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.B1      net (fanout=2)        2.827   hi_in_1_IBUF
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.805ns (0.978ns logic, 2.827ns route)
                                                       (25.7% logic, 74.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y16.CLK     net (fanout=474)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (-1.611ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X27Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.207ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      4.000ns (Levels of Logic = 2)
  Clock Path Delay:     1.218ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp209.IMUX.3
    SLICE_X29Y16.B1      net (fanout=2)        2.827   hi_in_1_IBUF
    SLICE_X29Y16.B       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X27Y16.AX      net (fanout=1)        0.195   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X27Y16.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (0.978ns logic, 3.022ns route)
                                                       (24.4% logic, 75.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y16.CLK     net (fanout=474)      0.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (-1.611ns logic, 2.829ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.109ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.885ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp210.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N75
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp211.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=474)      1.903   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (-4.420ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp210.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N85
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp211.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=474)      1.904   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.420ns logic, 6.306ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_6 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/hi_datain_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.907ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       hi_inout_6_IOBUF/IBUF
                                                       ProtoComp210.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   N84
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[6].idcomp
                                                       okHI/g1[6].idcomp
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp211.D2OFFBYP_SRC.6
                                                       okHI/hi_datain_6
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.140   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=474)      1.925   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (-4.420ns logic, 6.327ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp210.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N82
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp211.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=474)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.611ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp210.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N88
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp211.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=474)      0.915   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.611ns logic, 3.021ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp210.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N87
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp211.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.691   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=474)      0.913   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.611ns logic, 3.019ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.795ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<9> (Y4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.835ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_9 (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.873ns (Levels of Logic = 1)
  Clock Path Delay:     1.647ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y31.CLK     net (fanout=474)      1.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (-5.143ns logic, 6.790ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_9 to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y31.CQ      Tcko                  0.430   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_9
    Y4.O                 net (fanout=1)        5.721   okHI/hi_dataout_reg<9>
    Y4.PAD               Tioop                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      8.873ns (3.152ns logic, 5.721ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.098ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<9> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.587ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<9>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    Y4.T                 net (fanout=16)       4.340   okHI/hi_drive
    Y4.PAD               Tiotp                 2.722   hi_inout<9>
                                                       hi_inout_9_IOBUF/OBUFT
                                                       hi_inout<9>
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (3.247ns logic, 4.340ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<10> (W4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.976ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_10 (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.732ns (Levels of Logic = 1)
  Clock Path Delay:     1.647ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y31.CLK     net (fanout=474)      1.725   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.647ns (-5.143ns logic, 6.790ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_10 to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y31.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<9>
                                                       okHI/hi_dataout_reg_10
    W4.O                 net (fanout=1)        5.492   okHI/hi_dataout_reg<10>
    W4.PAD               Tioop                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (3.240ns logic, 5.492ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.098ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<10> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.587ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    W4.T                 net (fanout=16)       4.340   okHI/hi_drive
    W4.PAD               Tiotp                 2.722   hi_inout<10>
                                                       hi_inout_10_IOBUF/OBUFT
                                                       hi_inout<10>
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (3.247ns logic, 4.340ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.078ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_6 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.642ns (Levels of Logic = 1)
  Clock Path Delay:     1.635ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y23.CLK     net (fanout=474)      1.713   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (-5.143ns logic, 6.778ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_6 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y23.CQ      Tcko                  0.476   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_6
    AB2.O                net (fanout=1)        5.444   okHI/hi_dataout_reg<6>
    AB2.PAD              Tioop                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.642ns (3.198ns logic, 5.444ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.642ns (Levels of Logic = 1)
  Clock Path Delay:     1.670ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.099   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      1.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (-5.143ns logic, 6.813ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.525   okHI/hi_drive
                                                       okHI/hi_drive
    AB2.T                net (fanout=16)       4.395   okHI/hi_drive
    AB2.PAD              Tiotp                 2.722   hi_inout<6>
                                                       hi_inout_6_IOBUF/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (3.247ns logic, 4.395ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.791ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.922ns (Levels of Logic = 1)
  Clock Path Delay:     1.144ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y32.CLK     net (fanout=474)      0.679   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (-1.497ns logic, 2.641ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.CQ      Tcko                  0.200   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.326   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (1.596ns logic, 2.326ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.036ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.512   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.630ns logic, 1.512ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.467ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Clock Path Delay:     1.141ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y20.CLK     net (fanout=474)      0.676   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (-1.497ns logic, 2.638ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y20.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        1.939   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.662ns logic, 1.939ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.036ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.512   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.630ns logic, 1.512ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.972ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_8 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 1)
  Clock Path Delay:     1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y31.CLK     net (fanout=474)      0.705   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (-1.497ns logic, 2.667ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_8 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.CQ      Tcko                  0.198   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_8
    Y7.O                 net (fanout=1)        2.483   okHI/hi_dataout_reg<8>
    Y7.PAD               Tioop                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.594ns logic, 2.483ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.428ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp209.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.441   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y16.CLK     net (fanout=474)      0.704   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.497ns logic, 2.666ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y16.AQ      Tcko                  0.234   okHI/hi_drive
                                                       okHI/hi_drive
    Y7.T                 net (fanout=16)       1.904   okHI/hi_drive
    Y7.PAD               Tiotp                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.630ns logic, 1.904ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     15.995ns|            0|            0|            3|        27607|
| TS_okHI_dcm_clk0              |     20.830ns|     15.995ns|          N/A|            0|            0|        27607|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      9.508ns|            0|            0|            0|       219969|
| TS_pll_clk2x                  |      5.000ns|      3.339ns|          N/A|            0|            0|           65|            0|
| TS_pll_clkfx                  |     50.000ns|      6.417ns|          N/A|            0|            0|         1708|            0|
| TS_pll_clk0                   |     10.000ns|      9.508ns|          N/A|            0|            0|       218196|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.211(R)|      SLOW  |   -2.198(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    6.106(R)|      SLOW  |   -1.371(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.243(R)|      SLOW  |   -1.037(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.248(R)|      SLOW  |   -1.990(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.906(R)|      SLOW  |   -1.930(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.499(R)|      SLOW  |   -1.865(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.731(R)|      SLOW  |   -1.834(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.556(R)|      SLOW  |         4.036(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.001(R)|      SLOW  |         4.036(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.514(R)|      SLOW  |         4.467(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.385(R)|      SLOW  |         4.613(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.385(R)|      SLOW  |         4.437(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         9.112(R)|      SLOW  |         4.467(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.552(R)|      SLOW  |         4.915(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.532(R)|      SLOW  |         4.915(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.820(R)|      SLOW  |         4.428(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.795(R)|      SLOW  |         4.893(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.654(R)|      SLOW  |         4.893(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|        10.239(R)|      SLOW  |         4.434(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|        10.395(R)|      SLOW  |         4.461(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         9.637(R)|      SLOW  |         4.641(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         9.731(R)|      SLOW  |         4.641(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.113(R)|      SLOW  |         5.133(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.789(R)|      SLOW  |         5.464(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    9.508|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   15.995|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.897; Ideal Clock Offset To Actual Clock 2.867; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.731(R)|      SLOW  |   -1.834(R)|      FAST  |    3.599|    9.334|       -2.867|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.731|         -  |      -1.834|         -  |    3.599|    9.334|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.634; Ideal Clock Offset To Actual Clock 2.767; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.499(R)|      SLOW  |   -1.865(R)|      FAST  |    3.831|    9.365|       -2.767|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.499|         -  |      -1.865|         -  |    3.831|    9.365|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.976; Ideal Clock Offset To Actual Clock 3.003; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.906(R)|      SLOW  |   -1.930(R)|      FAST  |    3.424|    9.430|       -3.003|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.906|         -  |      -1.930|         -  |    3.424|    9.430|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.258; Ideal Clock Offset To Actual Clock 2.704; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.248(R)|      SLOW  |   -1.990(R)|      FAST  |    4.082|    9.490|       -2.704|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.248|         -  |      -1.990|         -  |    4.082|    9.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.206; Ideal Clock Offset To Actual Clock -0.575; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.243(R)|      SLOW  |   -1.037(R)|      FAST  |    8.887|    7.737|        0.575|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.243|         -  |      -1.037|         -  |    8.887|    7.737|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.735; Ideal Clock Offset To Actual Clock 0.024; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    6.106(R)|      SLOW  |   -1.371(R)|      FAST  |    8.024|    8.071|       -0.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.106|         -  |      -1.371|         -  |    8.024|    8.071|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.013; Ideal Clock Offset To Actual Clock 0.990; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.211(R)|      SLOW  |   -2.198(R)|      FAST  |    6.919|    8.898|       -0.990|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.211|         -  |      -2.198|         -  |    6.919|    8.898|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.249; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<1>       |    5.696(R)|      SLOW  |   -0.525(R)|      FAST  |    4.134|    0.525|        1.805|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<10>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<11>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<12>      |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.721(R)|      SLOW  |   -0.550(R)|      FAST  |    4.109|    0.550|        1.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.721|         -  |      -0.472|         -  |    4.109|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.789|      SLOW  |        5.464|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.794 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.556|      SLOW  |        4.036|      FAST  |         0.555|
hi_inout<1>                                    |        9.001|      SLOW  |        4.036|      FAST  |         0.000|
hi_inout<2>                                    |        9.514|      SLOW  |        4.467|      FAST  |         0.513|
hi_inout<3>                                    |        9.385|      SLOW  |        4.613|      FAST  |         0.384|
hi_inout<4>                                    |        9.385|      SLOW  |        4.437|      FAST  |         0.384|
hi_inout<5>                                    |        9.112|      SLOW  |        4.467|      FAST  |         0.111|
hi_inout<6>                                    |       10.552|      SLOW  |        4.915|      FAST  |         1.551|
hi_inout<7>                                    |       10.532|      SLOW  |        4.915|      FAST  |         1.531|
hi_inout<8>                                    |        9.820|      SLOW  |        4.428|      FAST  |         0.819|
hi_inout<9>                                    |       10.795|      SLOW  |        4.893|      FAST  |         1.794|
hi_inout<10>                                   |       10.654|      SLOW  |        4.893|      FAST  |         1.653|
hi_inout<11>                                   |       10.239|      SLOW  |        4.434|      FAST  |         1.238|
hi_inout<12>                                   |       10.395|      SLOW  |        4.461|      FAST  |         1.394|
hi_inout<13>                                   |        9.637|      SLOW  |        4.641|      FAST  |         0.636|
hi_inout<14>                                   |        9.731|      SLOW  |        4.641|      FAST  |         0.730|
hi_inout<15>                                   |       10.113|      SLOW  |        5.133|      FAST  |         1.112|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248638 paths, 0 nets, and 10747 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.906ns
   Minimum output required time after clock:  10.795ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 06 19:27:32 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



