{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686673872570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686673872571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:31:12 2023 " "Processing started: Tue Jun 13 18:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686673872571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673872571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673872571 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673872571 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673872899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686673872992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686673872992 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "if_loop_3.qsys " "Elaborating Platform Designer system entity \"if_loop_3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673887073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:33 Progress: Loading if_loop_3/if_loop_3.qsys " "2023.06.13.18:31:33 Progress: Loading if_loop_3/if_loop_3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673893087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:33 Progress: Reading input file " "2023.06.13.18:31:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673893991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:34 Progress: Adding if_loop_3_internal_inst \[if_loop_3_internal 1.0\] " "2023.06.13.18:31:34 Progress: Adding if_loop_3_internal_inst \[if_loop_3_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673894119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:35 Progress: Parameterizing module if_loop_3_internal_inst " "2023.06.13.18:31:35 Progress: Parameterizing module if_loop_3_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673895701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:35 Progress: Building connections " "2023.06.13.18:31:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673895706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:35 Progress: Parameterizing connections " "2023.06.13.18:31:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673895706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:35 Progress: Validating " "2023.06.13.18:31:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673895729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:31:35 Progress: Done reading input file " "2023.06.13.18:31:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673895839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_3: Generating if_loop_3 \"if_loop_3\" for QUARTUS_SYNTH " "If_loop_3: Generating if_loop_3 \"if_loop_3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673896957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_3_internal_inst: \"if_loop_3\" instantiated if_loop_3_internal \"if_loop_3_internal_inst\" " "If_loop_3_internal_inst: \"if_loop_3\" instantiated if_loop_3_internal \"if_loop_3_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673899589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "If_loop_3: Done \"if_loop_3\" with 2 modules, 180 files " "If_loop_3: Done \"if_loop_3\" with 2 modules, 180 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673899750 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "if_loop_3.qsys " "Finished elaborating Platform Designer system entity \"if_loop_3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673900545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/if_loop_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/if_loop_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3 " "Found entity 1: if_loop_3" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/if_loop_3/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_3/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900828 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900828 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/if_loop_3/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900833 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/if_loop_3/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/if_loop_3/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/if_loop_3/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/if_loop_3/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/if_loop_3/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/if_loop_3/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900891 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/if_loop_3/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/if_loop_3/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900905 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/if_loop_3/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/if_loop_3/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (if_loop_3) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (if_loop_3)" {  } { { "db/ip/if_loop_3/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/if_loop_3/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/if_loop_3/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/if_loop_3/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/if_loop_3/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/if_loop_3/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/if_loop_3/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673900992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673900992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901012 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673901053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_3/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/if_loop_3/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901059 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/if_loop_3/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901059 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/if_loop_3/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/if_loop_3/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_3/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901128 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901128 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/if_loop_3/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673901240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/if_loop_3/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673901250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/if_loop_3/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/if_loop_3/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/if_loop_3/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/if_loop_3/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/if_loop_3/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/if_loop_3/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901322 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/if_loop_3/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/if_loop_3/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/if_loop_3/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/if_loop_3/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/if_loop_3/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/if_loop_3/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901412 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/if_loop_3/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901412 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/if_loop_3/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901412 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/if_loop_3/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901412 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686673901427 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686673901427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/if_loop_3/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/if_loop_3/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/if_loop_3/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/if_loop_3/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/if_loop_3/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/if_loop_3/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/if_loop_3/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901638 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673901714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/if_loop_3/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/if_loop_3/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (if_loop_3) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (if_loop_3)" {  } { { "db/ip/if_loop_3/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/if_loop_3/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B0_runOnce_branch " "Found entity 1: if_loop_3_B0_runOnce_branch" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B0_runOnce_merge " "Found entity 1: if_loop_3_B0_runOnce_merge" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B0_runOnce_merge_reg " "Found entity 1: if_loop_3_B0_runOnce_merge_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B1_start_branch " "Found entity 1: if_loop_3_B1_start_branch" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B1_start_merge " "Found entity 1: if_loop_3_B1_start_merge" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B1_start_merge_reg " "Found entity 1: if_loop_3_B1_start_merge_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B2_branch " "Found entity 1: if_loop_3_B2_branch" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B2_merge " "Found entity 1: if_loop_3_B2_merge" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B2_merge_reg " "Found entity 1: if_loop_3_B2_merge_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B3_branch " "Found entity 1: if_loop_3_B3_branch" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_B3_merge " "Found entity 1: if_loop_3_B3_merge" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B0_runOnce " "Found entity 1: if_loop_3_bb_B0_runOnce" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B0_runOnce_stall_region " "Found entity 1: if_loop_3_bb_B0_runOnce_stall_region" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B1_start " "Found entity 1: if_loop_3_bb_B1_start" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B1_start_stall_region " "Found entity 1: if_loop_3_bb_B1_start_stall_region" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B2 " "Found entity 1: if_loop_3_bb_B2" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B2_sr_1 " "Found entity 1: if_loop_3_bb_B2_sr_1" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B2_stall_region " "Found entity 1: if_loop_3_bb_B2_stall_region" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B3 " "Found entity 1: if_loop_3_bb_B3" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B3_sr_0 " "Found entity 1: if_loop_3_bb_B3_sr_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_bb_B3_stall_region " "Found entity 1: if_loop_3_bb_B3_stall_region" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_function " "Found entity 1: if_loop_3_function" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_function_wrapper " "Found entity 1: if_loop_3_function_wrapper" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30 " "Found entity 1: if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30 " "Found entity 1: if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673901995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673901995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_mem_lm1_0 " "Found entity 1: if_loop_3_i_llvm_fpga_mem_lm1_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_mem_lm22_0 " "Found entity 1: if_loop_3_i_llvm_fpga_mem_lm22_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going12_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going12_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg " "Found entity 1: if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30 " "Found entity 1: if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30 " "Found entity 1: if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30 " "Found entity 1: if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30 " "Found entity 1: if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31 " "Found entity 1: if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30 " "Found entity 1: if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36 " "Found entity 1: if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_internal " "Found entity 1: if_loop_3_internal" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902506 ""} { "Info" "ISGN_ENTITY_NAME" "2 if_loop_3_internal_ic_4676971438357301772 " "Found entity 2: if_loop_3_internal_ic_4676971438357301772" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_loop_limiter_0 " "Found entity 1: if_loop_3_loop_limiter_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_readdata_reg_lm1_0 " "Found entity 1: if_loop_3_readdata_reg_lm1_0" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm22_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm22_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_loop_3_readdata_reg_lm22_1 " "Found entity 1: if_loop_3_readdata_reg_lm22_1" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm22_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_readdata_reg_lm22_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/if_loop_3/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673902544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902550 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902550 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902550 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/if_loop_3/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673902650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673902651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673902653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686673902653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/if_loop_3/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902674 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/if_loop_3/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/if_loop_3/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902692 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/if_loop_3/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/if_loop_3/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902734 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/if_loop_3/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/if_loop_3/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/if_loop_3/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902776 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/if_loop_3/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686673902785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686673902786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/if_loop_3/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902788 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902801 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902801 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673902813 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686673902814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/if_loop_3/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/if_loop_3/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/if_loop_3/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673902846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673902846 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686673903045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686673903395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3 if_loop_3:if_loop_3_inst " "Elaborating entity \"if_loop_3\" for hierarchy \"if_loop_3:if_loop_3_inst\"" {  } { { "quartus_compile.sv" "if_loop_3_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_internal if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst " "Elaborating entity \"if_loop_3_internal\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\"" {  } { { "db/ip/if_loop_3/if_loop_3.v" "if_loop_3_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_function_wrapper if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal " "Elaborating entity \"if_loop_3_function_wrapper\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "if_loop_3_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_function if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function " "Elaborating entity \"if_loop_3_function\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" "theif_loop_3_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_36_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B3_sr_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3_sr_0:thebb_if_loop_3_B3_sr_0_aunroll_x " "Elaborating entity \"if_loop_3_bb_B3_sr_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3_sr_0:thebb_if_loop_3_B3_sr_0_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_36_sr " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_36_sr\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_36_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B2 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2 " "Elaborating entity \"if_loop_3_bb_B2\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B2_branch if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_B2_branch:theif_loop_3_B2_branch " "Elaborating entity \"if_loop_3_B2_branch\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_B2_branch:theif_loop_3_B2_branch\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" "theif_loop_3_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B2_merge if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_B2_merge:theif_loop_3_B2_merge " "Elaborating entity \"if_loop_3_B2_merge\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_B2_merge:theif_loop_3_B2_merge\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" "theif_loop_3_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B2_stall_region if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region " "Elaborating entity \"if_loop_3_bb_B2_stall_region\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" "thebb_if_loop_3_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673903761 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673903783 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903799 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686673903875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673903883 ""}  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673903883 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673903944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8v62 " "Found entity 1: altera_syncram_8v62" {  } { { "db/altera_syncram_8v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673903945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673903945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8v62 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated " "Elaborating entity \"altera_syncram_8v62\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673903947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4b4 " "Found entity 1: altsyncram_j4b4" {  } { { "db/altsyncram_j4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_j4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673904013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673904013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4b4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\|altsyncram_j4b4:altsyncram1 " "Elaborating entity \"altsyncram_j4b4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8v62:auto_generated\|altsyncram_j4b4:altsyncram1\"" {  } { { "db/altera_syncram_8v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673904129 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673904166 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673904183 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" "thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist74_sync_together18_aunroll_x_in_i_valid_24 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist74_sync_together18_aunroll_x_in_i_valid_24\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist74_sync_together18_aunroll_x_in_i_valid_24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist75_sync_together18_aunroll_x_in_i_valid_33 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist75_sync_together18_aunroll_x_in_i_valid_33\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist75_sync_together18_aunroll_x_in_i_valid_33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist64_xMSB_uid25_i_div_if_loop_36_b_24 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist64_xMSB_uid25_i_div_if_loop_36_b_24\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist64_xMSB_uid25_i_div_if_loop_36_b_24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist65_xMSB_uid25_i_div_if_loop_36_b_31 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist65_xMSB_uid25_i_div_if_loop_36_b_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist65_xMSB_uid25_i_div_if_loop_36_b_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist72_sync_together18_aunroll_x_in_c1_eni5_4_tpl_34 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist72_sync_together18_aunroll_x_in_c1_eni5_4_tpl_34\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist72_sync_together18_aunroll_x_in_c1_eni5_4_tpl_34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38\|acl_push:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38\|acl_push:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv" "thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38\|acl_push:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_sum_023_push7_0:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_38\|acl_push:thei_llvm_fpga_push_i32_sum_023_push7_if_loop_31\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist71_sync_together18_aunroll_x_in_c1_eni5_3_tpl_25 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist71_sync_together18_aunroll_x_in_c1_eni5_3_tpl_25\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist71_sync_together18_aunroll_x_in_c1_eni5_3_tpl_25" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35\|acl_pop:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_31 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_35\|acl_pop:thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv" "thei_llvm_fpga_pop_i32_sum_023_pop7_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i32_sum_023_pop7_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:resultSign_uid73_i_div_if_loop_36_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:resultSign_uid73_i_div_if_loop_36_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "resultSign_uid73_i_div_if_loop_36_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:yPSE_uid27_i_div_if_loop_36_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:yPSE_uid27_i_div_if_loop_36_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "yPSE_uid27_i_div_if_loop_36_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673904981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1637 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905055 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1637 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673905055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist11_yAddr_uid41_i_div_if_loop_36_merged_bit_select_c_12_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "memoryC3_uid134_invTabGen_lutmem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000134_invTabGen_lutmem.hex " "Parameter \"init_file\" = \"if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000134_invTabGen_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905265 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673905265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_r3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_r3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_r3m1 " "Found entity 1: altera_syncram_r3m1" {  } { { "db/altera_syncram_r3m1.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_r3m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_r3m1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\|altera_syncram_r3m1:auto_generated " "Elaborating entity \"altera_syncram_r3m1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\|altera_syncram_r3m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0d4 " "Found entity 1: altsyncram_p0d4" {  } { { "db/altsyncram_p0d4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_p0d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0d4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\|altera_syncram_r3m1:auto_generated\|altsyncram_p0d4:altsyncram1 " "Elaborating entity \"altsyncram_p0d4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC3_uid134_invTabGen_lutmem_dmem\|altera_syncram_r3m1:auto_generated\|altsyncram_p0d4:altsyncram1\"" {  } { { "db/altera_syncram_r3m1.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_r3m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid160_pT1_uid142_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid160_pT1_uid142_invPolyEval_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodXY_uid160_pT1_uid142_invPolyEval_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "memoryC2_uid131_invTabGen_lutmem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1855 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000131_invTabGen_lutmem.hex " "Parameter \"init_file\" = \"if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000131_invTabGen_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905582 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1855 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673905582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m3m1 " "Found entity 1: altera_syncram_m3m1" {  } { { "db/altera_syncram_m3m1.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_m3m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m3m1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\|altera_syncram_m3m1:auto_generated " "Elaborating entity \"altera_syncram_m3m1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\|altera_syncram_m3m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0d4 " "Found entity 1: altsyncram_k0d4" {  } { { "db/altsyncram_k0d4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_k0d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673905729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673905729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0d4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\|altera_syncram_m3m1:auto_generated\|altsyncram_k0d4:altsyncram1 " "Elaborating entity \"altsyncram_k0d4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC2_uid131_invTabGen_lutmem_dmem\|altera_syncram_m3m1:auto_generated\|altsyncram_k0d4:altsyncram1\"" {  } { { "db/altera_syncram_m3m1.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_m3m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid163_pT2_uid148_invPolyEval_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid163_pT2_uid148_invPolyEval_ma3_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodXY_uid163_pT2_uid148_invPolyEval_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid163_pT2_uid148_invPolyEval_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXY_uid163_pT2_uid148_invPolyEval_im0_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodXY_uid163_pT2_uid148_invPolyEval_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "memoryC1_uid128_invTabGen_lutmem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2179 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673905948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000128_invTabGen_lutmem.hex " "Parameter \"init_file\" = \"if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000128_invTabGen_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673905949 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2179 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673905949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_44m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_44m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_44m1 " "Found entity 1: altera_syncram_44m1" {  } { { "db/altera_syncram_44m1.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_44m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_44m1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\|altera_syncram_44m1:auto_generated " "Elaborating entity \"altera_syncram_44m1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\|altera_syncram_44m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21d4 " "Found entity 1: altsyncram_21d4" {  } { { "db/altsyncram_21d4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_21d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21d4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\|altera_syncram_44m1:auto_generated\|altsyncram_21d4:altsyncram1 " "Elaborating entity \"altsyncram_21d4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC1_uid128_invTabGen_lutmem_dmem\|altera_syncram_44m1:auto_generated\|altsyncram_21d4:altsyncram1\"" {  } { { "db/altera_syncram_44m1.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_44m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "multSumOfTwoTS_uid193_pT3_uid154_invPolyEval_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "memoryC0_uid125_invTabGen_lutmem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 38 " "Parameter \"width_a\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000125_invTabGen_lutmem.hex " "Parameter \"init_file\" = \"if_loop_3_i_sfc_logic_s_c1_in_for_body_s0000125_invTabGen_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906329 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673906329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_14m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_14m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_14m1 " "Found entity 1: altera_syncram_14m1" {  } { { "db/altera_syncram_14m1.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_14m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_14m1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\|altera_syncram_14m1:auto_generated " "Elaborating entity \"altera_syncram_14m1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\|altera_syncram_14m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0d4 " "Found entity 1: altsyncram_v0d4" {  } { { "db/altsyncram_v0d4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_v0d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0d4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\|altera_syncram_14m1:auto_generated\|altsyncram_v0d4:altsyncram1 " "Elaborating entity \"altsyncram_v0d4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:memoryC0_uid125_invTabGen_lutmem_dmem\|altera_syncram_14m1:auto_generated\|altsyncram_v0d4:altsyncram1\"" {  } { { "db/altera_syncram_14m1.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_14m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist57_normYIsOne_uid38_i_div_if_loop_36_q_15 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:redist57_normYIsOne_uid38_i_div_if_loop_36_q_15\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist57_normYIsOne_uid38_i_div_if_loop_36_q_15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXInvY_uid54_i_div_if_loop_36_im9_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodXInvY_uid54_i_div_if_loop_36_im9_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodXInvY_uid54_i_div_if_loop_36_im9_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 18 " "Parameter \"numwords_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 18 " "Parameter \"numwords_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906759 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673906759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6462.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6462.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6462 " "Found entity 1: altera_syncram_6462" {  } { { "db/altera_syncram_6462.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_6462.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6462 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\|altera_syncram_6462:auto_generated " "Elaborating entity \"altera_syncram_6462\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\|altera_syncram_6462:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pn94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pn94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pn94 " "Found entity 1: altsyncram_pn94" {  } { { "db/altsyncram_pn94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_pn94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673906902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673906902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pn94 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\|altera_syncram_6462:auto_generated\|altsyncram_pn94:altsyncram1 " "Elaborating entity \"altsyncram_pn94\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist44_r_uid123_zCount_uid31_i_div_if_loop_36_q_21_mem_dmem\|altera_syncram_6462:auto_generated\|altsyncram_pn94:altsyncram1\"" {  } { { "db/altera_syncram_6462.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_6462.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673906955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 26 " "Parameter \"numwords_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 26 " "Parameter \"numwords_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673906956 ""}  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673906956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_2762.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_2762.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_2762 " "Found entity 1: altera_syncram_2762" {  } { { "db/altera_syncram_2762.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_2762.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_2762 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\|altera_syncram_2762:auto_generated " "Elaborating entity \"altera_syncram_2762\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\|altera_syncram_2762:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq94 " "Found entity 1: altsyncram_lq94" {  } { { "db/altsyncram_lq94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_lq94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lq94 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\|altera_syncram_2762:auto_generated\|altsyncram_lq94:altsyncram1 " "Elaborating entity \"altsyncram_lq94\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|altera_syncram:redist77_bgTrunc_i_sub_if_loop_32_sel_x_b_29_mem_dmem\|altera_syncram_2762:auto_generated\|altsyncram_lq94:altsyncram1\"" {  } { { "db/altera_syncram_2762.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_2762.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodResY_uid66_i_div_if_loop_36_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodResY_uid66_i_div_if_loop_36_ma3_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodResY_uid66_i_div_if_loop_36_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodResY_uid66_i_div_if_loop_36_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|dspba_delay_ver:prodResY_uid66_i_div_if_loop_36_im8_cma_delay\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "prodResY_uid66_i_div_if_loop_36_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30.sv" 3994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_31 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_sfc_logic_s_c1_in_for_body_s_c1_enter_if_loop_30:thei_sfc_logic_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_39\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv" "thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_39_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i32_unnamed_9_if_loop_30.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30 " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907222 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907250 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686673907296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907306 ""}  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673907306 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_k272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_k272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k272 " "Found entity 1: altera_syncram_k272" {  } { { "db/altera_syncram_k272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_k272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k272 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_k272:auto_generated " "Elaborating entity \"altera_syncram_k272\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_k272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7b4 " "Found entity 1: altsyncram_v7b4" {  } { { "db/altsyncram_v7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_v7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7b4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_k272:auto_generated\|altsyncram_v7b4:altsyncram1 " "Elaborating entity \"altsyncram_v7b4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_k272:auto_generated\|altsyncram_v7b4:altsyncram1\"" {  } { { "db/altera_syncram_k272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_k272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907562 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907584 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_30|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/if_loop_3/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907624 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c1_in_for_body_s_c1_enter_if_loop_36:thei_sfc_s_c1_in_for_body_if_loop_3s_c1_enter_if_loop_36_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c1_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_if_loop_3s_c1_exit_if_loop_31_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907681 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673907696 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686673907738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673907750 ""}  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673907750 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673907922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673907922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673907981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908022 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908040 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908074 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|acl_data_fifo:theredist2_i_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x_out_c0_exit17_6_tpl_69_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_mem_lm22_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34 " "Elaborating entity \"if_loop_3_i_llvm_fpga_mem_lm22_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_lm22_if_loop_34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_readdata_reg_lm22_1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|if_loop_3_readdata_reg_lm22_1:thereaddata_reg_lm22_if_loop_31 " "Elaborating entity \"if_loop_3_readdata_reg_lm22_1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|if_loop_3_readdata_reg_lm22_1:thereaddata_reg_lm22_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" "thereaddata_reg_lm22_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31 " "Elaborating entity \"lsu_top\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" "thei_llvm_fpga_mem_lm22_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908144 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673908160 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673908161 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/if_loop_3/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908222 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686673908224 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686673908229 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908255 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908276 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908427 ""}  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673908427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673908476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673908476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908479 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/if_loop_3/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_top.v" 871 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm22_0.sv" 243 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 336 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2.sv" 173 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 268 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" 160 0 0 } } { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 93 0 0 } } { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 38 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.sv" 73 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686673908480 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908547 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908572 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/if_loop_3/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908593 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908615 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673908736 ""}  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673908736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673908796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673908796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34\|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673908853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673908855 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_if_loop_34|lsu_top:thei_llvm_fpga_mem_lm22_if_loop_31|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B2_merge_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_B2_merge_reg:theif_loop_3_B2_merge_reg_aunroll_x " "Elaborating entity \"if_loop_3_B2_merge_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_B2_merge_reg:theif_loop_3_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "theif_loop_3_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" "thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|dspba_delay_ver:redist10_sync_together80_aunroll_x_in_i_valid_6 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|dspba_delay_ver:redist10_sync_together80_aunroll_x_in_i_valid_6\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "redist10_sync_together80_aunroll_x_in_i_valid_6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336\|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336\|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336\|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336\|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909184 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909184 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_336|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_31|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32\|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_31 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_32\|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_31 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_312\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_37_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i33_unnamed_7_if_loop_30.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909311 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909315 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_329|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_31|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_31 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_313\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_31 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_330\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp214_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp214_0.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i1_notexitcond_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i1_notexitcond_if_loop_333" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_333\|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_31\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_39 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_39\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i4_initerations_push9_if_loop_39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i1_lastiniteration_if_loop_311" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909574 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909579 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_311|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_31|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_36" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31 " "Elaborating entity \"acl_pipeline\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_pop:pop1\"" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_push:push\"" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_push:push\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_31\|acl_push:push\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_36\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_push_i32_i_022_push8_if_loop_325" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325\|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325\|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv" "thei_llvm_fpga_push_i32_i_022_push8_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325\|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325\|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31\|acl_data_fifo:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909751 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909760 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_push_i32_i_022_push8_0:thei_llvm_fpga_push_i32_i_022_push8_if_loop_325|acl_push:thei_llvm_fpga_push_i32_i_022_push8_if_loop_31|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0:thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pop_i32_i_022_pop8_0:thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_pop_i32_i_022_pop8_if_loop_317" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast24277_if_loop_322" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0:thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp215_0:thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp215_if_loop_315" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30:thei_sfc_logic_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast266_if_loop_319" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_for_body_s_c0_enter152_if_loop_30.sv" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30 " "Elaborating entity \"hld_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909955 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673909981 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673909982 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 320 " "Parameter \"width\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673910197 ""}  } { { "db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686673910197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_us32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_us32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_us32 " "Found entity 1: dpram_us32" {  } { { "db/dpram_us32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/dpram_us32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686673910281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673910281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_us32 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_us32:auto_generated " "Elaborating entity \"dpram_us32\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_31_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_30\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_us32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673910618 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673910618 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673910619 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B2:thebb_if_loop_3_B2|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region|if_loop_3_i_sfc_s_c0_in_for_body_s_c0_enter152_if_loop_31:thei_sfc_s_c0_in_for_body_if_loop_3s_c0_enter152_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit17_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_31_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_3s_c0_exit17_if_loop_31_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_mem_lm1_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_33 " "Elaborating entity \"if_loop_3_i_llvm_fpga_mem_lm1_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_33\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_lm1_if_loop_33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b2_stall_region.sv" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_readdata_reg_lm1_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_33\|if_loop_3_readdata_reg_lm1_0:thereaddata_reg_lm1_if_loop_30 " "Elaborating entity \"if_loop_3_readdata_reg_lm1_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2:thebb_if_loop_3_B2\|if_loop_3_bb_B2_stall_region:thebb_if_loop_3_B2_stall_region\|if_loop_3_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_33\|if_loop_3_readdata_reg_lm1_0:thereaddata_reg_lm1_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv" "thereaddata_reg_lm1_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_mem_lm1_0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673910657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B2_sr_1 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2_sr_1:thebb_if_loop_3_B2_sr_1_aunroll_x " "Elaborating entity \"if_loop_3_bb_B2_sr_1\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B2_sr_1:thebb_if_loop_3_B2_sr_1_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_loop_limiter_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30 " "Elaborating entity \"if_loop_3_loop_limiter_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "theloop_limiter_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911101 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911101 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911102 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911102 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_loop_limiter_0:theloop_limiter_if_loop_30\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_sr " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_1_sr:thei_llvm_fpga_pipeline_keep_going12_if_loop_31_sr\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thei_llvm_fpga_pipeline_keep_going12_if_loop_31_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B1_start if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start " "Elaborating entity \"if_loop_3_bb_B1_start\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B1_start_merge if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_B1_start_merge:theif_loop_3_B1_start_merge " "Elaborating entity \"if_loop_3_B1_start_merge\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_B1_start_merge:theif_loop_3_B1_start_merge\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" "theif_loop_3_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B1_start_branch if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_B1_start_branch:theif_loop_3_B1_start_branch " "Elaborating entity \"if_loop_3_B1_start_branch\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_B1_start_branch:theif_loop_3_B1_start_branch\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" "theif_loop_3_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B1_start_stall_region if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region " "Elaborating entity \"if_loop_3_bb_B1_start_stall_region\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" "thebb_if_loop_3_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B1_start_merge_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_B1_start_merge_reg:theif_loop_3_B1_start_merge_reg " "Elaborating entity \"if_loop_3_B1_start_merge_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_B1_start_merge_reg:theif_loop_3_B1_start_merge_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "theif_loop_3_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x " "Elaborating entity \"if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pipeline_keep_going12_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pipeline_keep_going12_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "thei_llvm_fpga_pipeline_keep_going12_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31 " "Elaborating entity \"acl_pipeline\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv" "thei_llvm_fpga_pipeline_keep_going12_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pipeline_keep_going12_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911367 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673911369 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673911369 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_pipeline_keep_going12_0:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going12_if_loop_31\|acl_staging_reg:asr\"" {  } { { "db/ip/if_loop_3/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0:thei_llvm_fpga_push_i1_notexitcond13_if_loop_32 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0:thei_llvm_fpga_push_i1_notexitcond13_if_loop_32\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "thei_llvm_fpga_push_i1_notexitcond13_if_loop_32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0:thei_llvm_fpga_push_i1_notexitcond13_if_loop_32\|acl_push:thei_llvm_fpga_push_i1_notexitcond13_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_logic_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0:thei_llvm_fpga_push_i1_notexitcond13_if_loop_32\|acl_push:thei_llvm_fpga_push_i1_notexitcond13_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv" "thei_llvm_fpga_push_i1_notexitcond13_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_i1_notexitcond13_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x " "Elaborating entity \"if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x\|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911459 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673911460 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region|if_loop_3_i_sfc_s_c0_in_wt_entry_s_c0_enter1_if_loop_30:thei_sfc_s_c0_in_wt_entry_if_loop_3s_c0_enter1_if_loop_30_aunroll_x|if_loop_3_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_if_loop_30:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_3s_c0_exit_if_loop_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31_reg " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31\|if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_31_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_31 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_312\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_35_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i1_unnamed_5_if_loop_30.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_31 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_317\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_36_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_source_i33_unnamed_6_if_loop_30.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310_1_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_if_loop_30:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_34_if_loop_311" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_30:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_33_if_loop_310" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x " "Elaborating entity \"if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" "thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b1_start_stall_region.sv" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B1_start:thebb_if_loop_3_B1_start\|if_loop_3_bb_B1_start_stall_region:thebb_if_loop_3_B1_start_stall_region\|if_loop_3_i_iord_bl_call_unnamed_if_loop_32_if_loop_30:thei_iord_bl_call_if_loop_3_unnamed_if_loop_32_if_loop_32_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B3 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3 " "Elaborating entity \"if_loop_3_bb_B3\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B3_merge if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_B3_merge:theif_loop_3_B3_merge " "Elaborating entity \"if_loop_3_B3_merge\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_B3_merge:theif_loop_3_B3_merge\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" "theif_loop_3_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B3_branch if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_B3_branch:theif_loop_3_B3_branch " "Elaborating entity \"if_loop_3_B3_branch\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_B3_branch:theif_loop_3_B3_branch\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" "theif_loop_3_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B3_stall_region if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region " "Elaborating entity \"if_loop_3_bb_B3_stall_region\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" "thebb_if_loop_3_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31 " "Elaborating entity \"acl_push\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34_reg " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_4_reg:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33 " "Elaborating entity \"if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" "thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33\|hld_iowr:theiowr\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911930 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673911931 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|if_loop_3_bb_B3:thebb_if_loop_3_B3|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region|if_loop_3_i_iowr_bl_return_unnamed_if_loop_311_if_loop_30:thei_iowr_bl_return_if_loop_3_unnamed_if_loop_311_if_loop_33|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_31 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_30\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp213_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i1_cmp213_0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31 " "Elaborating entity \"if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b3_stall_region.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv" "thei_llvm_fpga_ffwd_dest_i32_acl_8_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_ffwd_dest_i32_acl_8_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673911981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B1_start_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "theif_loop_3_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912006 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673912008 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|hld_loop_profiler:theif_loop_3_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912016 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B2_x\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "theif_loop_3_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912047 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686673912048 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_function_wrapper:if_loop_3_internal|if_loop_3_function:theif_loop_3_function|hld_loop_profiler:theif_loop_3_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|hld_loop_profiler:theif_loop_3_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912061 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B0_runOnce if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce " "Elaborating entity \"if_loop_3_bb_B0_runOnce\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function.sv" "thebb_if_loop_3_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function.sv" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B0_runOnce_branch if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_B0_runOnce_branch:theif_loop_3_B0_runOnce_branch " "Elaborating entity \"if_loop_3_B0_runOnce_branch\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_B0_runOnce_branch:theif_loop_3_B0_runOnce_branch\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" "theif_loop_3_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_bb_B0_runOnce_stall_region if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region " "Elaborating entity \"if_loop_3_bb_B0_runOnce_stall_region\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" "thebb_if_loop_3_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B0_runOnce_merge_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_B0_runOnce_merge_reg:theif_loop_3_B0_runOnce_merge_reg " "Elaborating entity \"if_loop_3_B0_runOnce_merge_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_B0_runOnce_merge_reg:theif_loop_3_B0_runOnce_merge_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" "theif_loop_3_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31 " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31_reg " "Elaborating entity \"if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31\|if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_31_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30 " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30_reg " "Elaborating entity \"if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_bb_B0_runOnce_stall_region:thebb_if_loop_3_B0_runOnce_stall_region\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30\|if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30_reg\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_30_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_B0_runOnce_merge if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_B0_runOnce_merge:theif_loop_3_B0_runOnce_merge " "Elaborating entity \"if_loop_3_B0_runOnce_merge\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B0_runOnce:thebb_if_loop_3_B0_runOnce\|if_loop_3_B0_runOnce_merge:theif_loop_3_B0_runOnce_merge\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" "theif_loop_3_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_function_wrapper.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_loop_3_internal_ic_4676971438357301772 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r " "Elaborating entity \"if_loop_3_internal_ic_4676971438357301772\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "avmm_1_.global_icavmm_1_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 if_loop_3_internal.v(342) " "Verilog HDL assignment warning at if_loop_3_internal.v(342): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673912263 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912338 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 323 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912347 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 331 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912356 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 335 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912372 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 340 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673912381 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673912402 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/if_loop_3/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673912468 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686673912479 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/if_loop_3/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673912512 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912556 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912563 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912604 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/if_loop_3/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686673912606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_internal_ic_4676971438357301772:avmm_1_.global_icavmm_1_r\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_r " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_r\"" {  } { { "db/ip/if_loop_3/submodules/if_loop_3_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/if_loop_3_internal.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_r\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_r\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/if_loop_3/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673912671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/if_loop_3/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686673912672 "|quartus_compile|if_loop_3:if_loop_3_inst|if_loop_3_internal:if_loop_3_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_r|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686673915217 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686673915217 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686673915217 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686673915217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "44 " "44 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686673920224 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686673920301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673920442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "536 " "Implemented 536 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "196 " "Implemented 196 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686673920652 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686673920652 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686673920652 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686673920652 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686673920652 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "if_loop_3_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.sv" 73 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673920666 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_address\[0\] GND " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_address\[0\]\" is stuck at GND" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_address\[1\] GND " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_address\[1\]\" is stuck at GND" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[0\] VCC " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[1\] VCC " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[2\] VCC " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[3\] VCC " "Pin \"if_loop_3:if_loop_3_inst\|avmm_1_r_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/if_loop_3/if_loop_3.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/if_loop_3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686673922403 "|quartus_compile|if_loop_3:if_loop_3_inst|avmm_1_r_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686673922403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686673922759 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"if_loop_3:if_loop_3_inst\|if_loop_3_internal:if_loop_3_internal_inst\|if_loop_3_function_wrapper:if_loop_3_internal\|if_loop_3_function:theif_loop_3_function\|if_loop_3_bb_B3:thebb_if_loop_3_B3\|if_loop_3_bb_B3_stall_region:thebb_if_loop_3_B3_stall_region\|if_loop_3_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_34\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_31\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/if_loop_3/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/db/ip/if_loop_3/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686673924046 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686673924046 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "405 " "405 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686673924158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5655 " "Implemented 5655 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "196 " "Implemented 196 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686673924236 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686673924236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5019 " "Implemented 5019 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686673924236 ""} { "Info" "ICUT_CUT_TM_RAMS" "357 " "Implemented 357 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686673924236 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686673924236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686673924236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_3/average/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673924745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5066 " "Peak virtual memory: 5066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686673925800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:32:05 2023 " "Processing ended: Tue Jun 13 18:32:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686673925800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686673925800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686673925800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686673925800 ""}
