==28655== Cachegrind, a cache and branch-prediction profiler
==28655== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28655== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28655== Command: ./mser .
==28655== 
--28655-- warning: L3 cache found, using its data for the LL simulation.
--28655-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28655-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28655== 
==28655== Process terminating with default action of signal 15 (SIGTERM)
==28655==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28655==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28655== 
==28655== I   refs:      1,722,064,614
==28655== I1  misses:            1,206
==28655== LLi misses:            1,202
==28655== I1  miss rate:          0.00%
==28655== LLi miss rate:          0.00%
==28655== 
==28655== D   refs:        728,943,279  (493,747,695 rd   + 235,195,584 wr)
==28655== D1  misses:        1,565,016  (    419,828 rd   +   1,145,188 wr)
==28655== LLd misses:        1,557,333  (    412,251 rd   +   1,145,082 wr)
==28655== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28655== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28655== 
==28655== LL refs:           1,566,222  (    421,034 rd   +   1,145,188 wr)
==28655== LL misses:         1,558,535  (    413,453 rd   +   1,145,082 wr)
==28655== LL miss rate:            0.1% (        0.0%     +         0.5%  )
