parent	,	V_26
"pll0_aux_clk"	,	L_2
clk_register	,	F_6
"Timeout waiting for USB 2.0 PHY clock good\n"	,	L_1
CFGCHIP2_REFFREQ_38_4MHZ	,	V_37
usb20_phy_clk_lookup	,	V_42
CFGCHIP2_REFFREQ_MASK	,	V_30
CFGCHIP2_REFFREQ_24MHZ	,	V_35
CFGCHIP2_REFFREQ_19_2MHZ	,	V_33
usb11_phy_clk_lookup	,	V_45
CFGCHIP2_REFFREQ_40MHZ	,	V_38
CFGCHIP2_USB1PHYCLKMUX	,	V_43
davinci_clk_disable	,	F_15
CFGCHIP2_RESET	,	V_21
CFGCHIP2_REFFREQ_20MHZ	,	V_34
da8xx_register_usb_phy	,	F_1
dev	,	V_10
u32	,	T_2
usb20_phy_clk_enable	,	F_8
usb20_clk	,	V_20
clk_put	,	F_22
usb20_phy_clk	,	V_41
potpgt	,	V_3
"Bad parent clock rate on USB 2.0 PHY clock\n"	,	L_4
ret	,	V_13
val	,	V_17
"usb_refclkin"	,	L_6
platform_device_register	,	F_2
DA8XX_SYSCFG0_VIRT	,	F_10
da8xx_usb20_dev	,	V_6
clk	,	V_16
PTR_ERR_OR_ZERO	,	F_21
done	,	V_25
PTR_ERR	,	F_26
clk_get_rate	,	F_18
CFGCHIP2_PHYPWRDN	,	V_22
da8xx_register_usb20	,	F_3
usb11_phy_clk	,	V_44
DA8XX_CFGCHIP2_REG	,	V_19
name	,	V_28
pr_err	,	F_14
"pll0_aux"	,	L_7
"Bad parent on USB 1.1 PHY clock\n"	,	L_8
da8xx_usb_phy	,	V_1
da8xx_ohci_root_hub	,	V_7
da8xx_usb11_device	,	V_9
use_usb_refclkin	,	V_40
clkdev_add	,	F_7
pdata	,	V_8
da8xx_register_usb_refclkin	,	F_5
da8xx_register_usb20_phy_clk	,	F_19
davinci_clk_enable	,	F_11
CFGCHIP2_REFFREQ_26MHZ	,	V_36
"Bad parent on USB 2.0 PHY clock\n"	,	L_3
timeout	,	V_18
usb_refclkin	,	V_14
da8xx_register_usb11	,	F_4
rate	,	V_12
CFGCHIP2_REFFREQ_13MHZ	,	V_32
power	,	V_5
CFGCHIP2_PHYCLKGD	,	V_24
clk_get	,	F_20
usb20_phy_clk_set_parent	,	F_17
readl	,	F_9
writel	,	F_12
usb20_phy_clk_disable	,	F_16
CFGCHIP2_REFFREQ_48MHZ	,	V_39
CFGCHIP2_PHY_PLLON	,	V_23
EINVAL	,	V_29
"usb20_phy"	,	L_9
da8xx_register_usb11_phy_clk	,	F_24
usb_refclkin_lookup	,	V_15
mA	,	V_2
usb11_phy_clk_set_parent	,	F_23
CFGCHIP2_USB2PHYCLKMUX	,	V_27
__init	,	T_1
udelay	,	F_13
CFGCHIP2_REFFREQ_12MHZ	,	V_31
platform_data	,	V_11
"usb20"	,	L_5
usb_data	,	V_4
IS_ERR	,	F_25
