* ******************************************************************************

* iCEcube Pin Table

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jan 19 2020 14:54:04

* Purpose:            Detailed IO and package pin info

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Device, iCE40UP5K
Package, UWG30

Pin Number, Pin Type Name, Signal Name, Direction, Global Buffer, IO Standard, Pull Up, Pullup resistor, Weak Pull Up, IO Function, IO Bank, Drive Strength 
---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, ---------------, 
A1, PIO_I3C, I2CPIRQ[1], Output, , SB_LVCMOS, No Pull Up, , , Simple Output, topBank, x1
A2, PIO_I3C, I2CPIRQ[0], Output, , SB_LVCMOS, No Pull Up, , , Simple Output, topBank, x1
A3, VCCIO_0, not used, , , , , , topBank, 
A4, PIO, I2C2_SCL, InOut, , SB_LVCMOS, No Pull Up, , , Simple Input Output Tristatable by Enable, topBank, x1
A5, PIO_RGB, not used, , , , , , topBank, 
B1, PIO, SBWRi, Input, , SB_LVCMOS, No Pull Up, , , Simple Input, bottomBank, x1
B2, AVDD_TOP, not used, , , , , , UnknownBank, 
B3, PIO_GBIN, I2C2_SDA, InOut, , SB_LVCMOS, No Pull Up, , , Simple Input Output Tristatable by Enable, topBank, x1
B4, GND, not used, , , , , , UnknownBank, 
B5, PIO_RGB, not used, , , , , , topBank, 
C1, SPI_SS_B, I2CPWKUP[0], Output, , SB_LVCMOS, No Pull Up, , , Simple Output, bottomBank, x1
C2, VCC, not used, , , , , , UnknownBank, 
C3, PIO, RST, Input, , SB_LVCMOS, No Pull Up, , , Simple Input, bottomBank, x1
C4, VCCIO_2, not used, , , , , , bottomBank, 
C5, PIO_RGB, not used, , , , , , topBank, 
D1, SPI_SCK, I2CPWKUP[1], Output, , SB_LVCMOS, No Pull Up, , , Simple Output, bottomBank, x1
D2, VDDIO_SPI, not used, , , , , , bottomBank, 
D3, PIO_GBIN_CDONE, SBSTBi, Input, , SB_LVCMOS, No Pull Up, , , Simple Input, bottomBank, x1
D4, VPP, not used, , , , , , topBank, 
D5, PIO, not used, , , , , , bottomBank, 
E1, SPI_SI, not used, , , , , , bottomBank, 
E2, GND, not used, , , , , , UnknownBank, 
E3, PIO, IPLOAD, Input, , SB_LVCMOS, No Pull Up, , , Simple Input, bottomBank, x1
E4, PIO, not used, , , , , , bottomBank, 
E5, PIO, not used, , , , , , bottomBank, 
F1, SPI_SO, IPDONE, Output, , SB_LVCMOS, No Pull Up, , , Simple Output, bottomBank, x1
F2, PIO_GBIN, SBACKo, Output, , SB_LVCMOS, No Pull Up, , , Simple Output, bottomBank, x1
F3, CRESET_B, not used, , , , , , bottomBank, 
F4, PIO_GBIN, not used, , , , , , bottomBank, 
F5, PIO_GBIN, SBCLKi, Input, glb Buff, SB_LVCMOS, No Pull Up, , , Simple Input, bottomBank, x1
Total Number of Used Pins, 13
