# **NASSCOM_RISC-V_BASED_MYTH**
This repository expresses the ideas and insights provided by the Steve Hoover in the workshop NASSCOM RISC-V BASED MYTH (Microprocessor for You in Thirty Hours) organized by the VLSI SYSTEM DESIGN shortly known as VSD owned by Kunal Ghosh ,a passionate VLSI educator.This workshop gives the Build of a RISC-V processor in a detailed way.
We will use the Makerchip online IDE to design, simulate, and visualize circuits. Letâ€™s start from the basics and quickly ramp up to more advanced concepts.[*MAKERCHIP IDE*](https://www.makerchip.com/)

## **Workshop Schedule**

| Day |                 Topic                   |
| --- | ---------------------------------------- |
|  1  |**Introduction to RISC-V ISA and GNU Compiler Toolchain** |
|     | [Introduction to RISC-V basic Keywords*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/blob/0515300ff6edd25ccb450901d86ba09d1dbc7b8d/DAY%201-Introduction%20to%20RISC-V%20ISA%20and%20GNU%20Compiler%20Toolchain/RISCV_Labwork/RISCV_LABWORK.md)|
|     | [*Labwork for RISC-V Software Toolchain*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/blob/0515300ff6edd25ccb450901d86ba09d1dbc7b8d/DAY%201-Introduction%20to%20RISC-V%20ISA%20and%20GNU%20Compiler%20Toolchain/RISCV_Labwork/RISCV_LABWORK.md)|
|     | [*Integer Number Representation*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/blob/0515300ff6edd25ccb450901d86ba09d1dbc7b8d/DAY%201-Introduction%20to%20RISC-V%20ISA%20and%20GNU%20Compiler%20Toolchain/RISCV_Labwork/RISCV_LABWORK.md)|
|  2  |**Introdcution ABI and basic verification flow**|
|     | [*Application Binary Interface*]()|
|     | [*Lab Work using ABI function calls*]() |
|     | [*Basic Verificaion Flow using iverilog*]()|
|  3  | **Digital logic with TL-Verilog in Makerchip IDE** |  
|     | [*Makerchip Platform*]()    |
|     | [*Logic Gates & Combinational Logic*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/blob/d8b7af0d6dca90ddf589872282ea8886d57da17e/DAY%203-Digital%20Logic%20with%20TL-Verilog%20and%20Makerchip/Logic%20Gates%20%26%20Combinational%20logic%20in%20TL-Verilog%20using%20Makerchip/COMBINATIONAL_LOGIC_LABS.md) |
|     | [*Sequential Logic*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/tree/0343401e16a50db952327bd7ddb8fe84c61f1a1d/DAY%203-Digital%20Logic%20with%20TL-Verilog%20and%20Makerchip/SEQUENTIAL%20_LOGIC_LABS) |
|     | [*Pipelined Logic*](https://github.com/NARENDREN2003/NASSCOM_RISC-V_BASED_MYTH/tree/caa4a2268e8d8ea0bec4a86b353afde3fde3fa14/DAY%203-Digital%20Logic%20with%20TL-Verilog%20and%20Makerchip/PIPELINED_LOGIC) |
|     | [*Validity*]() |
|  4  | **Basic RISC-V CPU Micro Architecture**|
|     |[*Introduction to Simple RISC-V Microarchitecture*]()|
|     |[*Fetch and Decode*]() |
|     |[*RISC-V Control Logic*]() |
|  5  | **Complete Piplined RISC-V CPU Micro Architecture**|
|     | [*Piplining the CPU*]()|
|     | [*Solutions to the pipline Hazards*]()|
|     | [*Load/Store Instructions and completing RISC-V CPU*]()|

# NOTE
If anybody wish to go through the workshop ,start from Day 3 to 5 and then 1 & 2 for clear understanding of the workshop.

