

================================================================
== Vivado HLS Report for 'pynq_dsp_hls'
================================================================
* Date:           Sun Feb  2 23:37:01 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        pynq_dsp_hls
* Solution:       pynq_dsp_hls
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     7.000|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   23|   10|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    114|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|     666|    754|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    249|    -|
|Register         |        -|      -|     218|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     884|   1117|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |pynq_dsp_hls_AXILiteS_s_axi_U      |pynq_dsp_hls_AXILiteS_s_axi      |        2|      0|  154|  174|    0|
    |pynq_dsp_hls_physMemPtr_V_m_axi_U  |pynq_dsp_hls_physMemPtr_V_m_axi  |        2|      0|  512|  580|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+
    |Total                              |                                 |        4|      0|  666|  754|    0|
    +-----------------------------------+---------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_274_p2                    |     +    |      0|  0|  38|          31|           2|
    |ret_V_fu_202_p2                      |     +    |      0|  0|  38|          31|           3|
    |and_ln101_fu_247_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24                     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_readreq_state10    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_writeresp_state24  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln761_fu_218_p2                 |   icmp   |      0|  0|  18|          32|           1|
    |or_ln101_fu_258_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln96_fu_231_p2                    |    or    |      0|  0|   2|           1|           1|
    |xor_ln101_1_fu_252_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln101_fu_241_p2                  |    xor   |      0|  0|   2|           1|           2|
    |xor_ln96_fu_236_p2                   |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 114|         104|          19|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  117|         25|    1|         25|
    |ap_phi_mux_readyLch_flag_1_phi_fu_172_p6  |    9|          2|    1|          2|
    |ap_phi_mux_readyRch_flag_1_phi_fu_142_p6  |    9|          2|    1|          2|
    |ap_phi_mux_readyRch_new_1_phi_fu_157_p6   |    9|          2|    1|          2|
    |physMemPtr_V_ARADDR                       |   15|          3|   32|         96|
    |physMemPtr_V_ARLEN                        |   15|          3|   32|         96|
    |physMemPtr_V_blk_n_AR                     |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_AW                     |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_B                      |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_R                      |    9|          2|    1|          2|
    |physMemPtr_V_blk_n_W                      |    9|          2|    1|          2|
    |readyLch_flag_1_reg_168                   |   15|          3|    1|          3|
    |readyRch_flag_1_reg_138                   |   15|          3|    1|          3|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  249|         53|   75|        239|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  24|   0|   24|          0|
    |icmp_ln761_reg_335       |   1|   0|    1|          0|
    |lrclk_V_0_data_reg       |   1|   0|    1|          0|
    |lrclk_V_0_vld_reg        |   0|   0|    1|          1|
    |or_ln101_reg_344         |   1|   0|    1|          0|
    |r_V_reg_301              |  30|   0|   30|          0|
    |readyLch                 |   1|   0|    1|          0|
    |readyLch_flag_1_reg_168  |   1|   0|    1|          0|
    |readyRch                 |   1|   0|    1|          0|
    |readyRch_flag_1_reg_138  |   1|   0|    1|          0|
    |readyRch_new_1_reg_152   |   1|   0|    1|          0|
    |reg_182                  |  32|   0|   32|          0|
    |ret_V_1_reg_354          |  31|   0|   31|          0|
    |ret_V_reg_311            |  31|   0|   31|          0|
    |status_V_reg_330         |  32|   0|   32|          0|
    |zext_ln215_reg_306       |  30|   0|   31|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 218|   0|  220|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID       |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY       | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR        |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID        |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY        | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA         |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB         |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID       |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY       | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR        |  in |    7|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID        | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY        |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA         | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP         | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID        | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY        |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP         | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                       |  in |    1| ap_ctrl_hs | pynq_dsp_hls | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_hs | pynq_dsp_hls | return value |
|interrupt                    | out |    1| ap_ctrl_hs | pynq_dsp_hls | return value |
|lrclk_V                      |  in |    1|   ap_none  |    lrclk_V   |    scalar    |
|m_axi_physMemPtr_V_AWVALID   | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWREADY   |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWADDR    | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWID      | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWLEN     | out |    8|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWSIZE    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWBURST   | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWLOCK    | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWCACHE   | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWPROT    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWQOS     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWREGION  | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_AWUSER    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WVALID    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WREADY    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WDATA     | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WSTRB     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WLAST     | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WID       | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_WUSER     | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARVALID   | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARREADY   |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARADDR    | out |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARID      | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARLEN     | out |    8|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARSIZE    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARBURST   | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARLOCK    | out |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARCACHE   | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARPROT    | out |    3|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARQOS     | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARREGION  | out |    4|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_ARUSER    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RVALID    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RREADY    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RDATA     |  in |   32|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RLAST     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RID       |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RUSER     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_RRESP     |  in |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BVALID    |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BREADY    | out |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BRESP     |  in |    2|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BID       |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
|m_axi_physMemPtr_V_BUSER     |  in |    1|    m_axi   | physMemPtr_V |    pointer   |
+-----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 24 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%basePhysAddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %basePhysAddr_V)" [pynq_dsp_hls.cpp:76]   --->   Operation 25 'read' 'basePhysAddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:76]   --->   Operation 26 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %basePhysAddr_V_read, i32 2, i32 31)" [pynq_dsp_hls.cpp:87]   --->   Operation 27 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i30 %r_V to i31" [pynq_dsp_hls.cpp:88]   --->   Operation 28 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.49ns)   --->   "%ret_V = add i31 %zext_ln215, 4" [pynq_dsp_hls.cpp:88]   --->   Operation 29 'add' 'ret_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%lrclk_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %lrclk_V)" [pynq_dsp_hls.cpp:76]   --->   Operation 30 'read' 'lrclk_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i31 %ret_V to i64" [pynq_dsp_hls.cpp:88]   --->   Operation 31 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr = getelementptr i32* %physMemPtr_V, i64 %zext_ln544" [pynq_dsp_hls.cpp:88]   --->   Operation 32 'getelementptr' 'physMemPtr_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [7/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 33 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.00>
ST_3 : Operation 34 [6/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 34 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.00>
ST_4 : Operation 35 [5/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 35 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.00>
ST_5 : Operation 36 [4/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 36 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 37 [3/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 37 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.00>
ST_7 : Operation 38 [2/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 38 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.00>
ST_8 : Operation 39 [1/7] (7.00ns)   --->   "%status_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr, i32 1)" [pynq_dsp_hls.cpp:88]   --->   Operation 39 'readreq' 'status_V_req' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 40 [1/1] (7.00ns)   --->   "%status_V = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %physMemPtr_V_addr)" [pynq_dsp_hls.cpp:88]   --->   Operation 40 'read' 'status_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lrclk_V), !map !101"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %physMemPtr_V), !map !107"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %basePhysAddr_V), !map !113"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48 x i8]* %configReg), !map !117"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pynq_dsp_hls_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:80]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %lrclk_V, [8 x i8]* @p_str6, i32 1, i32 1, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:81]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %physMemPtr_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 32, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:82]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %basePhysAddr_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:83]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([48 x i8]* %configReg, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)" [pynq_dsp_hls.cpp:84]   --->   Operation 50 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([48 x i8]* %configReg, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [pynq_dsp_hls.cpp:84]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln761 = icmp eq i32 %status_V, 0" [pynq_dsp_hls.cpp:89]   --->   Operation 52 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (1.81ns)   --->   "br i1 %icmp_ln761, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %0" [pynq_dsp_hls.cpp:89]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.81>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%readyRch_load = load i1* @readyRch, align 1" [pynq_dsp_hls.cpp:101]   --->   Operation 54 'load' 'readyRch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%readyLch_load = load i1* @readyLch, align 1" [pynq_dsp_hls.cpp:101]   --->   Operation 55 'load' 'readyLch_load' <Predicate = (!icmp_ln761)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%or_ln96 = or i1 %readyRch_load, %lrclk_V_read" [pynq_dsp_hls.cpp:96]   --->   Operation 56 'or' 'or_ln96' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.97ns)   --->   "%xor_ln96 = xor i1 %lrclk_V_read, true" [pynq_dsp_hls.cpp:96]   --->   Operation 57 'xor' 'xor_ln96' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%xor_ln101 = xor i1 %readyLch_load, true" [pynq_dsp_hls.cpp:101]   --->   Operation 58 'xor' 'xor_ln101' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%and_ln101 = and i1 %lrclk_V_read, %xor_ln101" [pynq_dsp_hls.cpp:101]   --->   Operation 59 'and' 'and_ln101' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%xor_ln101_1 = xor i1 %or_ln96, true" [pynq_dsp_hls.cpp:101]   --->   Operation 60 'xor' 'xor_ln101_1' <Predicate = (!icmp_ln761)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln101 = or i1 %and_ln101, %xor_ln101_1" [pynq_dsp_hls.cpp:101]   --->   Operation 61 'or' 'or_ln101' <Predicate = (!icmp_ln761)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (1.81ns)   --->   "br i1 %or_ln101, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge, label %1" [pynq_dsp_hls.cpp:101]   --->   Operation 62 'br' <Predicate = (!icmp_ln761)> <Delay = 1.81>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i30 %r_V to i64" [pynq_dsp_hls.cpp:113]   --->   Operation 63 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln761 & !or_ln101)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_1 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_1" [pynq_dsp_hls.cpp:113]   --->   Operation 64 'getelementptr' 'physMemPtr_V_addr_1' <Predicate = (!icmp_ln761 & !or_ln101)> <Delay = 0.00>
ST_10 : Operation 65 [7/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 65 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = (!icmp_ln761 & !or_ln101)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.00>
ST_11 : Operation 66 [6/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 66 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.00>
ST_12 : Operation 67 [5/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 67 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.00>
ST_13 : Operation 68 [4/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 68 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.00>
ST_14 : Operation 69 [3/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 69 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.00>
ST_15 : Operation 70 [2/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 70 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.00>
ST_16 : Operation 71 [1/7] (7.00ns)   --->   "%physMemPtr_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %physMemPtr_V_addr_1, i32 2)" [pynq_dsp_hls.cpp:113]   --->   Operation 71 'readreq' 'physMemPtr_V_addr_1_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 72 [1/1] (2.49ns)   --->   "%ret_V_1 = add i31 %zext_ln215, 2" [pynq_dsp_hls.cpp:119]   --->   Operation 72 'add' 'ret_V_1' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.00>
ST_17 : Operation 73 [1/1] (7.00ns)   --->   "%lsrc_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:113]   --->   Operation 73 'read' 'lsrc_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i31 %ret_V_1 to i64" [pynq_dsp_hls.cpp:119]   --->   Operation 74 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%physMemPtr_V_addr_2 = getelementptr i32* %physMemPtr_V, i64 %zext_ln544_2" [pynq_dsp_hls.cpp:119]   --->   Operation 75 'getelementptr' 'physMemPtr_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 76 [1/1] (7.00ns)   --->   "%physMemPtr_V_addr_3_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 2)" [pynq_dsp_hls.cpp:119]   --->   Operation 76 'writereq' 'physMemPtr_V_addr_3_s' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.00>
ST_18 : Operation 77 [1/1] (7.00ns)   --->   "%rsrc_V = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %physMemPtr_V_addr_1)" [pynq_dsp_hls.cpp:114]   --->   Operation 77 'read' 'rsrc_V' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 78 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %lsrc_V, i4 -1)" [pynq_dsp_hls.cpp:119]   --->   Operation 78 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.00>
ST_19 : Operation 79 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %physMemPtr_V_addr_2, i32 %rsrc_V, i4 -1)" [pynq_dsp_hls.cpp:120]   --->   Operation 79 'write' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.00>
ST_20 : Operation 80 [5/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:120]   --->   Operation 80 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.00>
ST_21 : Operation 81 [4/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:120]   --->   Operation 81 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.00>
ST_22 : Operation 82 [3/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:120]   --->   Operation 82 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.00>
ST_23 : Operation 83 [2/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:120]   --->   Operation 83 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = true> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.00>
ST_24 : Operation 84 [1/5] (7.00ns)   --->   "%physMemPtr_V_addr_3_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %physMemPtr_V_addr_2)" [pynq_dsp_hls.cpp:120]   --->   Operation 84 'writeresp' 'physMemPtr_V_addr_3_1' <Predicate = (!icmp_ln761 & !or_ln101)> <Delay = 7.00> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 85 [1/1] (1.81ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge" [pynq_dsp_hls.cpp:121]   --->   Operation 85 'br' <Predicate = (!icmp_ln761 & !or_ln101)> <Delay = 1.81>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "%readyRch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %1 ], [ %lrclk_V_read, %0 ]" [pynq_dsp_hls.cpp:76]   --->   Operation 86 'phi' 'readyRch_flag_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%readyRch_new_1 = phi i1 [ undef, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ false, %1 ], [ true, %0 ]"   --->   Operation 87 'phi' 'readyRch_new_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%readyLch_flag_1 = phi i1 [ false, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ true, %1 ], [ %xor_ln96, %0 ]" [pynq_dsp_hls.cpp:96]   --->   Operation 88 'phi' 'readyLch_flag_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %readyLch_flag_1, label %mergeST1, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new2" [pynq_dsp_hls.cpp:96]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyLch, align 1" [pynq_dsp_hls.cpp:99]   --->   Operation 90 'store' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new2"   --->   Operation 91 'br' <Predicate = (readyLch_flag_1)> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %readyRch_flag_1, label %mergeST, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new" [pynq_dsp_hls.cpp:76]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "store i1 %readyRch_new_1, i1* @readyRch, align 1" [pynq_dsp_hls.cpp:97]   --->   Operation 93 'store' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit._crit_edge.new"   --->   Operation 94 'br' <Predicate = (readyRch_flag_1)> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [pynq_dsp_hls.cpp:121]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lrclk_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ physMemPtr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ basePhysAddr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ configReg]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ readyRch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readyLch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
basePhysAddr_V_read   (read         ) [ 0000000000000000000000000]
r_V                   (partselect   ) [ 0011111111100000000000000]
zext_ln215            (zext         ) [ 0011111111111111100000000]
ret_V                 (add          ) [ 0010000000000000000000000]
lrclk_V_read          (read         ) [ 0001111111111111111111111]
zext_ln544            (zext         ) [ 0000000000000000000000000]
physMemPtr_V_addr     (getelementptr) [ 0001111111000000000000000]
status_V_req          (readreq      ) [ 0000000000000000000000000]
status_V              (read         ) [ 0000000000100000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 0000000000000000000000000]
spectopmodule_ln0     (spectopmodule) [ 0000000000000000000000000]
specinterface_ln80    (specinterface) [ 0000000000000000000000000]
specinterface_ln81    (specinterface) [ 0000000000000000000000000]
specinterface_ln82    (specinterface) [ 0000000000000000000000000]
specinterface_ln83    (specinterface) [ 0000000000000000000000000]
empty                 (specmemcore  ) [ 0000000000000000000000000]
specinterface_ln84    (specinterface) [ 0000000000000000000000000]
icmp_ln761            (icmp         ) [ 0000000000111111111111111]
br_ln89               (br           ) [ 0000000000111111111111111]
readyRch_load         (load         ) [ 0000000000000000000000000]
readyLch_load         (load         ) [ 0000000000000000000000000]
or_ln96               (or           ) [ 0000000000000000000000000]
xor_ln96              (xor          ) [ 0000000000111111111111111]
xor_ln101             (xor          ) [ 0000000000000000000000000]
and_ln101             (and          ) [ 0000000000000000000000000]
xor_ln101_1           (xor          ) [ 0000000000000000000000000]
or_ln101              (or           ) [ 0000000000111111111111111]
br_ln101              (br           ) [ 0000000000111111111111111]
zext_ln544_1          (zext         ) [ 0000000000000000000000000]
physMemPtr_V_addr_1   (getelementptr) [ 0000000000011111111000000]
physMemPtr_V_addr_1_s (readreq      ) [ 0000000000000000000000000]
ret_V_1               (add          ) [ 0000000000000000010000000]
lsrc_V                (read         ) [ 0000000000000000001000000]
zext_ln544_2          (zext         ) [ 0000000000000000000000000]
physMemPtr_V_addr_2   (getelementptr) [ 0000000000000000001111111]
physMemPtr_V_addr_3_s (writereq     ) [ 0000000000000000000000000]
rsrc_V                (read         ) [ 0000000000000000000100000]
write_ln119           (write        ) [ 0000000000000000000000000]
write_ln120           (write        ) [ 0000000000000000000000000]
physMemPtr_V_addr_3_1 (writeresp    ) [ 0000000000000000000000000]
br_ln121              (br           ) [ 0000000000000000000000000]
readyRch_flag_1       (phi          ) [ 0000000000000000000000001]
readyRch_new_1        (phi          ) [ 0000000000000000000000001]
readyLch_flag_1       (phi          ) [ 0000000000000000000000001]
br_ln96               (br           ) [ 0000000000000000000000000]
store_ln99            (store        ) [ 0000000000000000000000000]
br_ln0                (br           ) [ 0000000000000000000000000]
br_ln76               (br           ) [ 0000000000000000000000000]
store_ln97            (store        ) [ 0000000000000000000000000]
br_ln0                (br           ) [ 0000000000000000000000000]
ret_ln121             (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lrclk_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lrclk_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="physMemPtr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="physMemPtr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="basePhysAddr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="basePhysAddr_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="configReg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="configReg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readyRch">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readyRch"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="readyLch">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readyLch"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynq_dsp_hls_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="basePhysAddr_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="basePhysAddr_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lrclk_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="status_V_req/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="status_V_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="7"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="status_V/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="physMemPtr_V_addr_1_s/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="7"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lsrc_V/17 rsrc_V/18 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_writeresp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="physMemPtr_V_addr_3_s/17 physMemPtr_V_addr_3_1/20 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln119_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/18 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln120_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln120/19 "/>
</bind>
</comp>

<comp id="138" class="1005" name="readyRch_flag_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="14"/>
<pin id="140" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="readyRch_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="readyRch_flag_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="14"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="4" bw="1" slack="22"/>
<pin id="148" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyRch_flag_1/24 "/>
</bind>
</comp>

<comp id="152" class="1005" name="readyRch_new_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="14"/>
<pin id="154" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="readyRch_new_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="readyRch_new_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="14"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="1" slack="14"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyRch_new_1/24 "/>
</bind>
</comp>

<comp id="168" class="1005" name="readyLch_flag_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="14"/>
<pin id="170" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="readyLch_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="readyLch_flag_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="14"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="1" slack="14"/>
<pin id="178" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readyLch_flag_1/24 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsrc_V rsrc_V "/>
</bind>
</comp>

<comp id="188" class="1004" name="r_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="30" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="6" slack="0"/>
<pin id="193" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln215_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="30" slack="0"/>
<pin id="200" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ret_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="30" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln544_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="physMemPtr_V_addr_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln761_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln761/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="readyRch_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readyRch_load/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="readyLch_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readyLch_load/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln96_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="8"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln96/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln96_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="8"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln96/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln101_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln101_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="8"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln101_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_1/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln101_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln544_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="30" slack="9"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="physMemPtr_V_addr_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr_1/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="ret_V_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="30" slack="15"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/16 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln544_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/17 "/>
</bind>
</comp>

<comp id="282" class="1004" name="physMemPtr_V_addr_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="physMemPtr_V_addr_2/17 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln99_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/24 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln97_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/24 "/>
</bind>
</comp>

<comp id="301" class="1005" name="r_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="30" slack="9"/>
<pin id="303" dir="1" index="1" bw="30" slack="9"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="306" class="1005" name="zext_ln215_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="15"/>
<pin id="308" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln215 "/>
</bind>
</comp>

<comp id="311" class="1005" name="ret_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="1"/>
<pin id="313" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="lrclk_V_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="8"/>
<pin id="318" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="lrclk_V_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="physMemPtr_V_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="status_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="status_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln761_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="14"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln761 "/>
</bind>
</comp>

<comp id="339" class="1005" name="xor_ln96_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="14"/>
<pin id="341" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="xor_ln96 "/>
</bind>
</comp>

<comp id="344" class="1005" name="or_ln101_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="14"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln101 "/>
</bind>
</comp>

<comp id="348" class="1005" name="physMemPtr_V_addr_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="ret_V_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="1"/>
<pin id="356" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="physMemPtr_V_addr_2_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="physMemPtr_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="74" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="152" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="109" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="201"><net_src comp="188" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="211" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="222"><net_src comp="38" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="231" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="247" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="271"><net_src comp="2" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="2" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="293"><net_src comp="157" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="157" pin="6"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="188" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="309"><net_src comp="198" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="314"><net_src comp="202" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="319"><net_src comp="84" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="327"><net_src comp="211" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="333"><net_src comp="97" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="338"><net_src comp="218" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="236" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="347"><net_src comp="258" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="267" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="357"><net_src comp="274" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="362"><net_src comp="282" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: physMemPtr_V | {17 18 19 20 21 22 23 24 }
	Port: readyRch | {24 }
	Port: readyLch | {24 }
 - Input state : 
	Port: pynq_dsp_hls : lrclk_V | {1 }
	Port: pynq_dsp_hls : physMemPtr_V | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: pynq_dsp_hls : basePhysAddr_V | {1 }
	Port: pynq_dsp_hls : readyRch | {10 }
	Port: pynq_dsp_hls : readyLch | {10 }
  - Chain level:
	State 1
		zext_ln215 : 1
		ret_V : 2
	State 2
		physMemPtr_V_addr : 1
		status_V_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		br_ln89 : 1
		or_ln96 : 1
		xor_ln101 : 1
		and_ln101 : 1
		xor_ln101_1 : 1
		or_ln101 : 1
		br_ln101 : 1
		physMemPtr_V_addr_1 : 1
		physMemPtr_V_addr_1_s : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		physMemPtr_V_addr_2 : 1
		physMemPtr_V_addr_3_s : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		readyRch_flag_1 : 1
		readyRch_new_1 : 1
		readyLch_flag_1 : 1
		br_ln96 : 2
		store_ln99 : 2
		br_ln76 : 2
		store_ln97 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |          ret_V_fu_202          |    0    |    37   |
|          |         ret_V_1_fu_274         |    0    |    37   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln761_fu_218       |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |         xor_ln96_fu_236        |    0    |    2    |
|    xor   |        xor_ln101_fu_241        |    0    |    2    |
|          |       xor_ln101_1_fu_252       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln96_fu_231         |    0    |    2    |
|          |         or_ln101_fu_258        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |        and_ln101_fu_247        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | basePhysAddr_V_read_read_fu_78 |    0    |    0    |
|   read   |         grp_read_fu_84         |    0    |    0    |
|          |       status_V_read_fu_97      |    0    |    0    |
|          |         grp_read_fu_109        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_90       |    0    |    0    |
|          |       grp_readreq_fu_102       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_114      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    write_ln119_write_fu_121    |    0    |    0    |
|          |    write_ln120_write_fu_129    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           r_V_fu_188           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln215_fu_198       |    0    |    0    |
|   zext   |        zext_ln544_fu_208       |    0    |    0    |
|          |       zext_ln544_1_fu_264      |    0    |    0    |
|          |       zext_ln544_2_fu_279      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   104   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln761_reg_335    |    1   |
|    lrclk_V_read_reg_316   |    1   |
|      or_ln101_reg_344     |    1   |
|physMemPtr_V_addr_1_reg_348|   32   |
|physMemPtr_V_addr_2_reg_359|   32   |
| physMemPtr_V_addr_reg_324 |   32   |
|        r_V_reg_301        |   30   |
|  readyLch_flag_1_reg_168  |    1   |
|  readyRch_flag_1_reg_138  |    1   |
|   readyRch_new_1_reg_152  |    1   |
|          reg_182          |   32   |
|      ret_V_1_reg_354      |   31   |
|       ret_V_reg_311       |   31   |
|      status_V_reg_330     |   32   |
|      xor_ln96_reg_339     |    1   |
|     zext_ln215_reg_306    |   31   |
+---------------------------+--------+
|           Total           |   290  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_readreq_fu_90   |  p1  |   2  |  32  |   64   ||    9    |
|   grp_readreq_fu_102   |  p1  |   2  |  32  |   64   ||    9    |
|  grp_writeresp_fu_114  |  p0  |   2  |   1  |    2   |
|  grp_writeresp_fu_114  |  p1  |   2  |  32  |   64   ||    9    |
| readyRch_new_1_reg_152 |  p0  |   2  |   1  |    2   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   196  ||  8.845  ||    27   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   27   |
|  Register |    -   |   290  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   290  |   131  |
+-----------+--------+--------+--------+
