# Diagram and MicroSim Details

**Total Visual Elements:** 138
**Diagrams:** 0
**MicroSims:** 137

## Chapter 1: Number Systems Binary Arithmetic

**Total elements:** 8

### [Binary Addition Practice Tool](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-binary-addition-practice-tool)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Medium

### [Binary Place Value Visualizer](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-binary-place-value-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 16
- **Difficulty:** Hard

### [Decimal to Binary Conversion Stepper](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-decimal-to-binary-conversion-stepper)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Gray Code vs Binary Counter Animation](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-gray-code-vs-binary-counter-animation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Very Hard

### [Number Base Converter](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-number-base-converter)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Medium

### [Overflow Detection Simulator](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-overflow-detection-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

### [Two's Complement Visualizer](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-twos-complement-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Weighted Codes Comparison Table](../chapters/01-number-systems-binary-arithmetic/index.md#diagram-weighted-codes-comparison-table)
- **Type:** Unknown
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

## Chapter 2: Boolean Algebra Fundamentals

**Total elements:** 5

### [Boolean Algebra Laws Explorer](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-boolean-algebra-laws-explorer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Boolean Simplification Stepper](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-boolean-simplification-stepper)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [De Morgan's Theorem Visualizer](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-de-morgans-theorem-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 13
- **Difficulty:** Hard

### [Three Fundamental Operations](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-three-fundamental-operations)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 22
- **Difficulty:** Hard

### [Truth Table Builder](../chapters/02-boolean-algebra-fundamentals/index.md#diagram-truth-table-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Medium

## Chapter 3: Logic Gates Digital Signals

**Total elements:** 17

### [AND Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-and-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 13
- **Difficulty:** Medium

### [All Logic Gates Gallery](../chapters/03-logic-gates-digital-signals/index.md#diagram-all-logic-gates-gallery)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Boolean to Gates Workflow](../chapters/03-logic-gates-digital-signals/index.md#diagram-boolean-to-gates-workflow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [Buffer Gate Symbol](../chapters/03-logic-gates-digital-signals/index.md#diagram-buffer-gate-symbol)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

### [Fan-In and Fan-Out Explorer](../chapters/03-logic-gates-digital-signals/index.md#diagram-fan-in-and-fan-out-explorer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Logic Family Comparison](../chapters/03-logic-gates-digital-signals/index.md#diagram-logic-family-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Hard

### [Logic Levels and Noise Margin](../chapters/03-logic-gates-digital-signals/index.md#diagram-logic-levels-and-noise-margin)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [NAND Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-nand-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Hard

### [NAND Universal Gate Builder](../chapters/03-logic-gates-digital-signals/index.md#diagram-nand-universal-gate-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [NOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-nor-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Hard

### [NOR Universal Gate Builder](../chapters/03-logic-gates-digital-signals/index.md#diagram-nor-universal-gate-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [NOT Gate (Inverter) Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-not-gate-inverter-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [OR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-or-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Propagation Delay Visualizer](../chapters/03-logic-gates-digital-signals/index.md#diagram-propagation-delay-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [Signal Integrity Issues](../chapters/03-logic-gates-digital-signals/index.md#diagram-signal-integrity-issues)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [XNOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-xnor-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [XOR Gate Interactive](../chapters/03-logic-gates-digital-signals/index.md#diagram-xor-gate-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

## Chapter 4: Combinational Logic Design

**Total elements:** 8

### [2-Variable K-Map Interactive](../chapters/04-combinational-logic-design/index.md#diagram-2-variable-k-map-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [3-Variable K-Map Interactive](../chapters/04-combinational-logic-design/index.md#diagram-3-variable-k-map-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [Algebraic Simplification Stepper](../chapters/04-combinational-logic-design/index.md#diagram-algebraic-simplification-stepper)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [Boolean to Gates Mapper](../chapters/04-combinational-logic-design/index.md#diagram-boolean-to-gates-mapper)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Combinational vs Sequential Logic](../chapters/04-combinational-logic-design/index.md#diagram-combinational-vs-sequential-logic)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 21
- **Difficulty:** Hard

### [Complete Design Flow](../chapters/04-combinational-logic-design/index.md#diagram-complete-design-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Medium

### [Minterm and Maxterm Explorer](../chapters/04-combinational-logic-design/index.md#diagram-minterm-and-maxterm-explorer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Two-Level vs Multi-Level Comparison](../chapters/04-combinational-logic-design/index.md#diagram-two-level-vs-multi-level-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 9
- **Difficulty:** Very Hard

## Chapter 5: Logic Minimization Kmaps

**Total elements:** 8

### [4-Variable K-Map Interactive](../chapters/05-logic-minimization-kmaps/index.md#diagram-4-variable-k-map-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

### [Don't Care Optimization](../chapters/05-logic-minimization-kmaps/index.md#diagram-dont-care-optimization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Hazard-Free Design Tool](../chapters/05-logic-minimization-kmaps/index.md#diagram-hazard-free-design-tool)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [K-Map Grouping Rules Demonstrator](../chapters/05-logic-minimization-kmaps/index.md#diagram-k-map-grouping-rules-demonstrator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Hard

### [Prime Implicant Finder](../chapters/05-logic-minimization-kmaps/index.md#diagram-prime-implicant-finder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [Quine-McCluskey Visualizer](../chapters/05-logic-minimization-kmaps/index.md#diagram-quine-mccluskey-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [SOP vs POS Comparison](../chapters/05-logic-minimization-kmaps/index.md#diagram-sop-vs-pos-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [Static Hazard Visualizer](../chapters/05-logic-minimization-kmaps/index.md#diagram-static-hazard-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

## Chapter 6: Combinational Building Blocks

**Total elements:** 16

### [1-to-4 DEMUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-1-to-4-demux-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Medium

### [2-to-1 MUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-2-to-1-mux-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Medium

### [2-to-4 Decoder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-2-to-4-decoder-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [4-Bit Ripple Carry Adder](../chapters/06-combinational-building-blocks/index.md#diagram-4-bit-ripple-carry-adder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [4-to-1 MUX Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-4-to-1-mux-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 17
- **Difficulty:** Medium

### [7-Segment Display Driver](../chapters/06-combinational-building-blocks/index.md#diagram-7-segment-display-driver)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 18
- **Difficulty:** Medium

### [Adder-Subtractor](../chapters/06-combinational-building-blocks/index.md#diagram-adder-subtractor)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 9
- **Difficulty:** Medium

### [Decoder with Enable](../chapters/06-combinational-building-blocks/index.md#diagram-decoder-with-enable)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Medium

### [Half and Full Adder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-half-and-full-adder-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [MUX Function Implementer](../chapters/06-combinational-building-blocks/index.md#diagram-mux-function-implementer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

### [MUX Tree Builder](../chapters/06-combinational-building-blocks/index.md#diagram-mux-tree-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

### [Magnitude Comparator Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-magnitude-comparator-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

### [Parity Generator and Checker](../chapters/06-combinational-building-blocks/index.md#diagram-parity-generator-and-checker)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

### [Priority Encoder Interactive](../chapters/06-combinational-building-blocks/index.md#diagram-priority-encoder-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Hard

### [Simple ALU](../chapters/06-combinational-building-blocks/index.md#diagram-simple-alu)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

### [Tri-State Buffer and Bus](../chapters/06-combinational-building-blocks/index.md#diagram-tri-state-buffer-and-bus)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

## Chapter 7: Intro Sequential Logic

**Total elements:** 10

### [Bistable Element Concept](../chapters/07-intro-sequential-logic/index.md#diagram-bistable-element-concept)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Clock Signal and Edges](../chapters/07-intro-sequential-logic/index.md#diagram-clock-signal-and-edges)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [D Latch Operation](../chapters/07-intro-sequential-logic/index.md#diagram-d-latch-operation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Duty Cycle Visualizer](../chapters/07-intro-sequential-logic/index.md#diagram-duty-cycle-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [Invalid State Demonstration](../chapters/07-intro-sequential-logic/index.md#diagram-invalid-state-demonstration)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [Period and Frequency Relationship](../chapters/07-intro-sequential-logic/index.md#diagram-period-and-frequency-relationship)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Race Condition Demonstration](../chapters/07-intro-sequential-logic/index.md#diagram-race-condition-demonstration)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [SR Latch Interactive](../chapters/07-intro-sequential-logic/index.md#diagram-sr-latch-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Very Hard

### [State Concept Visualizer](../chapters/07-intro-sequential-logic/index.md#diagram-state-concept-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 14
- **Difficulty:** Medium

### [Transparent Latch Timing](../chapters/07-intro-sequential-logic/index.md#diagram-transparent-latch-timing)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Hard

## Chapter 8: Flip Flops Timing

**Total elements:** 9

### [D Flip-Flop Interactive](../chapters/08-flip-flops-timing/index.md#diagram-d-flip-flop-interactive)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

### [Double Flop Synchronizer](../chapters/08-flip-flops-timing/index.md#diagram-double-flop-synchronizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Hard

### [JK Flip-Flop Modes](../chapters/08-flip-flops-timing/index.md#diagram-jk-flip-flop-modes)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Hard

### [Master-Slave Operation](../chapters/08-flip-flops-timing/index.md#diagram-master-slave-operation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [Preset and Clear Operation](../chapters/08-flip-flops-timing/index.md#diagram-preset-and-clear-operation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 14
- **Difficulty:** Medium

### [Setup and Hold Time Visualizer](../chapters/08-flip-flops-timing/index.md#diagram-setup-and-hold-time-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [T Flip-Flop Counter](../chapters/08-flip-flops-timing/index.md#diagram-t-flip-flop-counter)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 13
- **Difficulty:** Hard

### [Timing Diagram Builder](../chapters/08-flip-flops-timing/index.md#diagram-timing-diagram-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Timing Violation Detector](../chapters/08-flip-flops-timing/index.md#diagram-timing-violation-detector)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

## Chapter 9: Fsm Fundamentals

**Total elements:** 9

### [Complete FSM Design Flow](../chapters/09-fsm-fundamentals/index.md#diagram-complete-fsm-design-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Current State to Next State Flow](../chapters/09-fsm-fundamentals/index.md#diagram-current-state-to-next-state-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

### [FSM State Concept Visualizer](../chapters/09-fsm-fundamentals/index.md#diagram-fsm-state-concept-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

### [Mealy Machine Simulator](../chapters/09-fsm-fundamentals/index.md#diagram-mealy-machine-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 16
- **Difficulty:** Hard

### [Moore Machine Simulator](../chapters/09-fsm-fundamentals/index.md#diagram-moore-machine-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Medium

### [State Diagram Builder](../chapters/09-fsm-fundamentals/index.md#diagram-state-diagram-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [State Encoding Comparison](../chapters/09-fsm-fundamentals/index.md#diagram-state-encoding-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Hard

### [State Minimization Visualizer](../chapters/09-fsm-fundamentals/index.md#diagram-state-minimization-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [State Table to Circuit](../chapters/09-fsm-fundamentals/index.md#diagram-state-table-to-circuit)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

## Chapter 10: Fsm Design Applications

**Total elements:** 8

### [FSM Design Process Flowchart](../chapters/10-fsm-design-applications/index.md#diagram-fsm-design-process-flowchart)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [FSM Verification Simulator](../chapters/10-fsm-design-applications/index.md#diagram-fsm-verification-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [Moore vs Mealy Output Timing](../chapters/10-fsm-design-applications/index.md#diagram-moore-vs-mealy-output-timing)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Next State Equation Derivation](../chapters/10-fsm-design-applications/index.md#diagram-next-state-equation-derivation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [Overlapping vs Non-Overlapping Detector](../chapters/10-fsm-design-applications/index.md#diagram-overlapping-vs-non-overlapping-detector)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Hard

### [Pattern Recognition FSM Builder](../chapters/10-fsm-design-applications/index.md#diagram-pattern-recognition-fsm-builder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

### [Traffic Light Controller Simulator](../chapters/10-fsm-design-applications/index.md#diagram-traffic-light-controller-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [Vending Machine Simulator](../chapters/10-fsm-design-applications/index.md#diagram-vending-machine-simulator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Hard

## Chapter 11: Registers Counters Datapath

**Total elements:** 9

### [BCD Decade Counter](../chapters/11-registers-counters-datapath/index.md#diagram-bcd-decade-counter)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Hard

### [Datapath with Control Unit](../chapters/11-registers-counters-datapath/index.md#diagram-datapath-with-control-unit)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 14
- **Difficulty:** Hard

### [RTL Operations Visualizer](../chapters/11-registers-counters-datapath/index.md#diagram-rtl-operations-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Register Control Signals](../chapters/11-registers-counters-datapath/index.md#diagram-register-control-signals)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 18
- **Difficulty:** Medium

### [Register File](../chapters/11-registers-counters-datapath/index.md#diagram-register-file)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 9
- **Difficulty:** Medium

### [Ring vs Johnson Counter Comparison](../chapters/11-registers-counters-datapath/index.md#diagram-ring-vs-johnson-counter-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Hard

### [Shift Register Modes Comparison](../chapters/11-registers-counters-datapath/index.md#diagram-shift-register-modes-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

### [Universal Shift Register](../chapters/11-registers-counters-datapath/index.md#diagram-universal-shift-register)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 18
- **Difficulty:** Hard

### [Up-Down Counter](../chapters/11-registers-counters-datapath/index.md#diagram-up-down-counter)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 13
- **Difficulty:** Hard

## Chapter 12: Verilog Hdl Fundamentals

**Total elements:** 6

### [Continuous Assignment Behavior](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-continuous-assignment-behavior)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Hard

### [HDL vs Programming Mental Model](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-hdl-vs-programming-mental-model)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

### [Initial Block Timeline](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-initial-block-timeline)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 8
- **Difficulty:** Medium

### [Module Hierarchy Visualization](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-module-hierarchy-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Port Declaration Anatomy](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-port-declaration-anatomy)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [Wire vs Reg Comparison](../chapters/12-verilog-hdl-fundamentals/index.md#diagram-wire-vs-reg-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 12
- **Difficulty:** Hard

## Chapter 13: Verilog Modeling

**Total elements:** 9

### [Always Block Execution Model](../chapters/13-verilog-modeling/index.md#diagram-always-block-execution-model)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 10
- **Difficulty:** Medium

### [Blocking vs Non-Blocking Comparison](../chapters/13-verilog-modeling/index.md#diagram-blocking-vs-non-blocking-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Hard

### [Case Statement Decoder](../chapters/13-verilog-modeling/index.md#diagram-case-statement-decoder)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 13
- **Difficulty:** Medium

### [Edge Detection Visualizer](../chapters/13-verilog-modeling/index.md#diagram-edge-detection-visualizer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 9
- **Difficulty:** Hard

### [Hierarchical Design Explorer](../chapters/13-verilog-modeling/index.md#diagram-hierarchical-design-explorer)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [If-Else Priority Chain](../chapters/13-verilog-modeling/index.md#diagram-if-else-priority-chain)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [RTL Datapath Visualization](../chapters/13-verilog-modeling/index.md#diagram-rtl-datapath-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 5
- **Difficulty:** Medium

### [Sequential Always Timing](../chapters/13-verilog-modeling/index.md#diagram-sequential-always-timing)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 15
- **Difficulty:** Medium

### [Structural vs Behavioral Comparison](../chapters/13-verilog-modeling/index.md#diagram-structural-vs-behavioral-comparison)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 11
- **Difficulty:** Hard

## Chapter 14: Testbenches Simulation

**Total elements:** 8

### [Clock Waveform Generator](../chapters/14-testbenches-simulation/index.md#diagram-clock-waveform-generator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

### [Debug Workflow Visualization](../chapters/14-testbenches-simulation/index.md#diagram-debug-workflow-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [Self-Checking Testbench Flow](../chapters/14-testbenches-simulation/index.md#diagram-self-checking-testbench-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Medium

### [Simulation Time Visualization](../chapters/14-testbenches-simulation/index.md#diagram-simulation-time-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [Stimulus Pattern Generator](../chapters/14-testbenches-simulation/index.md#diagram-stimulus-pattern-generator)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Hard

### [Synthesizable vs Non-Synthesizable](../chapters/14-testbenches-simulation/index.md#diagram-synthesizable-vs-non-synthesizable)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Testbench Architecture](../chapters/14-testbenches-simulation/index.md#diagram-testbench-architecture)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 2
- **Difficulty:** Medium

### [Waveform Viewer Interface](../chapters/14-testbenches-simulation/index.md#diagram-waveform-viewer-interface)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 6
- **Difficulty:** Medium

## Chapter 15: Fpga Lab Skills

**Total elements:** 8

### [Breadboard Layout Guide](../chapters/15-fpga-lab-skills/index.md#diagram-breadboard-layout-guide)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [Digital Design Flow](../chapters/15-fpga-lab-skills/index.md#diagram-digital-design-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 0
- **Difficulty:** Easy

### [FPGA Architecture Overview](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-architecture-overview)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 1
- **Difficulty:** Medium

### [FPGA Implementation Flow](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-implementation-flow)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 4
- **Difficulty:** Hard

### [FPGA Routing Visualization](../chapters/15-fpga-lab-skills/index.md#diagram-fpga-routing-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 3
- **Difficulty:** Medium

### [LUT Function Implementation](../chapters/15-fpga-lab-skills/index.md#diagram-lut-function-implementation)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 16
- **Difficulty:** Hard

### [Logic Analyzer Interface](../chapters/15-fpga-lab-skills/index.md#diagram-logic-analyzer-interface)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 7
- **Difficulty:** Medium

### [Switch Debouncing Visualization](../chapters/15-fpga-lab-skills/index.md#diagram-switch-debouncing-visualization)
- **Type:** Microsim
- **Bloom's Taxonomy:** Not specified
- **UI Elements:** 9
- **Difficulty:** Hard
