

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Nov 11 20:36:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    10253|    10253|  51.265 us|  51.265 us|  10253|  10253|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_2  |    10251|    10251|        22|         10|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     564|    745|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    232|    -|
|Register         |        -|    -|     485|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    5|    1049|   1092|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U2    |fmul_32ns_32ns_32_8_max_dsp_1    |        0|   3|  199|  324|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  564|  745|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_2_cos_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_2_sin_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                 |        4|  0|   0|    0|  2048|   64|     2|        65536|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_206_p2   |         +|   0|  0|  12|          11|           1|
    |add_ln20_fu_220_p2   |         +|   0|  0|  13|          10|          10|
    |icmp_ln19_fu_200_p2  |      icmp|   0|  0|  12|          11|          12|
    |ifzero_fu_232_p2     |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  51|          44|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add164_fu_64                      |   9|          2|   32|         64|
    |add3_fu_60                        |   9|          2|   32|         64|
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add164_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_add3_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_index_load       |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_1              |   9|          2|   11|         22|
    |grp_fu_159_p0                     |  14|          3|   32|         96|
    |grp_fu_159_p1                     |  14|          3|   32|         96|
    |grp_fu_163_p0                     |  14|          3|   32|         96|
    |grp_fu_163_p1                     |  14|          3|   32|         96|
    |index_fu_56                       |   9|          2|   10|         20|
    |n_fu_68                           |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 232|         49|  304|        745|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add164_fu_64                         |  32|   0|   32|          0|
    |add3_fu_60                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |bitcast_ln21_2_reg_356               |  32|   0|   32|          0|
    |cos_coefficients_table_load_reg_346  |  32|   0|   32|          0|
    |icmp_ln19_reg_318                    |   1|   0|    1|          0|
    |icmp_ln19_reg_318_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_337                       |   1|   0|    1|          0|
    |imag_op_addr_reg_308                 |  10|   0|   10|          0|
    |index_fu_56                          |  10|   0|   10|          0|
    |mul6_reg_361                         |  32|   0|   32|          0|
    |mul_reg_371                          |  32|   0|   32|          0|
    |n_fu_68                              |  11|   0|   11|          0|
    |real_op_addr_reg_313                 |  10|   0|   10|          0|
    |real_op_addr_reg_313_pp0_iter1_reg   |  10|   0|   10|          0|
    |real_sample_load_reg_341             |  32|   0|   32|          0|
    |reg_167                              |  32|   0|   32|          0|
    |sin_coefficients_table_load_reg_351  |  32|   0|   32|          0|
    |ifzero_reg_337                       |  64|  32|    1|          0|
    |imag_op_addr_reg_308                 |  64|  32|   10|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 485|  64|  368|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_2|  return value|
|bitcast_ln22          |   in|   32|     ap_none|                  bitcast_ln22|        scalar|
|bitcast_ln21          |   in|   32|     ap_none|                  bitcast_ln21|        scalar|
|imag_op_address0      |  out|   10|   ap_memory|                       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|                       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|                       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|                       imag_op|         array|
|zext_ln17             |   in|   10|     ap_none|                     zext_ln17|        scalar|
|real_op_address0      |  out|   10|   ap_memory|                       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|                       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|                       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|                       real_op|         array|
|trunc_ln              |   in|   10|     ap_none|                      trunc_ln|        scalar|
|real_sample_address0  |  out|   10|   ap_memory|                   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|                   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|                   real_sample|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

