
---------- Begin Simulation Statistics ----------
final_tick                               124012367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155193                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423616                       # Number of bytes of host memory used
host_op_rate                                   301784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.85                       # Real time elapsed on the host
host_tick_rate                              962485844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19995964                       # Number of instructions simulated
sim_ops                                      38883591                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124012                       # Number of seconds simulated
sim_ticks                                124012367000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               67                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     67                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    9995964                       # Number of instructions committed
system.cpu0.committedOps                     19437755                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.812488                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6687261                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1502817                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2036                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10499242                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40523                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      215044167                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040302                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4147755                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu0.numCycles                       248024734                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8731165     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10363213     53.31%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19437755                       # Class of committed instruction
system.cpu0.tickCycles                       32980567                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               67                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     67                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.802473                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6690129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1503394                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2009                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40540                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      215031108                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040319                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4149527                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          184                       # TLB misses on write requests
system.cpu1.numCycles                       248024734                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19445836                       # Class of committed instruction
system.cpu1.tickCycles                       32993626                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2600811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5202680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2652812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          339                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5305689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            339                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2591859                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8952                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2592670                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2592670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9199                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7804549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7804549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7804549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332398592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332398592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332398592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2601869                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601869    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2601869                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16727989500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13552874750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4138830                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4138830                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4138830                       # number of overall hits
system.cpu0.icache.overall_hits::total        4138830                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8882                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8882                       # number of overall misses
system.cpu0.icache.overall_misses::total         8882                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    257736500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    257736500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    257736500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    257736500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4147712                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4147712                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4147712                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4147712                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002141                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002141                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002141                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002141                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29017.845080                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29017.845080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29017.845080                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29017.845080                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8866                       # number of writebacks
system.cpu0.icache.writebacks::total             8866                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8882                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8882                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    248854500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    248854500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    248854500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    248854500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28017.845080                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28017.845080                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28017.845080                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28017.845080                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4138830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4138830                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    257736500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    257736500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4147712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4147712                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002141                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002141                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29017.845080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29017.845080                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    248854500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    248854500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002141                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28017.845080                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28017.845080                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4147712                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           466.979509                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33190578                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33190578                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9360565                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9360565                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9360565                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9360565                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2616129                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2616129                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2616129                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2616129                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224320681500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224320681500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224320681500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224320681500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11976694                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11976694                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11976694                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11976694                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218435                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218435                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218435                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218435                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85745.267722                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85745.267722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85745.267722                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85745.267722                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1302767                       # number of writebacks
system.cpu0.dcache.writebacks::total          1302767                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1298867                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1298867                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1298867                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1298867                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317262                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317262                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317262                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110877229000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110877229000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110877229000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110877229000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109985                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109985                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109985                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84172.494917                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84172.494917                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84172.494917                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84172.494917                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317245                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1483874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1483874                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    452553500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    452553500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27579.590469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27579.590469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    421458500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    421458500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 26169.419435                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26169.419435                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7876691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7876691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2599720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2599720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 223868128000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 223868128000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10476411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10476411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248150                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86112.399797                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86112.399797                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1298563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1298563                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301157                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301157                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110455770500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110455770500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84890.424830                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84890.424830                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10677826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317261                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106082                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97130813                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97130813                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4140590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4140590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4140590                       # number of overall hits
system.cpu1.icache.overall_hits::total        4140590                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8894                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8894                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8894                       # number of overall misses
system.cpu1.icache.overall_misses::total         8894                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    228157500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    228157500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    228157500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    228157500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4149484                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4149484                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4149484                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4149484                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25652.968293                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25652.968293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25652.968293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25652.968293                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8878                       # number of writebacks
system.cpu1.icache.writebacks::total             8878                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8894                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8894                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    219263500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    219263500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    219263500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    219263500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24652.968293                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24652.968293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24652.968293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24652.968293                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8878                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4140590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4140590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    228157500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    228157500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4149484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4149484                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25652.968293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25652.968293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    219263500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    219263500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24652.968293                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24652.968293                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4149484                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.548685                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33204766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33204766                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9364701                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9364701                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9364701                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9364701                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2617183                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2617183                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2617183                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2617183                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 224375492000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 224375492000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 224375492000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 224375492000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11981884                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11981884                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11981884                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11981884                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85731.678679                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85731.678679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85731.678679                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85731.678679                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1304136                       # number of writebacks
system.cpu1.dcache.writebacks::total          1304136                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1299344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1299344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1299344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1299344                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317839                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317839                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317839                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317839                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110887750500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110887750500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110887750500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110887750500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84143.624904                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84143.624904                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84143.624904                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84143.624904                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317823                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1484448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1484448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16411                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    413651500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    413651500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25205.746146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25205.746146                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    384830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    384830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23893.611077                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23893.611077                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7880253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7880253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2600772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2600772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 223961840500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 223961840500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86113.600308                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86113.600308                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1299039                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1299039                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110502920000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110502920000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84889.082477                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84889.082477                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10682540                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317839                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106104                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97172911                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97172911                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7360                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18637                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6946                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18064                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7360                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18637                       # number of overall hits
system.l2.overall_hits::total                   51007                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299202                       # number of demand (read+write) misses
system.l2.demand_misses::total                2601870                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1936                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299198                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1534                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299202                       # number of overall misses
system.l2.overall_misses::total               2601870                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    157848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108639430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    124339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108644832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217566449000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    157848000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108639430000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    124339000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108644832000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217566449000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2652877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2652877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.217969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.986287                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.985858                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.217969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.986287                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.985858                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81533.057851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83620.379650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81055.410691                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83624.280135                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83619.261915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81533.057851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83620.379650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81055.410691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83624.280135                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83619.261915                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2591859                       # number of writebacks
system.l2.writebacks::total                   2591859                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2601870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2601870                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    138488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95647460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    108999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95652812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191547759000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    138488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95647460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    108999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95652812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191547759000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.217969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.986287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.985858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.217969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.986287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.985858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71533.057851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73620.387347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71055.410691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73624.280135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73619.265759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71533.057851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73620.387347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71055.410691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73624.280135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73619.265759                       # average overall mshr miss latency
system.l2.replacements                        2601066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606903                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17744                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17744                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17744                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17744                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            84                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5078                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10219                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2592671                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108379351000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108426860500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  216806211500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2602890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83620.945174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83624.502156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83622.724017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2592671                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95418571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95460940500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 190879511500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73620.952889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73624.502156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73622.727874                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    157848000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    124339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    282187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.217969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81533.057851                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81055.410691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81321.902017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3470                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    138488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    108999000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    247487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.217969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.195207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71533.057851                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71055.410691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71321.902017                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    260079000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    217971500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    478050500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.193667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.162051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.177858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83385.379929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83513.984674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83443.969279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    228889000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    191871500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    420760500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.193667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.162051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73385.379929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73513.984674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73443.969279                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.773757                       # Cycle average of tags in use
system.l2.tags.total_refs                     5305604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2602090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.038978                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.366012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.285169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      254.684180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.579214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      765.859183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.747909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45047602                       # Number of tag accesses
system.l2.tags.data_accesses                 45047602                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        123904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83148608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         98176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83148928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166519616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       123904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        98176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165878976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165878976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2591859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2591859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           999126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        670486420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           791663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        670489001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1342766210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       999126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       791663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1790789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1337600273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1337600273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1337600273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          999126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       670486420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          791663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       670489001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2680366483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2591848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000299474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161579                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161579                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7378376                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2434045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2591859                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2591859                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            162922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            162113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            162014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           161761                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35233421750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13008820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84016496750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13542.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32292.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2406278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2414086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2591859                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1345441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1255616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 165377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 166629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 207760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 165670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 168954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 189960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       373214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    890.610620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.447047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.455056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9254      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13398      3.59%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14446      3.87%      9.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10923      2.93%     12.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12123      3.25%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9159      2.45%     18.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9537      2.56%     21.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9112      2.44%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       285262     76.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       373214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.102031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.056359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.614294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         161523     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           36      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161579                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.407236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159941     98.99%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              113      0.07%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.03%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1179      0.73%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              293      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161579                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166512896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165876224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166519616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165878976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1342.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1337.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1342.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1337.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124012350000                       # Total gap between requests
system.mem_ctrls.avgGap                      23877.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       123904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83143104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        98176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83147712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165876224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 999126.159732117667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 670442037.446152448654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 791662.979870386655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 670479195.030605316162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1337578082.031125068665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299202                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2591859                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     59080250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41942333500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     46108000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41968975000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3137656179500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30516.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32283.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30057.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32303.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1210581.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1333166520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            708594810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9286362540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6764060340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9789371280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44881547490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9825761760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82588864740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        665.972812                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24834858500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4141020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95036488500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1331595720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            707752320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9290232420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6765219180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9789371280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44778673320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9912392640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82575236880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.862921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25060065500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4141020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  94811281500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5198762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17744                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2602890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2602889                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17776                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3951768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3953501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7958565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167681792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167806400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337761472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2601066                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165878976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5253943                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008032                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5253604     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    339      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5253943                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5277491500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1976802411                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13352974                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1975932917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13341463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124012367000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
