{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573826986634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573826986634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:09:46 2019 " "Processing started: Fri Nov 15 15:09:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573826986634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573826986634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573826986634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573826987072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-rtl " "Found design unit 1: Timer-rtl" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerTb-sim " "Found design unit 1: TimerTb-sim" {  } { { "Timer_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerTb " "Found entity 1: TimerTb" {  } { { "Timer_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573826987540 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573826987587 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[0\] " "Inserted always-enabled tri-state buffer between \"Seconds\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[1\] " "Inserted always-enabled tri-state buffer between \"Seconds\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[2\] " "Inserted always-enabled tri-state buffer between \"Seconds\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[3\] " "Inserted always-enabled tri-state buffer between \"Seconds\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[4\] " "Inserted always-enabled tri-state buffer between \"Seconds\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[5\] " "Inserted always-enabled tri-state buffer between \"Seconds\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[6\] " "Inserted always-enabled tri-state buffer between \"Seconds\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[7\] " "Inserted always-enabled tri-state buffer between \"Seconds\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[8\] " "Inserted always-enabled tri-state buffer between \"Seconds\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[9\] " "Inserted always-enabled tri-state buffer between \"Seconds\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[10\] " "Inserted always-enabled tri-state buffer between \"Seconds\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[11\] " "Inserted always-enabled tri-state buffer between \"Seconds\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[12\] " "Inserted always-enabled tri-state buffer between \"Seconds\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[13\] " "Inserted always-enabled tri-state buffer between \"Seconds\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[14\] " "Inserted always-enabled tri-state buffer between \"Seconds\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[15\] " "Inserted always-enabled tri-state buffer between \"Seconds\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[16\] " "Inserted always-enabled tri-state buffer between \"Seconds\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[17\] " "Inserted always-enabled tri-state buffer between \"Seconds\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[18\] " "Inserted always-enabled tri-state buffer between \"Seconds\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[19\] " "Inserted always-enabled tri-state buffer between \"Seconds\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[20\] " "Inserted always-enabled tri-state buffer between \"Seconds\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[21\] " "Inserted always-enabled tri-state buffer between \"Seconds\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[22\] " "Inserted always-enabled tri-state buffer between \"Seconds\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[23\] " "Inserted always-enabled tri-state buffer between \"Seconds\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[24\] " "Inserted always-enabled tri-state buffer between \"Seconds\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[25\] " "Inserted always-enabled tri-state buffer between \"Seconds\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[26\] " "Inserted always-enabled tri-state buffer between \"Seconds\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[27\] " "Inserted always-enabled tri-state buffer between \"Seconds\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[28\] " "Inserted always-enabled tri-state buffer between \"Seconds\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[29\] " "Inserted always-enabled tri-state buffer between \"Seconds\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[30\] " "Inserted always-enabled tri-state buffer between \"Seconds\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[31\] " "Inserted always-enabled tri-state buffer between \"Seconds\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[0\] " "Inserted always-enabled tri-state buffer between \"Minutes\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[1\] " "Inserted always-enabled tri-state buffer between \"Minutes\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[2\] " "Inserted always-enabled tri-state buffer between \"Minutes\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[3\] " "Inserted always-enabled tri-state buffer between \"Minutes\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[4\] " "Inserted always-enabled tri-state buffer between \"Minutes\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[5\] " "Inserted always-enabled tri-state buffer between \"Minutes\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[6\] " "Inserted always-enabled tri-state buffer between \"Minutes\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[7\] " "Inserted always-enabled tri-state buffer between \"Minutes\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[8\] " "Inserted always-enabled tri-state buffer between \"Minutes\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[9\] " "Inserted always-enabled tri-state buffer between \"Minutes\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[10\] " "Inserted always-enabled tri-state buffer between \"Minutes\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[11\] " "Inserted always-enabled tri-state buffer between \"Minutes\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[12\] " "Inserted always-enabled tri-state buffer between \"Minutes\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[13\] " "Inserted always-enabled tri-state buffer between \"Minutes\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[14\] " "Inserted always-enabled tri-state buffer between \"Minutes\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[15\] " "Inserted always-enabled tri-state buffer between \"Minutes\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[16\] " "Inserted always-enabled tri-state buffer between \"Minutes\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[17\] " "Inserted always-enabled tri-state buffer between \"Minutes\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[18\] " "Inserted always-enabled tri-state buffer between \"Minutes\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[19\] " "Inserted always-enabled tri-state buffer between \"Minutes\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[20\] " "Inserted always-enabled tri-state buffer between \"Minutes\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[21\] " "Inserted always-enabled tri-state buffer between \"Minutes\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[22\] " "Inserted always-enabled tri-state buffer between \"Minutes\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[23\] " "Inserted always-enabled tri-state buffer between \"Minutes\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[24\] " "Inserted always-enabled tri-state buffer between \"Minutes\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[25\] " "Inserted always-enabled tri-state buffer between \"Minutes\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[26\] " "Inserted always-enabled tri-state buffer between \"Minutes\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[27\] " "Inserted always-enabled tri-state buffer between \"Minutes\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[28\] " "Inserted always-enabled tri-state buffer between \"Minutes\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[29\] " "Inserted always-enabled tri-state buffer between \"Minutes\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[30\] " "Inserted always-enabled tri-state buffer between \"Minutes\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[31\] " "Inserted always-enabled tri-state buffer between \"Minutes\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[0\] " "Inserted always-enabled tri-state buffer between \"Hours\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[1\] " "Inserted always-enabled tri-state buffer between \"Hours\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[2\] " "Inserted always-enabled tri-state buffer between \"Hours\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[3\] " "Inserted always-enabled tri-state buffer between \"Hours\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[4\] " "Inserted always-enabled tri-state buffer between \"Hours\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[5\] " "Inserted always-enabled tri-state buffer between \"Hours\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[6\] " "Inserted always-enabled tri-state buffer between \"Hours\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[7\] " "Inserted always-enabled tri-state buffer between \"Hours\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[8\] " "Inserted always-enabled tri-state buffer between \"Hours\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[9\] " "Inserted always-enabled tri-state buffer between \"Hours\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[10\] " "Inserted always-enabled tri-state buffer between \"Hours\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[11\] " "Inserted always-enabled tri-state buffer between \"Hours\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[12\] " "Inserted always-enabled tri-state buffer between \"Hours\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[13\] " "Inserted always-enabled tri-state buffer between \"Hours\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[14\] " "Inserted always-enabled tri-state buffer between \"Hours\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[15\] " "Inserted always-enabled tri-state buffer between \"Hours\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[16\] " "Inserted always-enabled tri-state buffer between \"Hours\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[17\] " "Inserted always-enabled tri-state buffer between \"Hours\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[18\] " "Inserted always-enabled tri-state buffer between \"Hours\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[19\] " "Inserted always-enabled tri-state buffer between \"Hours\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[20\] " "Inserted always-enabled tri-state buffer between \"Hours\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[21\] " "Inserted always-enabled tri-state buffer between \"Hours\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[22\] " "Inserted always-enabled tri-state buffer between \"Hours\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[23\] " "Inserted always-enabled tri-state buffer between \"Hours\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[24\] " "Inserted always-enabled tri-state buffer between \"Hours\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[25\] " "Inserted always-enabled tri-state buffer between \"Hours\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[26\] " "Inserted always-enabled tri-state buffer between \"Hours\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[27\] " "Inserted always-enabled tri-state buffer between \"Hours\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[28\] " "Inserted always-enabled tri-state buffer between \"Hours\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[29\] " "Inserted always-enabled tri-state buffer between \"Hours\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[30\] " "Inserted always-enabled tri-state buffer between \"Hours\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[31\] " "Inserted always-enabled tri-state buffer between \"Hours\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573826988415 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1573826988415 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573826988431 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1573826988431 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[0\]~synth " "Node \"Seconds\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[1\]~synth " "Node \"Seconds\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[2\]~synth " "Node \"Seconds\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[3\]~synth " "Node \"Seconds\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[4\]~synth " "Node \"Seconds\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[5\]~synth " "Node \"Seconds\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[6\]~synth " "Node \"Seconds\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[7\]~synth " "Node \"Seconds\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[8\]~synth " "Node \"Seconds\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[9\]~synth " "Node \"Seconds\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[10\]~synth " "Node \"Seconds\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[11\]~synth " "Node \"Seconds\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[12\]~synth " "Node \"Seconds\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[13\]~synth " "Node \"Seconds\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[14\]~synth " "Node \"Seconds\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[15\]~synth " "Node \"Seconds\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[16\]~synth " "Node \"Seconds\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[17\]~synth " "Node \"Seconds\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[18\]~synth " "Node \"Seconds\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[19\]~synth " "Node \"Seconds\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[20\]~synth " "Node \"Seconds\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[21\]~synth " "Node \"Seconds\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[22\]~synth " "Node \"Seconds\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[23\]~synth " "Node \"Seconds\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[24\]~synth " "Node \"Seconds\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[25\]~synth " "Node \"Seconds\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[26\]~synth " "Node \"Seconds\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[27\]~synth " "Node \"Seconds\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[28\]~synth " "Node \"Seconds\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[29\]~synth " "Node \"Seconds\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[30\]~synth " "Node \"Seconds\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[31\]~synth " "Node \"Seconds\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[0\]~synth " "Node \"Minutes\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[1\]~synth " "Node \"Minutes\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[2\]~synth " "Node \"Minutes\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[3\]~synth " "Node \"Minutes\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[4\]~synth " "Node \"Minutes\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[5\]~synth " "Node \"Minutes\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[6\]~synth " "Node \"Minutes\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[7\]~synth " "Node \"Minutes\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[8\]~synth " "Node \"Minutes\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[9\]~synth " "Node \"Minutes\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[10\]~synth " "Node \"Minutes\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[11\]~synth " "Node \"Minutes\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[12\]~synth " "Node \"Minutes\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[13\]~synth " "Node \"Minutes\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[14\]~synth " "Node \"Minutes\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[15\]~synth " "Node \"Minutes\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[16\]~synth " "Node \"Minutes\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[17\]~synth " "Node \"Minutes\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[18\]~synth " "Node \"Minutes\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[19\]~synth " "Node \"Minutes\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[20\]~synth " "Node \"Minutes\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[21\]~synth " "Node \"Minutes\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[22\]~synth " "Node \"Minutes\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[23\]~synth " "Node \"Minutes\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[24\]~synth " "Node \"Minutes\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[25\]~synth " "Node \"Minutes\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[26\]~synth " "Node \"Minutes\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[27\]~synth " "Node \"Minutes\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[28\]~synth " "Node \"Minutes\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[29\]~synth " "Node \"Minutes\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[30\]~synth " "Node \"Minutes\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[31\]~synth " "Node \"Minutes\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[0\]~synth " "Node \"Hours\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[1\]~synth " "Node \"Hours\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[2\]~synth " "Node \"Hours\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[3\]~synth " "Node \"Hours\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[4\]~synth " "Node \"Hours\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[5\]~synth " "Node \"Hours\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[6\]~synth " "Node \"Hours\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[7\]~synth " "Node \"Hours\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[8\]~synth " "Node \"Hours\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[9\]~synth " "Node \"Hours\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[10\]~synth " "Node \"Hours\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[11\]~synth " "Node \"Hours\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[12\]~synth " "Node \"Hours\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[13\]~synth " "Node \"Hours\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[14\]~synth " "Node \"Hours\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[15\]~synth " "Node \"Hours\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[16\]~synth " "Node \"Hours\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[17\]~synth " "Node \"Hours\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[18\]~synth " "Node \"Hours\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[19\]~synth " "Node \"Hours\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[20\]~synth " "Node \"Hours\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[21\]~synth " "Node \"Hours\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[22\]~synth " "Node \"Hours\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[23\]~synth " "Node \"Hours\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[24\]~synth " "Node \"Hours\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[25\]~synth " "Node \"Hours\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[26\]~synth " "Node \"Hours\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[27\]~synth " "Node \"Hours\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[28\]~synth " "Node \"Hours\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[29\]~synth " "Node \"Hours\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[30\]~synth " "Node \"Hours\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[31\]~synth " "Node \"Hours\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826988477 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1573826988477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573826988649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573826989071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573826989071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573826989180 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573826989180 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1573826989180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573826989180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573826989180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573826989227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:09:49 2019 " "Processing ended: Fri Nov 15 15:09:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573826989227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573826989227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573826989227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573826989227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573826991180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573826991180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:09:50 2019 " "Processing started: Fri Nov 15 15:09:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573826991180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573826991180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573826991180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573826991289 ""}
{ "Info" "0" "" "Project  = Timer" {  } {  } 0 0 "Project  = Timer" 0 0 "Fitter" 0 0 1573826991289 ""}
{ "Info" "0" "" "Revision = Timer" {  } {  } 0 0 "Revision = Timer" 0 0 "Fitter" 0 0 1573826991289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573826991399 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer EP4CE75F29I7 " "Selected device EP4CE75F29I7 for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573826991414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573826991524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573826991524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573826991695 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573826991711 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573826992211 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573826992211 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 767 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573826992227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 769 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573826992227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 771 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573826992227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 773 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573826992227 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 775 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573826992227 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573826992227 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573826992227 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[0\] " "Pin Seconds\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[1\] " "Pin Seconds\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[2\] " "Pin Seconds\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[3\] " "Pin Seconds\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[4\] " "Pin Seconds\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[5\] " "Pin Seconds\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[6\] " "Pin Seconds\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[7\] " "Pin Seconds\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[8\] " "Pin Seconds\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[9\] " "Pin Seconds\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[10\] " "Pin Seconds\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[11\] " "Pin Seconds\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[12\] " "Pin Seconds\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[13\] " "Pin Seconds\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[14\] " "Pin Seconds\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[15\] " "Pin Seconds\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[16\] " "Pin Seconds\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[17\] " "Pin Seconds\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[18\] " "Pin Seconds\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[19\] " "Pin Seconds\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[20\] " "Pin Seconds\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[21\] " "Pin Seconds\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[22\] " "Pin Seconds\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[23\] " "Pin Seconds\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[24\] " "Pin Seconds\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[25\] " "Pin Seconds\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[26\] " "Pin Seconds\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[27\] " "Pin Seconds\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[28\] " "Pin Seconds\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[29\] " "Pin Seconds\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[30\] " "Pin Seconds\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Seconds\[31\] " "Pin Seconds\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[0\] " "Pin Minutes\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[1\] " "Pin Minutes\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[2\] " "Pin Minutes\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[3\] " "Pin Minutes\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[4\] " "Pin Minutes\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[5\] " "Pin Minutes\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[6\] " "Pin Minutes\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[7\] " "Pin Minutes\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[8\] " "Pin Minutes\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[9\] " "Pin Minutes\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[10\] " "Pin Minutes\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[11\] " "Pin Minutes\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[12\] " "Pin Minutes\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[13\] " "Pin Minutes\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[14\] " "Pin Minutes\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[15\] " "Pin Minutes\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[16\] " "Pin Minutes\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[17\] " "Pin Minutes\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[18\] " "Pin Minutes\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[19\] " "Pin Minutes\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[20\] " "Pin Minutes\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[21\] " "Pin Minutes\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[22\] " "Pin Minutes\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[23\] " "Pin Minutes\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[24\] " "Pin Minutes\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[25\] " "Pin Minutes\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[26\] " "Pin Minutes\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[27\] " "Pin Minutes\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[28\] " "Pin Minutes\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[29\] " "Pin Minutes\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[30\] " "Pin Minutes\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Minutes\[31\] " "Pin Minutes\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[0\] " "Pin Hours\[0\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[1\] " "Pin Hours\[1\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[2\] " "Pin Hours\[2\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[3\] " "Pin Hours\[3\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[4\] " "Pin Hours\[4\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[5\] " "Pin Hours\[5\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[6\] " "Pin Hours\[6\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[7\] " "Pin Hours\[7\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[8\] " "Pin Hours\[8\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[9\] " "Pin Hours\[9\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[10\] " "Pin Hours\[10\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[11\] " "Pin Hours\[11\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[12\] " "Pin Hours\[12\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[13\] " "Pin Hours\[13\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[14\] " "Pin Hours\[14\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[15\] " "Pin Hours\[15\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[16\] " "Pin Hours\[16\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[17\] " "Pin Hours\[17\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[18\] " "Pin Hours\[18\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[19\] " "Pin Hours\[19\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[20\] " "Pin Hours\[20\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[21\] " "Pin Hours\[21\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[22\] " "Pin Hours\[22\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[23\] " "Pin Hours\[23\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[24\] " "Pin Hours\[24\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[25\] " "Pin Hours\[25\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[26\] " "Pin Hours\[26\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[27\] " "Pin Hours\[27\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[28\] " "Pin Hours\[28\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[29\] " "Pin Hours\[29\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[30\] " "Pin Hours\[30\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hours\[31\] " "Pin Hours\[31\] not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 9 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nRst " "Pin nRst not assigned to an exact location on the device" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { nRst } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 10 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nRst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573826993851 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573826993851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573826994351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573826994351 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573826994351 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1573826994351 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573826994351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573826994382 ""}  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 9 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 761 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573826994382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573826994898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573826994898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573826994898 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 1 0 96 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 96 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573826994913 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573826994913 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573826994913 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 49 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 59 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 52 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 47 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 59 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 57 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573826994913 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573826994913 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573826994913 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573826995038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573827000940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827001143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573827001159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573827009688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827009688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573827010266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X59_Y50 X70_Y62 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62" {  } { { "loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X59_Y50 to location X70_Y62"} 59 50 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573827012469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573827012469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827013875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573827013875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573827013875 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573827013890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573827014000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573827014437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573827014499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573827015109 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573827015640 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[0\] a permanently enabled " "Pin Seconds\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[1\] a permanently enabled " "Pin Seconds\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[2\] a permanently enabled " "Pin Seconds\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[3\] a permanently enabled " "Pin Seconds\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[4\] a permanently enabled " "Pin Seconds\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[5\] a permanently enabled " "Pin Seconds\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[6\] a permanently enabled " "Pin Seconds\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[7\] a permanently enabled " "Pin Seconds\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[8\] a permanently enabled " "Pin Seconds\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[9\] a permanently enabled " "Pin Seconds\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[10\] a permanently enabled " "Pin Seconds\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[11\] a permanently enabled " "Pin Seconds\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[12\] a permanently enabled " "Pin Seconds\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[13\] a permanently enabled " "Pin Seconds\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[14\] a permanently enabled " "Pin Seconds\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[15\] a permanently enabled " "Pin Seconds\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[16\] a permanently enabled " "Pin Seconds\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[17\] a permanently enabled " "Pin Seconds\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[18\] a permanently enabled " "Pin Seconds\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[19\] a permanently enabled " "Pin Seconds\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[20\] a permanently enabled " "Pin Seconds\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[21\] a permanently enabled " "Pin Seconds\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[22\] a permanently enabled " "Pin Seconds\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[23\] a permanently enabled " "Pin Seconds\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[24\] a permanently enabled " "Pin Seconds\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[25\] a permanently enabled " "Pin Seconds\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[26\] a permanently enabled " "Pin Seconds\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[27\] a permanently enabled " "Pin Seconds\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[28\] a permanently enabled " "Pin Seconds\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[29\] a permanently enabled " "Pin Seconds\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[30\] a permanently enabled " "Pin Seconds\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Seconds\[31\] a permanently enabled " "Pin Seconds\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Seconds[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Seconds[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[0\] a permanently enabled " "Pin Minutes\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[1\] a permanently enabled " "Pin Minutes\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[2\] a permanently enabled " "Pin Minutes\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[3\] a permanently enabled " "Pin Minutes\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[4\] a permanently enabled " "Pin Minutes\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[5\] a permanently enabled " "Pin Minutes\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[6\] a permanently enabled " "Pin Minutes\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[7\] a permanently enabled " "Pin Minutes\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[8\] a permanently enabled " "Pin Minutes\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[9\] a permanently enabled " "Pin Minutes\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[10\] a permanently enabled " "Pin Minutes\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[11\] a permanently enabled " "Pin Minutes\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[12\] a permanently enabled " "Pin Minutes\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[13\] a permanently enabled " "Pin Minutes\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[14\] a permanently enabled " "Pin Minutes\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[15\] a permanently enabled " "Pin Minutes\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[16\] a permanently enabled " "Pin Minutes\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[17\] a permanently enabled " "Pin Minutes\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[18\] a permanently enabled " "Pin Minutes\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[19\] a permanently enabled " "Pin Minutes\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[20\] a permanently enabled " "Pin Minutes\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[21\] a permanently enabled " "Pin Minutes\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[22\] a permanently enabled " "Pin Minutes\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[23\] a permanently enabled " "Pin Minutes\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[24\] a permanently enabled " "Pin Minutes\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[25\] a permanently enabled " "Pin Minutes\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[26\] a permanently enabled " "Pin Minutes\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[27\] a permanently enabled " "Pin Minutes\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[28\] a permanently enabled " "Pin Minutes\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[29\] a permanently enabled " "Pin Minutes\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[30\] a permanently enabled " "Pin Minutes\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Minutes\[31\] a permanently enabled " "Pin Minutes\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Minutes[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Minutes[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[0\] a permanently enabled " "Pin Hours\[0\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[0] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[1\] a permanently enabled " "Pin Hours\[1\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[1] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[2\] a permanently enabled " "Pin Hours\[2\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[2] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[3\] a permanently enabled " "Pin Hours\[3\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[3] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[4\] a permanently enabled " "Pin Hours\[4\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[4] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[5\] a permanently enabled " "Pin Hours\[5\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[5] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[6\] a permanently enabled " "Pin Hours\[6\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[6] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[7\] a permanently enabled " "Pin Hours\[7\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[7] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[8\] a permanently enabled " "Pin Hours\[8\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[8] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[9\] a permanently enabled " "Pin Hours\[9\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[9] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[10\] a permanently enabled " "Pin Hours\[10\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[10] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[11\] a permanently enabled " "Pin Hours\[11\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[11] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[12\] a permanently enabled " "Pin Hours\[12\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[12] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[13\] a permanently enabled " "Pin Hours\[13\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[13] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[14\] a permanently enabled " "Pin Hours\[14\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[14] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[15\] a permanently enabled " "Pin Hours\[15\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[15] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[16\] a permanently enabled " "Pin Hours\[16\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[16] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[17\] a permanently enabled " "Pin Hours\[17\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[17] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[18\] a permanently enabled " "Pin Hours\[18\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[18] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[19\] a permanently enabled " "Pin Hours\[19\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[19] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[20\] a permanently enabled " "Pin Hours\[20\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[20] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[21\] a permanently enabled " "Pin Hours\[21\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[21] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[22\] a permanently enabled " "Pin Hours\[22\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[22] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[23\] a permanently enabled " "Pin Hours\[23\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[23] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[24\] a permanently enabled " "Pin Hours\[24\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[24] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[25\] a permanently enabled " "Pin Hours\[25\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[25] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[26\] a permanently enabled " "Pin Hours\[26\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[26] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[27\] a permanently enabled " "Pin Hours\[27\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[27] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[28\] a permanently enabled " "Pin Hours\[28\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[28] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[29\] a permanently enabled " "Pin Hours\[29\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[29] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[30\] a permanently enabled " "Pin Hours\[30\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[30] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Hours\[31\] a permanently enabled " "Pin Hours\[31\] has a permanently enabled output enable" {  } { { "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/temp/altera/13.1/quartus/bin64/pin_planner.ppl" { Hours[31] } } } { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 0 0 } } { "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/temp/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hours[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1573827017015 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1573827017015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/output_files/Timer.fit.smsg " "Generated suppressed messages file C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573827017186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5106 " "Peak virtual memory: 5106 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827017718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:10:17 2019 " "Processing ended: Fri Nov 15 15:10:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827017718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827017718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827017718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573827017718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573827019655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573827019655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:10:19 2019 " "Processing started: Fri Nov 15 15:10:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573827019655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573827019655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573827019655 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573827022701 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573827022810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827023888 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:10:23 2019 " "Processing ended: Fri Nov 15 15:10:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827023888 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827023888 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827023888 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573827023888 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573827024591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573827025825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573827025825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:10:25 2019 " "Processing started: Fri Nov 15 15:10:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573827025825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573827025825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Timer -c Timer " "Command: quartus_sta Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573827025825 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573827025966 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573827026137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573827026247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573827026247 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573827026715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573827026715 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573827026715 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573827026715 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1573827027075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027075 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573827027075 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1573827027090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573827027122 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573827027122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.796 " "Worst-case setup slack is -5.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.796            -569.423 Clk  " "   -5.796            -569.423 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827027122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.567 " "Worst-case hold slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 Clk  " "    0.567               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827027137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827027137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 Clk  " "   -3.000            -167.480 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827027137 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573827027231 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1573827027262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1573827027965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573827028090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573827028090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.718 " "Worst-case setup slack is -4.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.718            -473.213 Clk  " "   -4.718            -473.213 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.479 " "Worst-case hold slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 Clk  " "    0.479               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827028106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827028106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.480 Clk  " "   -3.000            -167.480 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028121 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573827028215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573827028512 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573827028512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.194 " "Worst-case setup slack is -2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194            -199.913 Clk  " "   -2.194            -199.913 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Clk  " "    0.242               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827028543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573827028543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -138.081 Clk  " "   -3.000            -138.081 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573827028559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573827028559 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573827029199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573827029199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827029324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:10:29 2019 " "Processing ended: Fri Nov 15 15:10:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827029324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827029324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827029324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573827029324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573827031136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573827031136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:10:31 2019 " "Processing started: Fri Nov 15 15:10:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573827031136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573827031136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573827031136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_7_1200mv_100c_slow.vho C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_7_1200mv_100c_slow.vho in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827031730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_7_1200mv_-40c_slow.vho C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_7_1200mv_-40c_slow.vho in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827031792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_-40c_fast.vho C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_-40c_fast.vho in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827031855 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer.vho C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer.vho in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827031933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_7_1200mv_100c_vhd_slow.sdo C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_7_1200mv_100c_vhd_slow.sdo in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827031980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_7_1200mv_-40c_vhd_slow.sdo C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827032042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_min_1200mv_-40c_vhd_fast.sdo C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827032105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Timer_vhd.sdo C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/ simulation " "Generated file Timer_vhd.sdo in folder \"C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573827032152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827032230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:10:32 2019 " "Processing ended: Fri Nov 15 15:10:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827032230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827032230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827032230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573827032230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573827032948 ""}
