

================================================================
== Vitis HLS Report for 'dpu_pack'
================================================================
* Date:           Thu Dec 29 14:58:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2743|     2743|  27.430 us|  27.430 us|  2743|  2743|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79   |dpu_pack_Pipeline_VITIS_LOOP_75_1   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87  |dpu_pack_Pipeline_VITIS_LOOP_433_2  |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_431_1  |     2742|     2742|       457|          -|          -|     6|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     8254|    27880|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|    24587|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    32841|    27986|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87  |dpu_pack_Pipeline_VITIS_LOOP_433_2  |        0|   0|    50|   9014|    0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79   |dpu_pack_Pipeline_VITIS_LOOP_75_1   |        0|   0|  8204|  18866|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                         |                                    |        0|   0|  8254|  27880|    0|
    +----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |addr_fu_130_p2        |         +|   0|  0|  14|           7|           6|
    |j_15_fu_120_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln431_fu_114_p2  |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          13|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  37|          7|    1|          7|
    |j_10_fu_54    |   9|          2|    3|          6|
    |ptr_o         |  14|          3|   32|         96|
    |ptr_o_ap_vld  |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         |  74|         15|   37|        112|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+------+----+------+-----------+
    |                            Name                           |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                  |     6|   0|     6|          0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79_ap_start_reg   |     1|   0|     1|          0|
    |j_10_fu_54                                                 |     3|   0|     3|          0|
    |this_0_load_reg_187                                        |  8192|   0|  8192|          0|
    |this_5_0_fu_58                                             |  8192|   0|  8192|          0|
    |this_5_0_load_reg_182                                      |  8192|   0|  8192|          0|
    +-----------------------------------------------------------+------+----+------+-----------+
    |Total                                                      | 24587|   0| 24587|          0|
    +-----------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------+-----+------+------------+--------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|      dpu_pack|  return value|
|ap_return        |  out|  8192|  ap_ctrl_hs|      dpu_pack|  return value|
|this_0_address0  |  out|     8|   ap_memory|        this_0|         array|
|this_0_ce0       |  out|     1|   ap_memory|        this_0|         array|
|this_0_q0        |   in|  8192|   ap_memory|        this_0|         array|
|pk_address0      |  out|    11|   ap_memory|            pk|         array|
|pk_ce0           |  out|     1|   ap_memory|            pk|         array|
|pk_we0           |  out|     1|   ap_memory|            pk|         array|
|pk_d0            |  out|     8|   ap_memory|            pk|         array|
|pk_address1      |  out|    11|   ap_memory|            pk|         array|
|pk_ce1           |  out|     1|   ap_memory|            pk|         array|
|pk_we1           |  out|     1|   ap_memory|            pk|         array|
|pk_d1            |  out|     8|   ap_memory|            pk|         array|
|ptr_i            |   in|    32|     ap_ovld|           ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|           ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|           ptr|       pointer|
+-----------------+-----+------+------------+--------------+--------------+

