 ```verilog
reg q;
always @(posedge clk) begin
    if (a & ~b)
        q <= ~q;
end
assign state = a ^ b ^ q;
assign out = q;
endmodule
```