Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Dec 01 17:58:23 2015
| Host             : hpm-PC running 64-bit Service Pack 1  (build 7601)
=======
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Dec  1 17:17:51 2015
| Host             : mylaptop running 64-bit unknown
>>>>>>> 88ba2281261e3552fdbb3f595e54d2468537ee62
| Command          : report_power -file project_power_routed.rpt -pb project_power_summary_routed.pb
| Design           : project
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.198 |
| Dynamic (W)              | 0.125 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |      941 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      390 |     20800 |            1.88 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   CARRY4                 |    <0.001 |       38 |      8150 |            0.47 |
|   Register               |    <0.001 |      294 |     41600 |            0.71 |
|   LUT as Shift Register  |    <0.001 |        2 |      9600 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |        1 |     32600 |           <0.01 |
|   Others                 |     0.000 |       52 |       --- |             --- |
| Signals                  |     0.001 |      757 |       --- |             --- |
| Block RAM                |     0.008 |        9 |        50 |           18.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |     0.008 |       65 |       106 |           61.32 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.198 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.011 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+--------------------------+-----------------+
| Clock          | Domain                   | Constraint (ns) |
+----------------+--------------------------+-----------------+
| clk_out        | vga_example_inst/clk_out |            25.0 |
| clkfb          | vga_example_inst/clkfb   |            10.0 |
| external_clock | clk                      |            10.0 |
+----------------+--------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------+-----------+
| Name                                                    | Power (W) |
+---------------------------------------------------------+-----------+
| project                                                 |     0.125 |
|   kcpsm6_inst                                           |     0.002 |
|     active_interrupt_lut                                |    <0.001 |
|     address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|     address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|     address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|     alu_decode0_lut                                     |    <0.001 |
|     alu_decode1_lut                                     |    <0.001 |
|     alu_decode2_lut                                     |    <0.001 |
|     carry_flag_lut                                      |    <0.001 |
|     data_path_loop[0].arith_logical_lut                 |    <0.001 |
|     data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[0].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|     data_path_loop[1].arith_logical_lut                 |    <0.001 |
|     data_path_loop[2].arith_logical_lut                 |    <0.001 |
|     data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[3].arith_logical_lut                 |    <0.001 |
|     data_path_loop[4].arith_logical_lut                 |    <0.001 |
|     data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[4].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|     data_path_loop[5].arith_logical_lut                 |    <0.001 |
|     data_path_loop[6].arith_logical_lut                 |    <0.001 |
|     data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|     data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|     data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|     data_path_loop[7].arith_logical_lut                 |    <0.001 |
|     int_enable_type_lut                                 |    <0.001 |
|     lower_parity_lut                                    |    <0.001 |
|     lower_reg_banks                                     |    <0.001 |
|     lower_zero_lut                                      |    <0.001 |
|     middle_zero_lut                                     |    <0.001 |
|     move_type_lut                                       |    <0.001 |
|     pc_mode1_lut                                        |    <0.001 |
|     push_pop_lut                                        |    <0.001 |
|     read_strobe_lut                                     |    <0.001 |
|     register_enable_lut                                 |    <0.001 |
|     register_enable_type_lut                            |    <0.001 |
|     reset_lut                                           |    <0.001 |
|     spm_enable_lut                                      |    <0.001 |
|     stack_loop[0].lsb_stack.stack_pointer_lut           |    <0.001 |
|     stack_loop[1].upper_stack.stack_pointer_lut         |    <0.001 |
|     stack_loop[2].upper_stack.stack_pointer_lut         |    <0.001 |
|     stack_loop[3].upper_stack.stack_pointer_lut         |    <0.001 |
|     stack_loop[4].upper_stack.stack_pointer_lut         |    <0.001 |
|     stack_ram_high                                      |    <0.001 |
|     stack_ram_low                                       |    <0.001 |
|     t_state_lut                                         |    <0.001 |
|     upper_reg_banks                                     |    <0.001 |
|     use_zero_flag_lut                                   |    <0.001 |
|   quad_seven_seg_inst                                   |    <0.001 |
|   software_inst                                         |    <0.001 |
|   vga_example_inst                                      |     0.115 |
|     my_framebuffer                                      |     0.008 |
|       U0                                                |     0.008 |
|         inst_blk_mem_gen                                |     0.008 |
|           gnativebmg.native_blk_mem_gen                 |     0.008 |
|             valid.cstr                                  |     0.008 |
|               has_mux_a.A                               |    <0.001 |
|               has_mux_b.B                               |    <0.001 |
|               ramloop[0].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[1].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[2].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[3].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[4].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[5].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[6].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|               ramloop[7].ram.r                          |    <0.001 |
|                 prim_noinit.ram                         |    <0.001 |
|     my_linedraw                                         |    <0.001 |
|     my_timing                                           |    <0.001 |
+---------------------------------------------------------+-----------+


