Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jan 13 16:45:13 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                Logical Path                                                               | Start Point Clock | End Point Clock | DSP Block | BRAM | URAM INPUT | URAM OUTPUT | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |     Start Point Pin    |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+--------------------------+
| Path #1   | 10.000      | 9.569      | 2.474(26%)  | 7.095(74%) | -0.055     | 0.274 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[13][31]/D |
| Path #2   | 10.000      | 9.466      | 2.921(31%)  | 6.545(69%) | -0.129     | 0.303 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT5-(1)-LUT6-(1)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_zero_flag_reg/D        |
| Path #3   | 10.000      | 9.460      | 2.617(28%)  | 6.843(72%) | -0.049     | 0.389 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][20]/D |
| Path #4   | 10.000      | 9.392      | 2.562(28%)  | 6.830(72%) | -0.047     | 0.459 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[2][19]/D  |
| Path #5   | 10.000      | 9.366      | 2.617(28%)  | 6.749(72%) | -0.049     | 0.492 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][20]/D |
| Path #6   | 10.000      | 9.345      | 2.474(27%)  | 6.871(73%) | -0.056     | 0.519 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[7][31]/D  |
| Path #7   | 10.000      | 9.337      | 3.041(33%)  | 6.296(67%) | -0.037     | 0.523 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][28]/D |
| Path #8   | 10.000      | 9.310      | 2.617(29%)  | 6.693(71%) | -0.049     | 0.525 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][20]/D |
| Path #9   | 10.000      | 9.315      | 3.041(33%)  | 6.274(67%) | -0.053     | 0.539 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][28]/D |
| Path #10  | 10.000      | 9.308      | 2.562(28%)  | 6.746(72%) | -0.048     | 0.542 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[1][19]/D  |
| Path #11  | 10.000      | 9.304      | 2.474(27%)  | 6.830(73%) | -0.056     | 0.544 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[10][31]/D |
| Path #12  | 10.000      | 9.302      | 2.562(28%)  | 6.740(72%) | -0.048     | 0.548 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[3][19]/D  |
| Path #13  | 10.000      | 9.296      | 2.617(29%)  | 6.679(71%) | -0.050     | 0.552 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][20]/D  |
| Path #14  | 10.000      | 9.319      | 2.627(29%)  | 6.692(71%) | -0.044     | 0.557 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][14]/D  |
| Path #15  | 10.000      | 9.318      | 3.041(33%)  | 6.277(67%) | -0.057     | 0.559 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[2][28]/D  |
| Path #16  | 10.000      | 9.268      | 3.089(34%)  | 6.179(66%) | -0.056     | 0.560 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][29]/D  |
| Path #17  | 10.000      | 9.340      | 2.562(28%)  | 6.778(72%) | -0.032     | 0.561 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][19]/D  |
| Path #18  | 10.000      | 9.311      | 2.617(29%)  | 6.694(71%) | -0.052     | 0.570 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][20]/D  |
| Path #19  | 10.000      | 9.276      | 3.041(33%)  | 6.235(67%) | -0.037     | 0.571 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[15][28]/D |
| Path #20  | 10.000      | 9.238      | 2.474(27%)  | 6.764(73%) | -0.056     | 0.589 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[8][31]/D  |
| Path #21  | 10.000      | 9.296      | 2.617(29%)  | 6.679(71%) | -0.033     | 0.591 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][20]/D  |
| Path #22  | 10.000      | 9.268      | 2.562(28%)  | 6.706(72%) | -0.032     | 0.598 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][19]/D |
| Path #23  | 10.000      | 9.281      | 2.562(28%)  | 6.719(72%) | -0.052     | 0.601 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[6][19]/D  |
| Path #24  | 10.000      | 9.246      | 2.562(28%)  | 6.684(72%) | -0.049     | 0.603 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[0][19]/D  |
| Path #25  | 10.000      | 9.276      | 3.089(34%)  | 6.187(66%) | -0.056     | 0.605 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[1][29]/D  |
| Path #26  | 10.000      | 9.253      | 2.627(29%)  | 6.626(71%) | -0.043     | 0.607 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][14]/D |
| Path #27  | 10.000      | 9.221      | 2.950(32%)  | 6.271(68%) | -0.053     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][25]/D |
| Path #28  | 10.000      | 9.221      | 2.950(32%)  | 6.271(68%) | -0.053     | 0.610 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][25]/D |
| Path #29  | 10.000      | 9.225      | 2.627(29%)  | 6.598(71%) | -0.044     | 0.615 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][14]/D |
| Path #30  | 10.000      | 9.249      | 2.474(27%)  | 6.775(73%) | -0.058     | 0.627 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[9][31]/D  |
| Path #31  | 10.000      | 9.214      | 2.474(27%)  | 6.740(73%) | -0.056     | 0.627 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[11][31]/D |
| Path #32  | 10.000      | 9.222      | 2.653(29%)  | 6.569(71%) | -0.053     | 0.631 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][23]/D |
| Path #33  | 10.000      | 9.227      | 3.041(33%)  | 6.186(67%) | -0.036     | 0.635 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[3][28]/D  |
| Path #34  | 10.000      | 9.210      | 3.089(34%)  | 6.121(66%) | -0.037     | 0.637 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[6][29]/D  |
| Path #35  | 10.000      | 9.225      | 3.089(34%)  | 6.136(66%) | -0.057     | 0.638 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[2][29]/D  |
| Path #36  | 10.000      | 9.210      | 2.562(28%)  | 6.648(72%) | -0.049     | 0.639 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][19]/D |
| Path #37  | 10.000      | 9.213      | 2.977(33%)  | 6.236(67%) | -0.038     | 0.647 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[6][30]/D  |
| Path #38  | 10.000      | 9.191      | 2.627(29%)  | 6.564(71%) | -0.044     | 0.649 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][14]/D |
| Path #39  | 10.000      | 9.200      | 2.562(28%)  | 6.638(72%) | -0.031     | 0.653 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(9)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[15][19]/D |
| Path #40  | 10.000      | 9.194      | 3.089(34%)  | 6.105(66%) | -0.036     | 0.654 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[3][29]/D  |
| Path #41  | 10.000      | 9.179      | 2.363(26%)  | 6.816(74%) | -0.045     | 0.659 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[15][14]/D |
| Path #42  | 10.000      | 9.224      | 2.562(28%)  | 6.662(72%) | -0.048     | 0.662 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][19]/D  |
| Path #43  | 10.000      | 9.179      | 3.041(34%)  | 6.138(66%) | -0.056     | 0.663 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][28]/D  |
| Path #44  | 10.000      | 9.177      | 3.041(34%)  | 6.136(66%) | -0.057     | 0.664 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][28]/D |
| Path #45  | 10.000      | 9.161      | 3.035(34%)  | 6.126(66%) | -0.057     | 0.665 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[4][31]/D  |
| Path #46  | 10.000      | 9.191      | 3.041(34%)  | 6.150(66%) | -0.037     | 0.670 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[6][28]/D  |
| Path #47  | 10.000      | 9.187      | 3.041(34%)  | 6.146(66%) | -0.056     | 0.677 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[1][28]/D  |
| Path #48  | 10.000      | 9.191      | 2.363(26%)  | 6.828(74%) | -0.028     | 0.679 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][14]/D |
| Path #49  | 10.000      | 9.188      | 3.035(34%)  | 6.153(66%) | -0.036     | 0.679 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][31]/D |
| Path #50  | 10.000      | 9.191      | 2.474(27%)  | 6.717(73%) | -0.058     | 0.685 | 0.035             | Safely Timed       | Same Clock        | 8            | 7      | FDRE/C-(169)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(7)-FDRE/D                                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 169         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C       | r_register_reg[12][31]/D |
| Path #51  | 10.000      | 9.200      | 2.617(29%)  | 6.583(71%) | -0.049     | 0.685 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][20]/D |
| Path #52  | 10.000      | 9.161      | 2.491(28%)  | 6.670(72%) | -0.051     | 0.685 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][18]/D  |
| Path #53  | 10.000      | 9.157      | 2.653(29%)  | 6.504(71%) | -0.053     | 0.687 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][23]/D  |
| Path #54  | 10.000      | 9.136      | 2.950(33%)  | 6.186(67%) | -0.052     | 0.696 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][25]/D  |
| Path #55  | 10.000      | 9.201      | 2.977(33%)  | 6.224(67%) | -0.037     | 0.698 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[4][30]/D  |
| Path #56  | 10.000      | 9.202      | 2.562(28%)  | 6.640(72%) | -0.033     | 0.699 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][19]/D  |
| Path #57  | 10.000      | 9.146      | 3.089(34%)  | 6.057(66%) | -0.036     | 0.702 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][29]/D |
| Path #58  | 10.000      | 9.144      | 3.041(34%)  | 6.103(66%) | -0.037     | 0.703 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][28]/D |
| Path #59  | 10.000      | 9.168      | 2.311(26%)  | 6.857(74%) | -0.026     | 0.703 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][11]/D |
| Path #60  | 10.000      | 9.162      | 2.311(26%)  | 6.851(74%) | -0.026     | 0.709 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                         | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][11]/D  |
| Path #61  | 10.000      | 9.155      | 2.653(29%)  | 6.502(71%) | -0.053     | 0.710 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][23]/D |
| Path #62  | 10.000      | 9.137      | 3.035(34%)  | 6.102(66%) | -0.056     | 0.710 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][31]/D  |
| Path #63  | 10.000      | 9.148      | 3.035(34%)  | 6.113(66%) | -0.037     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[6][31]/D  |
| Path #64  | 10.000      | 9.106      | 3.035(34%)  | 6.071(66%) | -0.057     | 0.721 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[0][31]/D  |
| Path #65  | 10.000      | 9.110      | 3.041(34%)  | 6.069(66%) | -0.057     | 0.731 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[0][28]/D  |
| Path #66  | 10.000      | 9.107      | 2.491(28%)  | 6.616(72%) | -0.052     | 0.734 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][18]/D  |
| Path #67  | 10.000      | 9.128      | 3.089(34%)  | 6.039(66%) | -0.054     | 0.738 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[4][29]/D  |
| Path #68  | 10.000      | 9.146      | 3.089(34%)  | 6.057(66%) | -0.036     | 0.738 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[0][29]/D  |
| Path #69  | 10.000      | 9.101      | 3.041(34%)  | 6.060(66%) | -0.057     | 0.739 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][28]/D  |
| Path #70  | 10.000      | 9.121      | 2.627(29%)  | 6.494(71%) | -0.044     | 0.742 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][14]/D  |
| Path #71  | 10.000      | 9.102      | 2.653(30%)  | 6.449(70%) | -0.052     | 0.743 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[15][23]/D |
| Path #72  | 10.000      | 9.099      | 2.737(31%)  | 6.362(69%) | -0.054     | 0.745 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][29]/D |
| Path #73  | 10.000      | 9.093      | 2.627(29%)  | 6.466(71%) | -0.044     | 0.747 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT3-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][14]/D  |
| Path #74  | 10.000      | 9.122      | 3.041(34%)  | 6.081(66%) | -0.037     | 0.748 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][28]/D |
| Path #75  | 10.000      | 9.093      | 2.950(33%)  | 6.143(67%) | -0.052     | 0.752 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[9][25]/D  |
| Path #76  | 10.000      | 9.078      | 2.653(30%)  | 6.425(70%) | -0.051     | 0.755 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[0][23]/D  |
| Path #77  | 10.000      | 9.089      | 2.562(29%)  | 6.527(71%) | -0.049     | 0.760 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][19]/D |
| Path #78  | 10.000      | 9.084      | 2.653(30%)  | 6.431(70%) | -0.052     | 0.762 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[4][23]/D  |
| Path #79  | 10.000      | 9.080      | 2.653(30%)  | 6.427(70%) | -0.052     | 0.766 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][23]/D  |
| Path #80  | 10.000      | 9.081      | 2.491(28%)  | 6.590(72%) | -0.050     | 0.767 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][18]/D  |
| Path #81  | 10.000      | 9.104      | 2.737(31%)  | 6.367(69%) | -0.036     | 0.767 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][29]/D  |
| Path #82  | 10.000      | 9.086      | 2.702(30%)  | 6.384(70%) | -0.045     | 0.767 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[15][13]/D |
| Path #83  | 10.000      | 9.089      | 2.562(29%)  | 6.527(71%) | -0.048     | 0.770 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[7][19]/D  |
| Path #84  | 10.000      | 9.060      | 2.653(30%)  | 6.407(70%) | -0.052     | 0.772 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[1][23]/D  |
| Path #85  | 10.000      | 9.082      | 2.702(30%)  | 6.380(70%) | -0.043     | 0.772 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(9)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[14][13]/D |
| Path #86  | 10.000      | 9.070      | 2.950(33%)  | 6.120(67%) | -0.053     | 0.774 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][25]/D |
| Path #87  | 10.000      | 9.109      | 2.950(33%)  | 6.159(67%) | -0.053     | 0.775 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][25]/D |
| Path #88  | 10.000      | 9.067      | 3.035(34%)  | 6.032(66%) | -0.057     | 0.782 | 0.035             | Safely Timed       | Same Clock        | 15           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(2)-LUT6-(8)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[1][31]/D  |
| Path #89  | 10.000      | 9.055      | 2.977(33%)  | 6.078(67%) | -0.058     | 0.785 | 0.035             | Safely Timed       | Same Clock        | 14           | 15     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(9)-FDRE/D      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[5][30]/D  |
| Path #90  | 10.000      | 9.054      | 3.041(34%)  | 6.013(66%) | -0.057     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[4][28]/D  |
| Path #91  | 10.000      | 9.081      | 2.491(28%)  | 6.590(72%) | -0.049     | 0.790 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][18]/D |
| Path #92  | 10.000      | 9.030      | 2.653(30%)  | 6.377(70%) | -0.051     | 0.803 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT5-(1)-LUT6-(1)-LUT6-(9)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[2][23]/D  |
| Path #93  | 10.000      | 9.041      | 2.653(30%)  | 6.388(70%) | -0.053     | 0.803 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][23]/D |
| Path #94  | 10.000      | 9.059      | 2.562(29%)  | 6.497(71%) | -0.033     | 0.805 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][19]/D |
| Path #95  | 10.000      | 9.041      | 2.950(33%)  | 6.091(67%) | -0.037     | 0.806 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[8][25]/D  |
| Path #96  | 10.000      | 9.036      | 2.653(30%)  | 6.383(70%) | -0.053     | 0.809 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(1)-LUT6-(7)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[10][23]/D |
| Path #97  | 10.000      | 9.052      | 2.562(29%)  | 6.490(71%) | -0.034     | 0.812 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT1-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(2)-LUT6-(7)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[13][19]/D |
| Path #98  | 10.000      | 9.033      | 2.491(28%)  | 6.542(72%) | -0.051     | 0.814 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][18]/D |
| Path #99  | 10.000      | 9.039      | 2.702(30%)  | 6.337(70%) | -0.044     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(7)-FDRE/D                                      | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[11][13]/D |
| Path #100 | 10.000      | 9.058      | 2.737(31%)  | 6.321(69%) | -0.033     | 0.815 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(37)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(2)-LUT6-(1)-LUT6-(7)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      | None | None       | None        | 0            | 0                | 0             | 0       | 37          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[7][0]/C | r_register_reg[12][29]/D |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+------+------------+-------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+----+---+----+-----+----+-----+----+----+----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  3 | 4 |  5 |  6  |  7 |  8  |  9 | 10 | 11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+----+----+---+----+-----+----+-----+----+----+----+----+----+----+----+
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |  0 | 0 |  0 |   0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| mem_refclk        | 2.812ns     | 1 |  0 |  0 | 0 |  0 |   0 |  0 |   0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 14 | 2 | 14 | 483 | 42 | 103 | 37 | 41 | 89 | 46 | 82 | 26 |  9 |
+-------------------+-------------+---+----+----+---+----+-----+----+-----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


