<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: ClocknTrigger                       Date:  6- 7-2023,  2:28PM
Device Used: XC9572XL-5-VQ64
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
16 /72  ( 22%) 34  /360  (  9%) 24 /216 ( 11%)   11 /72  ( 15%) 12 /52  ( 23%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90       1/13
FB2           4/18        8/54        9/90       2/13
FB3           4/18        8/54        8/90       6/14
FB4           8/18        8/54       17/90       3/12
             -----       -----       -----      -----    
             16/72       24/216      34/360     12/52 

* - Resource is exhausted

** Global Control Resources **

Signal 'fastclk' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    10      46
Output        :    7           7    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     12          12

** Power Data **

There are 16 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ClocknTrigger.ise'.
WARNING:Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should
   be explicitly declared as a global clock input (BUFG) in your design in order
   for the OFFSET timespec to be properly analyzed. This software may attempt to
   place this signal on a pin that can drive a BUFG if it does not already have
   a pin assigned, however if the LOC constraint is not specified by the user
   then the OFFSET timespec will not be applied. OFFSET constraints on clocks
   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint
   should be used instead.
WARNING:Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should
   be explicitly declared as a global clock input (BUFG) in your design in order
   for the OFFSET timespec to be properly analyzed. This software may attempt to
   place this signal on a pin that can drive a BUFG if it does not already have
   a pin assigned, however if the LOC constraint is not specified by the user
   then the OFFSET timespec will not be applied. OFFSET constraints on clocks
   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint
   should be used instead.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:8.000nS:VALID:8.000nS:BEFORE:fastclk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld:822 - Timespec OFFSET =
   IN:8.000nS:VALID:8.000nS:BEFORE:fastclk:RISING is invalid for CPLD designs.
   This constraint will be ignored.
WARNING:Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should
   be explicitly declared as a global clock input (BUFG) in your design in order
   for the OFFSET timespec to be properly analyzed. This software may attempt to
   place this signal on a pin that can drive a BUFG if it does not already have
   a pin assigned, however if the LOC constraint is not specified by the user
   then the OFFSET timespec will not be applied. OFFSET constraints on clocks
   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint
   should be used instead.
WARNING:Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should
   be explicitly declared as a global clock input (BUFG) in your design in order
   for the OFFSET timespec to be properly analyzed. This software may attempt to
   place this signal on a pin that can drive a BUFG if it does not already have
   a pin assigned, however if the LOC constraint is not specified by the user
   then the OFFSET timespec will not be applied. OFFSET constraints on clocks
   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint
   should be used instead.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                         Pts   Inps          No.  Type    Use     Mode Rate State
SMA_CLK_PORT                 2     3     FB2_2   60   I/O     O       STD  FAST 
Clock_sel                    2     2     FB2_14  5    GTS/I/O O       STD  FAST RESET
clk_out                      1     2     FB3_12  40   I/O     O       STD  FAST 
Trig_sel                     2     2     FB3_16  42   I/O     O       STD  FAST RESET
clk_out_DC                   3     3     FB4_2   43   I/O     O       STD  FAST 
Trig_en                      0     0     FB4_5   44   I/O     O       STD  FAST 
SMA_TRIG_PORT                4     6     FB4_6   49   I/O     O       STD  FAST 

** 9 Buried Nodes **

Signal                       Total Total Loc     Pwr  Reg Init
Name                         Pts   Inps          Mode State
SwitchSync1/signalSync1      2     2     FB2_17  STD  RESET
trigSync_MisClk              3     3     FB2_18  STD  RESET
SwitchSync0/signalSync1      2     2     FB3_17  STD  RESET
trigSync_DC                  3     4     FB3_18  STD  RESET
CnTDC/counter<0>             1     1     FB4_14  STD  RESET
CnT/slowclk                  1     1     FB4_15  STD  RESET
CnTDC/counter<1>             2     2     FB4_16  STD  RESET
CnTDC/TriggSync/signalSync1  3     4     FB4_17  STD  RESET
CnT/TriggSync/signalSync1    3     3     FB4_18  STD  RESET

** 5 Inputs **

Signal                       Loc     Pin  Pin     Pin     
Name                                 No.  Type    Use     
fastclk                      FB1_11  16   GCK/I/O GCK
Switches<1>                  FB3_6   34   I/O     I
trigger                      FB3_9   27   I/O     I
reset                        FB3_10  39   I/O     I
Switches<0>                  FB3_11  33   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   8     I/O     
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4   13    I/O     
(unused)              0       0     0   5     FB1_5   9     I/O     
(unused)              0       0     0   5     FB1_6   10    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   11    I/O     
(unused)              0       0     0   5     FB1_9   15    GCK/I/O 
(unused)              0       0     0   5     FB1_10  18    I/O     
(unused)              0       0     0   5     FB1_11  16    GCK/I/O GCK
(unused)              0       0     0   5     FB1_12  23    I/O     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  17    GCK/I/O 
(unused)              0       0     0   5     FB1_15  19    I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  20    I/O     
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
SMA_CLK_PORT          2       0     0   3     FB2_2   60    I/O     O
(unused)              0       0     0   5     FB2_3   58    I/O     
(unused)              0       0     0   5     FB2_4   59    I/O     
(unused)              0       0     0   5     FB2_5   61    I/O     
(unused)              0       0     0   5     FB2_6   62    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   63    I/O     
(unused)              0       0     0   5     FB2_9   64    GSR/I/O 
(unused)              0       0     0   5     FB2_10  1     I/O     
(unused)              0       0     0   5     FB2_11  2     GTS/I/O 
(unused)              0       0     0   5     FB2_12  4     I/O     
(unused)              0       0     0   5     FB2_13        (b)     
Clock_sel             2       0     0   3     FB2_14  5     GTS/I/O O
(unused)              0       0     0   5     FB2_15  6     I/O     
(unused)              0       0     0   5     FB2_16        (b)     
SwitchSync1/signalSync1
                      2       0     0   3     FB2_17  7     I/O     (b)
trigSync_MisClk       3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CnT/TriggSync/signalSync1   4: Switches<1>        7: trigSync_DC 
  2: CnT/slowclk                 5: Trig_sel           8: trigSync_MisClk 
  3: SwitchSync1/signalSync1     6: reset            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SMA_CLK_PORT         ....X.XX................................ 3
Clock_sel            ..X..X.................................. 2
SwitchSync1/signalSync1 
                     ...X.X.................................. 2
trigSync_MisClk      XX...X.................................. 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   22    I/O     
(unused)              0       0     0   5     FB3_3   31    I/O     
(unused)              0       0     0   5     FB3_4   32    I/O     
(unused)              0       0     0   5     FB3_5   24    I/O     
(unused)              0       0     0   5     FB3_6   34    I/O     I
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   25    I/O     
(unused)              0       0     0   5     FB3_9   27    I/O     I
(unused)              0       0     0   5     FB3_10  39    I/O     I
(unused)              0       0     0   5     FB3_11  33    I/O     I
clk_out               1       0     0   4     FB3_12  40    I/O     O
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  35    I/O     
(unused)              0       0     0   5     FB3_15  36    I/O     
Trig_sel              2       0     0   3     FB3_16  42    I/O     O
SwitchSync0/signalSync1
                      2       0     0   3     FB3_17  38    I/O     (b)
trigSync_DC           3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CnT/slowclk                   4: CnTDC/counter<1>          7: reset 
  2: CnTDC/TriggSync/signalSync1   5: SwitchSync0/signalSync1   8: trigSync_MisClk 
  3: CnTDC/counter<0>              6: Switches<0>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
clk_out              X......X................................ 2
Trig_sel             ....X.X................................. 2
SwitchSync0/signalSync1 
                     .....XX................................. 2
trigSync_DC          .XXX..X................................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
clk_out_DC            3       0     0   2     FB4_2   43    I/O     O
(unused)              0       0     0   5     FB4_3   46    I/O     
(unused)              0       0     0   5     FB4_4   47    I/O     
Trig_en               0       0     0   5     FB4_5   44    I/O     O
SMA_TRIG_PORT         4       0     0   1     FB4_6   49    I/O     O
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   45    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10  51    I/O     
(unused)              0       0     0   5     FB4_11  48    I/O     
(unused)              0       0     0   5     FB4_12  52    I/O     
(unused)              0       0     0   5     FB4_13        (b)     
CnTDC/counter<0>      1       0     0   4     FB4_14  50    I/O     (b)
CnT/slowclk           1       0     0   4     FB4_15  56    I/O     (b)
CnTDC/counter<1>      2       0     0   3     FB4_16        (b)     (b)
CnTDC/TriggSync/signalSync1
                      3       0     0   2     FB4_17  57    I/O     (b)
CnT/TriggSync/signalSync1
                      3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CnT/slowclk        4: Trig_sel           7: trigSync_MisClk 
  2: CnTDC/counter<0>   5: reset              8: trigger 
  3: CnTDC/counter<1>   6: trigSync_DC      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
clk_out_DC           .XX..X.................................. 3
Trig_en              ........................................ 0
SMA_TRIG_PORT        XXXX.XX................................. 6
CnTDC/counter<0>     ....X................................... 1
CnT/slowclk          ....X................................... 1
CnTDC/counter<1>     .X..X................................... 2
CnTDC/TriggSync/signalSync1 
                     .XX.X..X................................ 4
CnT/TriggSync/signalSync1 
                     X...X..X................................ 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_Clock_sel: FDCPE port map (Clock_sel,SwitchSync1/signalSync1,NOT fastclk,reset,'0');

FDCPE_CnT/TriggSync/signalSync1: FDCPE port map (CnT/TriggSync/signalSync1,trigger,NOT fastclk,reset,'0',NOT CnT/slowclk);

FTCPE_CnT/slowclk: FTCPE port map (CnT/slowclk,'1',fastclk,reset,'0');

FDCPE_CnTDC/TriggSync/signalSync1: FDCPE port map (CnTDC/TriggSync/signalSync1,trigger,NOT fastclk,reset,'0',CnTDC/TriggSync/signalSync1_CE);
CnTDC/TriggSync/signalSync1_CE <= (NOT CnTDC/counter(0) AND NOT CnTDC/counter(1));

FTCPE_CnTDC/counter0: FTCPE port map (CnTDC/counter(0),'1',fastclk,reset,'0');

FTCPE_CnTDC/counter1: FTCPE port map (CnTDC/counter(1),CnTDC/counter(0),fastclk,reset,'0');


SMA_CLK_PORT <= ((trigSync_DC AND Trig_sel)
	OR (trigSync_MisClk AND NOT Trig_sel));


SMA_TRIG_PORT <= ((NOT trigSync_DC AND Trig_sel AND CnTDC/counter(0))
	OR (NOT trigSync_DC AND Trig_sel AND CnTDC/counter(1))
	OR (NOT trigSync_MisClk AND NOT Trig_sel AND CnT/slowclk)
	OR (Trig_sel AND CnTDC/counter(0) AND CnTDC/counter(1)));

FDCPE_SwitchSync0/signalSync1: FDCPE port map (SwitchSync0/signalSync1,Switches(0),NOT fastclk,reset,'0');

FDCPE_SwitchSync1/signalSync1: FDCPE port map (SwitchSync1/signalSync1,Switches(1),NOT fastclk,reset,'0');


Trig_en <= '1';

FDCPE_Trig_sel: FDCPE port map (Trig_sel,SwitchSync0/signalSync1,NOT fastclk,reset,'0');


clk_out <= (NOT trigSync_MisClk AND CnT/slowclk);


clk_out_DC <= ((NOT trigSync_DC AND CnTDC/counter(0))
	OR (NOT trigSync_DC AND CnTDC/counter(1))
	OR (CnTDC/counter(0) AND CnTDC/counter(1)));

FDCPE_trigSync_DC: FDCPE port map (trigSync_DC,CnTDC/TriggSync/signalSync1,NOT fastclk,reset,'0',trigSync_DC_CE);
trigSync_DC_CE <= (NOT CnTDC/counter(0) AND NOT CnTDC/counter(1));

FDCPE_trigSync_MisClk: FDCPE port map (trigSync_MisClk,CnT/TriggSync/signalSync1,NOT fastclk,reset,'0',NOT CnT/slowclk);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-VQ64


   -----------------------------------------------  
  /48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 \
 | 49                                           32 | 
 | 50                                           31 | 
 | 51                                           30 | 
 | 52                                           29 | 
 | 53                                           28 | 
 | 54                                           27 | 
 | 55                                           26 | 
 | 56               XC9572XL-5-VQ64             25 | 
 | 57                                           24 | 
 | 58                                           23 | 
 | 59                                           22 | 
 | 60                                           21 | 
 | 61                                           20 | 
 | 62                                           19 | 
 | 63                                           18 | 
 | 64                                           17 | 
 \ 1  2  3  4  5  6  7  8  9  10 11 12 13 14 15 16 /
   -----------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              33 Switches<0>                   
  2 KPR                              34 Switches<1>                   
  3 VCC                              35 KPR                           
  4 KPR                              36 KPR                           
  5 Clock_sel                        37 VCC                           
  6 KPR                              38 KPR                           
  7 KPR                              39 reset                         
  8 KPR                              40 clk_out                       
  9 KPR                              41 GND                           
 10 KPR                              42 Trig_sel                      
 11 KPR                              43 clk_out_DC                    
 12 KPR                              44 Trig_en                       
 13 KPR                              45 KPR                           
 14 GND                              46 KPR                           
 15 KPR                              47 KPR                           
 16 fastclk                          48 KPR                           
 17 KPR                              49 SMA_TRIG_PORT                 
 18 KPR                              50 KPR                           
 19 KPR                              51 KPR                           
 20 KPR                              52 KPR                           
 21 GND                              53 TDO                           
 22 KPR                              54 GND                           
 23 KPR                              55 VCC                           
 24 KPR                              56 KPR                           
 25 KPR                              57 KPR                           
 26 VCC                              58 KPR                           
 27 trigger                          59 KPR                           
 28 TDI                              60 SMA_CLK_PORT                  
 29 TMS                              61 KPR                           
 30 TCK                              62 KPR                           
 31 KPR                              63 KPR                           
 32 KPR                              64 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-VQ64
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
