 
cpldfit:  version P.58f                             Xilinx Inc.
                                  Fitter Report
Design Name: TopLevel                            Date:  5- 5-2015, 12:37PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
27 /72  ( 37%) 92  /360  ( 26%) 47 /216 ( 22%)   20 /72  ( 28%) 14 /34  ( 41%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           8/18       15/54       26/90       5/ 9
FB2           5/18        9/54       19/90       5/ 9
FB3          12/18       15/54       45/90       4/ 9
FB4           2/18        8/54        2/90       0/ 7
             -----       -----       -----      -----    
             27/72       47/216      92/360     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Clock' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    12      28
Output        :   10          10    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     14          14

** Power Data **

There are 27 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'TopLevel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Clock' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 10 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
SegmentSelect<3>    6     9     FB1_2   1    I/O     O       STD  FAST 
SegmentSelect<4>    6     9     FB1_5   2    I/O     O       STD  FAST 
SegmentSelect<5>    6     9     FB1_6   3    I/O     O       STD  FAST 
SegmentSelect<6>    4     9     FB1_8   4    I/O     O       STD  FAST 
AnodeSelect<0>      0     0     FB2_6   37   I/O     O       STD  FAST RESET
AnodeSelect<1>      1     1     FB2_8   38   I/O     O       STD  FAST SET
SegmentSelect<0>    4     9     FB2_14  42   GTS/I/O O       STD  FAST 
SegmentSelect<1>    8     9     FB2_15  43   I/O     O       STD  FAST 
SegmentSelect<2>    6     9     FB2_17  44   I/O     O       STD  FAST 
Overflow            6     13    FB3_9   14   I/O     O       STD  FAST SET

** 17 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
clockDiv/count<6>   1     6     FB1_15  STD  RESET
clockDiv/count<5>   1     5     FB1_16  STD  RESET
clockDiv/count<4>   1     4     FB1_17  STD  RESET
clockDiv/count<3>   1     3     FB1_18  STD  RESET
clockDiv/count<2>   1     2     FB3_1   STD  RESET
clockDiv/count<1>   1     1     FB3_2   STD  RESET
clockDiv/count<0>   0     0     FB3_3   STD  SET
ones<0>             3     3     FB3_4   STD  RESET
tens<2>             4     9     FB3_5   STD  RESET
tens<0>             4     12    FB3_6   STD  RESET
ones<2>             4     5     FB3_7   STD  RESET
tens<3>             5     11    FB3_8   STD  RESET
ones<3>             5     7     FB3_10  STD  RESET
ones<1>             5     7     FB3_11  STD  RESET
tens<1>             7     12    FB3_12  STD  RESET
slowClock           1     8     FB4_17  STD  RESET
clockDiv/count<7>   1     7     FB4_18  STD  RESET

** 4 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
Clock               FB1_9   5    GCK/I/O GCK
Active              FB3_2   11   I/O     I
Testmode            FB3_5   12   I/O     I
Reset               FB3_11  18   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/1   4     FB1_1         (b)     (b)
SegmentSelect<3>      6       1<-   0   0     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0   \/1   4     FB1_4         (b)     (b)
SegmentSelect<4>      6       1<-   0   0     FB1_5   2     I/O     O
SegmentSelect<5>      6       1<-   0   0     FB1_6   3     I/O     O
(unused)              0       0   /\1   4     FB1_7         (b)     (b)
SegmentSelect<6>      4       0     0   1     FB1_8   4     I/O     O
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
clockDiv/count<6>     1       0     0   4     FB1_15  8     I/O     (b)
clockDiv/count<5>     1       0     0   4     FB1_16        (b)     (b)
clockDiv/count<4>     1       0     0   4     FB1_17  9     I/O     (b)
clockDiv/count<3>     1       0     0   4     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AnodeSelect<0>      6: clockDiv/count<4>  11: ones<3> 
  2: clockDiv/count<0>   7: clockDiv/count<5>  12: tens<0> 
  3: clockDiv/count<1>   8: ones<0>            13: tens<1> 
  4: clockDiv/count<2>   9: ones<1>            14: tens<2> 
  5: clockDiv/count<3>  10: ones<2>            15: tens<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SegmentSelect<3>     X......XXXXXXXX......................... 9
SegmentSelect<4>     X......XXXXXXXX......................... 9
SegmentSelect<5>     X......XXXXXXXX......................... 9
SegmentSelect<6>     X......XXXXXXXX......................... 9
clockDiv/count<6>    .XXXXXX................................. 6
clockDiv/count<5>    .XXXXX.................................. 5
clockDiv/count<4>    .XXXX................................... 4
clockDiv/count<3>    .XXX.................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               9/45
Number of signals used by logic mapping into function block:  9
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
AnodeSelect<0>        0       0     0   5     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
AnodeSelect<1>        1       0     0   4     FB2_8   38    I/O     O
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
SegmentSelect<0>      4       0   \/1   0     FB2_14  42    GTS/I/O O
SegmentSelect<1>      8       3<-   0   0     FB2_15  43    I/O     O
(unused)              0       0   /\2   3     FB2_16        (b)     (b)
SegmentSelect<2>      6       1<-   0   0     FB2_17  44    I/O     O
(unused)              0       0   /\1   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AnodeSelect<0>     4: ones<2>            7: tens<1> 
  2: ones<0>            5: ones<3>            8: tens<2> 
  3: ones<1>            6: tens<0>            9: tens<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
AnodeSelect<0>       ........................................ 0
AnodeSelect<1>       X....................................... 1
SegmentSelect<0>     XXXXXXXXX............................... 9
SegmentSelect<1>     XXXXXXXXX............................... 9
SegmentSelect<2>     XXXXXXXXX............................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
clockDiv/count<2>     1       0     0   4     FB3_1         (b)     (b)
clockDiv/count<1>     1       0     0   4     FB3_2   11    I/O     I
clockDiv/count<0>     0       0     0   5     FB3_3         (b)     (b)
ones<0>               3       0     0   2     FB3_4         (b)     (b)
tens<2>               4       0     0   1     FB3_5   12    I/O     I
tens<0>               4       0     0   1     FB3_6         (b)     (b)
ones<2>               4       0   \/1   0     FB3_7         (b)     (b)
tens<3>               5       1<- \/1   0     FB3_8   13    I/O     (b)
Overflow              6       1<-   0   0     FB3_9   14    I/O     O
ones<3>               5       0     0   0     FB3_10        (b)     (b)
ones<1>               5       0     0   0     FB3_11  18    I/O     I
tens<1>               7       2<-   0   0     FB3_12        (b)     (b)
(unused)              0       0   /\2   3     FB3_13        (b)     (b)
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: Active              6: clockDiv/count<1>  11: slowClock 
  2: Overflow            7: ones<0>            12: tens<0> 
  3: Reset               8: ones<1>            13: tens<1> 
  4: Testmode            9: ones<2>            14: tens<2> 
  5: clockDiv/count<0>  10: ones<3>            15: tens<3> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
clockDiv/count<2>    ....XX.................................. 2
clockDiv/count<1>    ....X................................... 1
clockDiv/count<0>    ........................................ 0
ones<0>              X.X.......X............................. 3
tens<2>              X.X...XXXXXXX........................... 9
tens<0>              X.XX..XXXXXXXXX......................... 12
ones<2>              X.X...XX..X............................. 5
tens<3>              X.X...XXXXXXXXX......................... 11
Overflow             XXXX..XXXXXXXXX......................... 13
ones<3>              X.X...XXXXX............................. 7
ones<1>              X.X...XXXXX............................. 7
tens<1>              X.XX..XXXXXXXXX......................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
slowClock             1       0     0   4     FB4_17  34    I/O     (b)
clockDiv/count<7>     1       0     0   4     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: clockDiv/count<0>   4: clockDiv/count<3>   7: clockDiv/count<6> 
  2: clockDiv/count<1>   5: clockDiv/count<4>   8: clockDiv/count<7> 
  3: clockDiv/count<2>   6: clockDiv/count<5> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
slowClock            XXXXXXXX................................ 8
clockDiv/count<7>    XXXXXXX................................. 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_AnodeSelect0: FTCPE port map (AnodeSelect(0),'1',Clock,'0','0');

FDCPE_AnodeSelect1: FDCPE port map (AnodeSelect(1),AnodeSelect(0),Clock,'0','0');













FTCPE_Overflow: FTCPE port map (Overflow,Overflow_T,slowClock,'0',NOT Reset,NOT Active);
Overflow_T <= ((ones(0) AND NOT ones(1) AND NOT ones(2) AND NOT tens(0) AND 
	ones(3) AND tens(1) AND NOT tens(2) AND NOT tens(3) AND NOT Testmode AND 
	Overflow)
	OR (NOT ones(0) AND NOT ones(1) AND ones(2) AND NOT ones(3) AND 
	NOT Overflow)
	OR (ones(0) AND NOT ones(1) AND NOT ones(2) AND tens(0) AND 
	ones(3) AND NOT tens(1) AND NOT tens(2) AND tens(3) AND Overflow));


SegmentSelect(0) <= NOT (((ones(0) AND NOT ones(1) AND NOT ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (NOT ones(0) AND NOT ones(1) AND ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (tens(0) AND NOT tens(1) AND NOT tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))
	OR (NOT tens(0) AND NOT tens(1) AND tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))));


SegmentSelect(1) <= ((NOT ones(0) AND NOT ones(1) AND NOT ones(3) AND AnodeSelect(0))
	OR (tens(0) AND tens(1) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (NOT tens(0) AND NOT tens(1) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (NOT ones(1) AND NOT ones(2) AND AnodeSelect(0))
	OR (NOT ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (NOT tens(1) AND NOT tens(2) AND NOT AnodeSelect(0))
	OR (NOT tens(2) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (ones(0) AND ones(1) AND NOT ones(3) AND AnodeSelect(0)));


SegmentSelect(2) <= ((NOT ones(1) AND NOT ones(2) AND AnodeSelect(0))
	OR (ones(0) AND NOT ones(3) AND AnodeSelect(0))
	OR (ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (tens(0) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (NOT tens(1) AND NOT tens(2) AND NOT AnodeSelect(0))
	OR (tens(2) AND NOT tens(3) AND NOT AnodeSelect(0)));


SegmentSelect(3) <= NOT (((NOT ones(0) AND NOT ones(1) AND ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (ones(0) AND ones(1) AND ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (ones(0) AND NOT ones(1) AND NOT ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (tens(0) AND tens(1) AND tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))
	OR (tens(0) AND NOT tens(1) AND NOT tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))
	OR (NOT tens(0) AND NOT tens(1) AND tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))));


SegmentSelect(4) <= NOT (((ones(0) AND NOT ones(1) AND NOT ones(2) AND AnodeSelect(0))
	OR (ones(0) AND NOT ones(3) AND AnodeSelect(0))
	OR (tens(0) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (NOT ones(1) AND ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (tens(0) AND NOT tens(1) AND NOT tens(2) AND NOT AnodeSelect(0))
	OR (NOT tens(1) AND tens(2) AND NOT tens(3) AND NOT AnodeSelect(0))));


SegmentSelect(5) <= NOT (((ones(0) AND NOT ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (ones(0) AND ones(1) AND NOT ones(3) AND AnodeSelect(0))
	OR (ones(1) AND NOT ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (tens(0) AND tens(1) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (tens(0) AND NOT tens(2) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (tens(1) AND NOT tens(2) AND NOT tens(3) AND NOT AnodeSelect(0))));


SegmentSelect(6) <= NOT (((NOT ones(1) AND NOT ones(2) AND NOT ones(3) AND AnodeSelect(0))
	OR (NOT tens(1) AND NOT tens(2) AND NOT tens(3) AND NOT AnodeSelect(0))
	OR (ones(0) AND ones(1) AND ones(2) AND NOT ones(3) AND 
	AnodeSelect(0))
	OR (tens(0) AND tens(1) AND tens(2) AND NOT tens(3) AND 
	NOT AnodeSelect(0))));

FTCPE_clockDiv/count0: FTCPE port map (clockDiv/count(0),'1',Clock,'0','0');

FTCPE_clockDiv/count1: FTCPE port map (clockDiv/count(1),clockDiv/count(0),Clock,'0','0');

FTCPE_clockDiv/count2: FTCPE port map (clockDiv/count(2),clockDiv/count_T(2),Clock,'0','0');
clockDiv/count_T(2) <= (clockDiv/count(0) AND clockDiv/count(1));

FTCPE_clockDiv/count3: FTCPE port map (clockDiv/count(3),clockDiv/count_T(3),Clock,'0','0');
clockDiv/count_T(3) <= (clockDiv/count(0) AND clockDiv/count(1) AND 
	clockDiv/count(2));

FTCPE_clockDiv/count4: FTCPE port map (clockDiv/count(4),clockDiv/count_T(4),Clock,'0','0');
clockDiv/count_T(4) <= (clockDiv/count(0) AND clockDiv/count(1) AND 
	clockDiv/count(2) AND clockDiv/count(3));

FTCPE_clockDiv/count5: FTCPE port map (clockDiv/count(5),clockDiv/count_T(5),Clock,'0','0');
clockDiv/count_T(5) <= (clockDiv/count(0) AND clockDiv/count(1) AND 
	clockDiv/count(2) AND clockDiv/count(3) AND clockDiv/count(4));

FTCPE_clockDiv/count6: FTCPE port map (clockDiv/count(6),clockDiv/count_T(6),Clock,'0','0');
clockDiv/count_T(6) <= (clockDiv/count(0) AND clockDiv/count(1) AND 
	clockDiv/count(2) AND clockDiv/count(3) AND clockDiv/count(4) AND 
	clockDiv/count(5));

FTCPE_clockDiv/count7: FTCPE port map (clockDiv/count(7),clockDiv/count_T(7),Clock,'0','0');
clockDiv/count_T(7) <= (clockDiv/count(0) AND clockDiv/count(1) AND 
	clockDiv/count(2) AND clockDiv/count(3) AND clockDiv/count(4) AND 
	clockDiv/count(5) AND clockDiv/count(6));

FTCPE_ones0: FTCPE port map (ones(0),'1',slowClock,NOT Reset,'0',NOT Active);

FTCPE_ones1: FTCPE port map (ones(1),ones_T(1),slowClock,NOT Reset,'0',NOT Active);
ones_T(1) <= ((NOT ones(0))
	OR (NOT ones(1) AND NOT ones(2) AND ones(3)));

FTCPE_ones2: FTCPE port map (ones(2),ones_T(2),slowClock,NOT Reset,'0',NOT Active);
ones_T(2) <= (ones(0) AND ones(1));

FTCPE_ones3: FTCPE port map (ones(3),ones_T(3),slowClock,NOT Reset,'0',NOT Active);
ones_T(3) <= ((ones(0) AND ones(1) AND ones(2))
	OR (ones(0) AND NOT ones(1) AND NOT ones(2) AND ones(3)));

FTCPE_slowClock: FTCPE port map (slowClock,'1',Clock,'0','0',slowClock_CE);
slowClock_CE <= (clockDiv/count(0) AND NOT clockDiv/count(1) AND 
	NOT clockDiv/count(2) AND NOT clockDiv/count(3) AND NOT clockDiv/count(4) AND 
	NOT clockDiv/count(5) AND NOT clockDiv/count(6) AND NOT clockDiv/count(7));

FTCPE_tens0: FTCPE port map (tens(0),tens_T(0),slowClock,NOT Reset,'0',tens_CE(0));
tens_T(0) <= (NOT tens(0) AND tens(1) AND NOT tens(2) AND NOT tens(3) AND 
	NOT Testmode);
tens_CE(0) <= (NOT Active AND ones(0) AND NOT ones(1) AND NOT ones(2) AND ones(3));

FDCPE_tens1: FDCPE port map (tens(1),tens_D(1),slowClock,NOT Reset,'0',tens_CE(1));
tens_D(1) <= ((NOT tens(1) AND NOT tens(2) AND tens(3))
	OR (tens(1) AND NOT tens(2) AND NOT tens(3) AND NOT Testmode)
	OR (tens(0) AND tens(1))
	OR (NOT tens(0) AND NOT tens(1)));
tens_CE(1) <= (NOT Active AND ones(0) AND NOT ones(1) AND NOT ones(2) AND ones(3));

FTCPE_tens2: FTCPE port map (tens(2),tens_T(2),slowClock,NOT Reset,'0',tens_CE(2));
tens_T(2) <= (tens(0) AND tens(1));
tens_CE(2) <= (NOT Active AND ones(0) AND NOT ones(1) AND NOT ones(2) AND ones(3));

FTCPE_tens3: FTCPE port map (tens(3),tens_T(3),slowClock,NOT Reset,'0',tens_CE(3));
tens_T(3) <= ((tens(0) AND tens(1) AND tens(2))
	OR (tens(0) AND NOT tens(1) AND NOT tens(2) AND tens(3)));
tens_CE(3) <= (NOT Active AND ones(0) AND NOT ones(1) AND NOT ones(2) AND ones(3));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 SegmentSelect<3>                 23 GND                           
  2 SegmentSelect<4>                 24 KPR                           
  3 SegmentSelect<5>                 25 KPR                           
  4 SegmentSelect<6>                 26 KPR                           
  5 Clock                            27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 Active                           33 KPR                           
 12 Testmode                         34 KPR                           
 13 KPR                              35 KPR                           
 14 Overflow                         36 KPR                           
 15 TDI                              37 AnodeSelect<0>                
 16 TMS                              38 AnodeSelect<1>                
 17 TCK                              39 KPR                           
 18 Reset                            40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 SegmentSelect<0>              
 21 VCC                              43 SegmentSelect<1>              
 22 KPR                              44 SegmentSelect<2>              


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
