[{"DBLP title": "Energy-efficient real-time task scheduling with temperature-dependent leakage.", "DBLP authors": ["Chuan-Yue Yang", "Jian-Jia Chen", "Lothar Thiele", "Tei-Wei Kuo"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457243", "OA papers": [{"PaperId": "https://openalex.org/W4245533391", "PaperTitle": "Energy-efficient real-time task scheduling with temperature-dependent leakage", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 2.0, "ETH Zurich": 2.0}, "Authors": ["None Liuqing Yang", "None wei Chen", "Lothar Thiele", "None Ying Kuo"]}]}, {"DBLP title": "Predicting energy and performance overhead of Real-Time Operating Systems.", "DBLP authors": ["Sandro Penolazzi", "Ingo Sander", "Ahmed Hemani"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457244", "OA papers": [{"PaperId": "https://openalex.org/W3150135781", "PaperTitle": "Predicting energy and performance overhead of Real-Time Operating Systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Penolazzi", "Sander", "Hemani"]}]}, {"DBLP title": "Temperature-aware idle time distribution for energy optimization with dynamic voltage scaling.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457241", "OA papers": [{"PaperId": "https://openalex.org/W4233852774", "PaperTitle": "Temperature-aware idle time distribution for energy optimization with dynamic voltage scaling", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Yuliang Bao", "Alexandru Andrei", "Petru Eles", "None Syd S. Peng"]}]}, {"DBLP title": "Multicore soft error rate stabilization using adaptive dual modular redundancy.", "DBLP authors": ["Ramakrishna Vadlamani", "Jia Zhao", "Wayne P. Burleson", "Russell Tessier"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457242", "OA papers": [{"PaperId": "https://openalex.org/W4233628565", "PaperTitle": "Multicore soft error rate stabilization using adaptive dual modular redundancy", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {}, "Authors": ["Ramakrishna Vadlamani", "None J. Zhao", "Wayne Burleson", "Russell Tessier"]}]}, {"DBLP title": "A fully-asynchronous low-power framework for GALS NoC integration.", "DBLP authors": ["Yvain Thonnart", "Pascal Vivet", "Fabien Clermidy"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457239", "OA papers": [{"PaperId": "https://openalex.org/W3144514467", "PaperTitle": "A fully-asynchronous low-power framework for GALS NoC integration", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"CEA LETI": 3.0}, "Authors": ["Thonnart", "Vivet", "Clermidy"]}]}, {"DBLP title": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller.", "DBLP authors": ["Xiaowen Chen", "Zhonghai Lu", "Axel Jantsch", "Shuming Chen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457240", "OA papers": [{"PaperId": "https://openalex.org/W4252986341", "PaperTitle": "Supporting Distributed Shared Memory on multi-core Network-on-Chips using a dual microcoded controller", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None wei Chen", "None Robert Lu", "Axel Jantsch", "None wei Chen"]}]}, {"DBLP title": "MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture.", "DBLP authors": ["Sergio Tota", "Mario R. Casu", "Massimo Ruo Roch", "Luca Rostagno", "Maurizio Zamboni"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457237", "OA papers": [{"PaperId": "https://openalex.org/W3149530953", "PaperTitle": "MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Tota", "Casu", "Roch", "Rostagno", "Zamboni"]}]}, {"DBLP title": "AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457238", "OA papers": [{"PaperId": "https://openalex.org/W4247793186", "PaperTitle": "AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["None Xubo Huang", "N. Xu"]}]}, {"DBLP title": "Statistical SRAM analysis for yield enhancement.", "DBLP authors": ["Paul Zuber", "Miguel Miranda", "Petr Dobrovoln\u00fd", "Koen van der Zanden", "Jong-Hoon Jung"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457235", "OA papers": [{"PaperId": "https://openalex.org/W4248617203", "PaperTitle": "Statistical SRAM analysis for yield enhancement", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Paul Zuber", "Miguel A. Miranda", "Petr Dobrovolny", "K. van der Zanden", "None Thomas S. Jung"]}]}, {"DBLP title": "Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457236", "OA papers": [{"PaperId": "https://openalex.org/W4248356902", "PaperTitle": "Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["None wei Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Scan based methodology for reliable state retention power gating designs.", "DBLP authors": ["Sheng Yang", "Bashir M. Al-Hashimi", "David Flynn", "S. Saqib Khursheed"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457233", "OA papers": [{"PaperId": "https://openalex.org/W4233180362", "PaperTitle": "Scan based methodology for reliable state retention power gating designs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southampton": 3.0, "ARM (United Kingdom)": 1.0}, "Authors": ["None Sheng Yang", "Bashir M. Al-Hashimi", "David Flynn", "Saqib Khursheed"]}]}, {"DBLP title": "TLM+ modeling of embedded HW/SW systems.", "DBLP authors": ["Wolfgang Ecker", "Volkan Esen", "Robert Schwencker", "Thomas Steininger", "Michael Velten"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457234", "OA papers": [{"PaperId": "https://openalex.org/W3142313631", "PaperTitle": "TLM+ modeling of embedded HW/SW systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Ecker", "Esen", "Schwencker", "Steininger", "Velten"]}]}, {"DBLP title": "Scenario extraction for a refined timing-analysis of automotive network topologies.", "DBLP authors": ["Matthias Traub", "Thilo Streichert", "Oleg Krasovytskyy", "J\u00fcrgen Becker"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457231", "OA papers": [{"PaperId": "https://openalex.org/W3140186623", "PaperTitle": "Scenario extraction for a refined timing-analysis of automotive network topologies", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Daimler (Germany)": 3.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Traub", "Streichert", "Krasovytskyy", "Becker"]}]}, {"DBLP title": "Graphical Model Debugger Framework for embedded systems.", "DBLP authors": ["Kebin Zeng", "Yu Guo", "Christo Angelov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457232", "OA papers": [{"PaperId": "https://openalex.org/W4255107862", "PaperTitle": "Graphical Model Debugger Framework for embedded systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Zhi-qiang Zeng", "None Yumeng Guo", "Christo M. Angelov"]}]}, {"DBLP title": "IP routing processing with graphic processors.", "DBLP authors": ["Shuai Mu", "Xinya Zhang", "Nairen Zhang", "Jiaxin Lu", "Yangdong Steve Deng", "Shu Zhang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457229", "OA papers": [{"PaperId": "https://openalex.org/W4255645836", "PaperTitle": "IP routing processing with graphic processors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Shuai Mu", "None Wanping Zhang", "None Wanping Zhang", "None Robert Lu", "Yangdong Deng", "None Wanping Zhang"]}]}, {"DBLP title": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM.", "DBLP authors": ["Igor Loi", "Luca Benini"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457230", "OA papers": [{"PaperId": "https://openalex.org/W3148993415", "PaperTitle": "An efficient distributed memory interface for many-core platform with 3D stacked DRAM", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Loi", "Benini"]}]}, {"DBLP title": "Efficient OpenMP data mapping for multicore platforms with vertically stacked memory.", "DBLP authors": ["Andrea Marongiu", "Martino Ruggiero", "Luca Benini"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457227", "OA papers": [{"PaperId": "https://openalex.org/W3148613010", "PaperTitle": "Efficient OpenMP data mapping for multicore platforms with vertically stacked memory", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Marongiu", "Ruggiero", "Benini"]}]}, {"DBLP title": "Energy-efficient variable-flow liquid cooling in 3D stacked architectures.", "DBLP authors": ["Ayse K. Coskun", "David Atienza", "Tajana Simunic Rosing", "Thomas Brunschwiler", "Bruno Michel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457228", "OA papers": [{"PaperId": "https://openalex.org/W3141741471", "PaperTitle": "Energy-efficient variable-flow liquid cooling in 3D stacked architectures", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Boston University": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, "University of California, San Diego": 1.0, "IBM Research - Zurich": 2.0}, "Authors": ["Coskun", "Atienza", "Rosing", "Brunschwiler", "michel"]}]}, {"DBLP title": "Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik", "Matthew Grayson"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457225", "OA papers": [{"PaperId": "https://openalex.org/W4236078836", "PaperTitle": "Optimization of an on-chip active cooling system based on thin-film thermoelectric coolers", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["None Jieyi Long", "Gokhan Memik", "Matthew Grayson"]}]}, {"DBLP title": "Temperature-aware dynamic resource provisioning in a power-optimized datacenter.", "DBLP authors": ["Ehsan Pakbaznia", "Mohammad Ghasemazar", "Massoud Pedram"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457223", "OA papers": [{"PaperId": "https://openalex.org/W3143868688", "PaperTitle": "Temperature-aware dynamic resource provisioning in a power-optimized datacenter", "Year": 2010, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"University of Southern California": 1.5, "Engineering Systems (United States)": 1.5}, "Authors": ["Pakbaznia", "Ghasemazar", "Pedram"]}]}, {"DBLP title": "From transistors to MEMS: Throughput-aware power gating in CMOS circuits.", "DBLP authors": ["Michael B. Henry", "Leyla Nazhandali"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457224", "OA papers": [{"PaperId": "https://openalex.org/W3141854969", "PaperTitle": "From transistors to MEMS: Throughput-aware power gating in CMOS circuits", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Henry", "Nazhandali"]}]}, {"DBLP title": "Energy- and endurance-aware design of phase change memory caches.", "DBLP authors": ["Yongsoo Joo", "Dimin Niu", "Xiangyu Dong", "Guangyu Sun", "Naehyuck Chang", "Yuan Xie"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457221", "OA papers": [{"PaperId": "https://openalex.org/W4237860043", "PaperTitle": "Energy- and endurance-aware design of phase change memory caches", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 5.0, "Seoul National University": 1.0}, "Authors": ["None Seung-Ki Joo", "None LiYa Niu", "None Chen Dong", "None Hongmei Sun", "None Dau-Chyrh Chang", "Wenlei Xie"]}]}, {"DBLP title": "Evaluation and design exploration of solar harvested-energy prediction algorithm.", "DBLP authors": ["Mustafa Imran Ali", "Bashir M. Al-Hashimi", "Joaqu\u00edn Recas", "David Atienza"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457222", "OA papers": [{"PaperId": "https://openalex.org/W3139606418", "PaperTitle": "Evaluation and design exploration of solar harvested-energy prediction algorithm", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Southampton": 2.0, "Universidad Complutense de Madrid": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Ali", "Al-Hashimi", "Recas", "Atienza"]}]}, {"DBLP title": "A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM).", "DBLP authors": ["Yiran Chen", "Hai Li", "Xiaobin Wang", "Wenzhong Zhu", "Wei Xu", "Tong Zhang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457219", "OA papers": [{"PaperId": "https://openalex.org/W4243973767", "PaperTitle": "A nondestructive self-reference scheme for Spin-Transfer Torque Random Access Memory (STT-RAM)", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["None wei Chen", "None Chengbin Li", "None Weidong Wang", "None Zhigang Zhu", "N. Xu", "None Wanping Zhang"]}]}, {"DBLP title": "Pseudo-CMOS: A novel design style for flexible electronics.", "DBLP authors": ["Tsung-Ching Huang", "Kenjiro Fukuda", "Chun-Ming Lo", "Yung-Hui Yeh", "Tsuyoshi Sekitani", "Takao Someya", "Kwang-Ting Cheng"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457220", "OA papers": [{"PaperId": "https://openalex.org/W4241311507", "PaperTitle": "Pseudo-CMOS: A novel design style for flexible electronics", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 3.0, "The University of Tokyo": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["None Xubo Huang", "Kenjiro Fukuda", "None Louis Lo", "None Shang-Yu Yeh", "Tsuyoshi Sekitani", "Takao Someya", "None JIANG Cheng"]}]}, {"DBLP title": "Spinto: High-performance energy minimization in spin glasses.", "DBLP authors": ["H\u00e9ctor J. Garc\u00eda", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457217", "OA papers": [{"PaperId": "https://openalex.org/W3142307601", "PaperTitle": "Spinto: High-performance energy minimization in spin glasses", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Garcia"]}]}, {"DBLP title": "TSV redundancy: Architecture and design issues in 3D IC.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng", "Hung-Chun Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457218", "OA papers": [{"PaperId": "https://openalex.org/W4255435342", "PaperTitle": "TSV redundancy: Architecture and design issues in 3D IC", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {}, "Authors": ["None Bin-Tsan Hsieh", "None Tae-Yeon Hwang", "None Dau-Chyrh Chang", "None Er-Jung Tsai", "None King Jet Tseng", "Hung-Chun Li"]}]}, {"DBLP title": "A GPU based implementation of Center-Surround Distribution Distance for feature extraction and matching.", "DBLP authors": ["Aditi Rathi", "Michael DeBole", "Weina Ge", "Robert T. Collins", "Narayanan Vijaykrishnan"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457215", "OA papers": [{"PaperId": "https://openalex.org/W3151549018", "PaperTitle": "A GPU based implementation of Center-Surround Distribution Distance for feature extraction and matching", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Rathi", "DeBole", "Ge", "Collins", "Vijaykrishnan"]}]}, {"DBLP title": "Parallel subdivision surface rendering and animation on the Cell BE processor.", "DBLP authors": ["R. Grottesi", "Serena Morigi", "Martino Ruggiero", "Luca Benini"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457216", "OA papers": [{"PaperId": "https://openalex.org/W3140187396", "PaperTitle": "Parallel subdivision surface rendering and animation on the Cell BE processor", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Grottesi", "Morigi", "Ruggiero", "Benini"]}]}, {"DBLP title": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem.", "DBLP authors": ["Camille Jalier", "Didier Lattard", "Ahmed Amine Jerraya", "Gilles Sassatelli", "Pascal Benoit", "Lionel Torres"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457213", "OA papers": [{"PaperId": "https://openalex.org/W3140341675", "PaperTitle": "Heterogeneous vs homogeneous MPSoC approaches for a Mobile LTE modem", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Jalier", "Lattard", "Jerraya", "Sassatelli", "Benoit", "Torres"]}]}, {"DBLP title": "Recursion-driven parallel code generation for multi-core platforms.", "DBLP authors": ["Rebecca L. Collins", "Bharadwaj Vellore", "Luca P. Carloni"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457214", "OA papers": [{"PaperId": "https://openalex.org/W3147446862", "PaperTitle": "Recursion-driven parallel code generation for multi-core platforms", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Collins", "Vellore", "Carloni"]}]}, {"DBLP title": "An industrial design space exploration framework for supporting run-time resource management on multi-core systems.", "DBLP authors": ["Giovanni Mariani", "Prabhat Avasare", "Geert Vanmeerbeeck", "Chantal Ykman-Couvreur", "Gianluca Palermo", "Cristina Silvano", "Vittorio Zaccaria"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457211", "OA papers": [{"PaperId": "https://openalex.org/W3148214001", "PaperTitle": "An industrial design space exploration framework for supporting run-time resource management on multi-core systems", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Mariani", "Avasare", "Vanmeerbeeck", "Ykman-Couvreur", "Palermo", "Silvano", "Zaccaria"]}]}, {"DBLP title": "Stretching the limits of FPGA SerDes for enhanced ATE performance.", "DBLP authors": ["A. M. Majid", "David C. Keezer"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457212", "OA papers": [{"PaperId": "https://openalex.org/W3151155417", "PaperTitle": "Stretching the limits of FPGA SerDes for enhanced ATE performance", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Majid", "Keezer"]}]}, {"DBLP title": "Multi-temperature testing for core-based system-on-chip.", "DBLP authors": ["Zhiyuan He", "Zebo Peng", "Petru Eles"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457209", "OA papers": [{"PaperId": "https://openalex.org/W4240114955", "PaperTitle": "Multi-temperature testing for core-based system-on-chip", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["None Yanlin He", "None Syd S. Peng", "Petru Eles"]}]}, {"DBLP title": "Memory testing with a RISC microcontroller.", "DBLP authors": ["Ad J. van de Goor", "Georgi Gaydadjiev", "Said Hamdioui"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457210", "OA papers": [{"PaperId": "https://openalex.org/W4231050950", "PaperTitle": "Memory testing with a RISC microcontroller", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Ad J. van de Goor", "Georgi Gaydadjiev", "Said Hamdioui"]}]}, {"DBLP title": "Constant-time admission control for Deadline Monotonic tasks.", "DBLP authors": ["Alejandro Masrur", "Samarjit Chakraborty", "Georg F\u00e4rber"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457207", "OA papers": [{"PaperId": "https://openalex.org/W3147045577", "PaperTitle": "Constant-time admission control for Deadline Monotonic tasks", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Masrur", "Chakraborty", "Farber"]}]}, {"DBLP title": "Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks.", "DBLP authors": ["Jonas Rox", "Rolf Ernst"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457208", "OA papers": [{"PaperId": "https://openalex.org/W3145408885", "PaperTitle": "Exploiting inter-event stream correlations between output event streams of non-preemptively scheduled tasks", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Rox", "Ernst"]}]}, {"DBLP title": "Transition-aware real-time task scheduling for reconfigurable embedded systems.", "DBLP authors": ["Hessam Kooti", "Elaheh Bozorgzadeh", "Shenghui Liao", "Lichun Bao"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457205", "OA papers": [{"PaperId": "https://openalex.org/W4234911916", "PaperTitle": "Transition-aware real-time task scheduling for reconfigurable embedded systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Hessam Kooti", "Elaheh Bozorgzadeh", "None Xin Liao", "None Yuliang Bao"]}]}, {"DBLP title": "IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457206", "OA papers": [{"PaperId": "https://openalex.org/W4243014576", "PaperTitle": "IVF: Characterizing the vulnerability of microprocessor structures to intermittent faults", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Avijit Pan", "None Jun Hu", "None Chengbin Li"]}]}, {"DBLP title": "Aging-resilient design of pipelined architectures using novel detection and correction circuits.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457203", "OA papers": [{"PaperId": "https://openalex.org/W3146062159", "PaperTitle": "Aging-resilient design of pipelined architectures using novel detection and correction circuits", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Dadgour", "Banerjee"]}]}, {"DBLP title": "An integrated framework for joint design space exploration of microarchitecture and circuits.", "DBLP authors": ["Omid Azizi", "Aqeel Mahesri", "John P. Stevenson", "Sanjay J. Patel", "Mark Horowitz"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457204", "OA papers": [{"PaperId": "https://openalex.org/W3150489614", "PaperTitle": "An integrated framework for joint design space exploration of microarchitecture and circuits", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stanford University": 3.0, "Nvidia (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Azizi", "Mahesri", "Stevenson", "Patel", "Horowitz"]}]}, {"DBLP title": "AUTOSAR and the automotive tool chain.", "DBLP authors": ["Stefan Voget"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457202", "OA papers": [{"PaperId": "https://openalex.org/W3145005916", "PaperTitle": "AUTOSAR and the automotive tool chain", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Voget"]}]}, {"DBLP title": "AUTOSAR basic software for complex control units.", "DBLP authors": ["Dirk Diekhoff"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457199", "OA papers": [{"PaperId": "https://openalex.org/W3146322246", "PaperTitle": "AUTOSAR basic software for complex control units", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Elektrobit Automotive, Erlangen, Germany": 1.0}, "Authors": ["Diekhoff"]}]}, {"DBLP title": "High-fidelity markovian power model for protocols.", "DBLP authors": ["Jing Cao", "Albert Nymeyer"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457200", "OA papers": [{"PaperId": "https://openalex.org/W4252331276", "PaperTitle": "High-fidelity markovian power model for protocols", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["None Jing Cao", "Albert Nymeyer"]}]}, {"DBLP title": "Energy-performance design space exploration in SMT architectures exploiting selective load value predictions.", "DBLP authors": ["Arpad Gellert", "Gianluca Palermo", "Vittorio Zaccaria", "Adrian Florea", "Lucian N. Vintan", "Cristina Silvano"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457197", "OA papers": [{"PaperId": "https://openalex.org/W3148399485", "PaperTitle": "Energy-performance design space exploration in SMT architectures exploiting selective load value predictions", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gellert", "Palermo", "Zaccaria", "Florea", "Vintan", "Silvano"]}]}, {"DBLP title": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC.", "DBLP authors": ["Vladimir Pasca", "Lorena Anghel", "Claudia Rusu", "Riccardo Locatelli", "Massimo Coppola"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457198", "OA papers": [{"PaperId": "https://openalex.org/W3146065548", "PaperTitle": "Error resilience of intra-die and inter-die communication with 3D spidergon STNoC", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0, "STMicroelectronics (France)": 2.0}, "Authors": ["Pasca", "Anghel", "Rusu", "Locatelli", "Coppola"]}]}, {"DBLP title": "Towards a chip level reliability simulator for copper/low-k backend processes.", "DBLP authors": ["Muhammad Bashir", "Linda S. Milor"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457195", "OA papers": [{"PaperId": "https://openalex.org/W3147595165", "PaperTitle": "Towards a chip level reliability simulator for copper/low-k backend processes", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Bashir", "Milor"]}]}, {"DBLP title": "NBTI modeling in the framework of temperature variation.", "DBLP authors": ["Seyab", "Said Hamdioui"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457196", "OA papers": [{"PaperId": "https://openalex.org/W4233401511", "PaperTitle": "NBTI modeling in the framework of temperature variation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Seyab", "Said Hamdioui"]}]}, {"DBLP title": "RunAssert: A non-intrusive run-time assertion for parallel programs debugging.", "DBLP authors": ["Chi-Neng Wen", "Shu-Hsuan Chou", "Tien-Fu Chen", "Tay-Jyi Lin"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457193", "OA papers": [{"PaperId": "https://openalex.org/W4255226457", "PaperTitle": "RunAssert: A non-intrusive run-time assertion for parallel programs debugging", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Wen", "None Chou", "None wei Chen", "Carol Sze Ki Lin"]}]}, {"DBLP title": "An RDL-configurable 3D memory tier to replace on-chip SRAM.", "DBLP authors": ["Marco Facchini", "Paul Marchal", "Francky Catthoor", "Wim Dehaene"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457194", "OA papers": [{"PaperId": "https://openalex.org/W3143819208", "PaperTitle": "An RDL-configurable 3D memory tier to replace on-chip SRAM", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Facchini", "Marchal", "Catthoor", "Dehaene"]}]}, {"DBLP title": "GentleCool: Cooling aware proactive workload scheduling in multi-machine systems.", "DBLP authors": ["Raid Zuhair Ayoub", "Shervin Sharifi", "Tajana Simunic Rosing"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457191", "OA papers": [{"PaperId": "https://openalex.org/W4255301508", "PaperTitle": "GentleCool: Cooling aware proactive workload scheduling in multi-machine systems", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["R. Ayoub", "S Sharifi", "Tajana Rosing"]}]}, {"DBLP title": "Timing modeling for digital sub-threshold circuits.", "DBLP authors": ["Niklas Lotze", "Jacob G\u00f6ppert", "Yiannos Manoli"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457192", "OA papers": [{"PaperId": "https://openalex.org/W3144573847", "PaperTitle": "Timing modeling for digital sub-threshold circuits", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Lotze", "Goppert", "Manoli"]}]}, {"DBLP title": "Power consumption of logic circuits in ambipolar carbon nanotube technology.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457189", "OA papers": [{"PaperId": "https://openalex.org/W4229860685", "PaperTitle": "Power consumption of logic circuits in ambipolar carbon nanotube technology", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "Rice University": 1.0}, "Authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"]}]}, {"DBLP title": "Reversible logic synthesis through ant colony optimization.", "DBLP authors": ["Min Li", "Yexin Zheng", "Michael S. Hsiao", "Chao Huang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457190", "OA papers": [{"PaperId": "https://openalex.org/W4253624813", "PaperTitle": "Reversible logic synthesis through ant colony optimization", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["None Chengbin Li", "None Xuemei Zheng", "Michael Hsiao", "None Xubo Huang"]}]}, {"DBLP title": "Low-power FinFET circuit synthesis using surface orientation optimization.", "DBLP authors": ["Prateek Mishra", "Niraj K. Jha"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457187", "OA papers": [{"PaperId": "https://openalex.org/W3151144990", "PaperTitle": "Low-power FinFET circuit synthesis using surface orientation optimization", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Mishra", "Jha"]}]}, {"DBLP title": "Implementing digital logic with sinusoidal supplies.", "DBLP authors": ["Kalyana C. Bollapalli", "Sunil P. Khatri", "Laszlo B. Kish"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457188", "OA papers": [{"PaperId": "https://openalex.org/W4210626857", "PaperTitle": "Implementing digital logic with sinusoidal supplies", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Kalyana C. Bollapalli", "Sunil P. Khatri", "Laszlo B. Kish"]}]}, {"DBLP title": "A reconfigurable multiprocessor architecture for a reliable face recognition implementation.", "DBLP authors": ["Antonino Tumeo", "Francesco Regazzoni", "Gianluca Palermo", "Fabrizio Ferrandi", "Donatella Sciuto"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457185", "OA papers": [{"PaperId": "https://openalex.org/W3143268424", "PaperTitle": "A reconfigurable multiprocessor architecture for a reliable face recognition implementation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 4.0, "Universit\u00e0 della Svizzera italiana": 1.0}, "Authors": ["Tumeo", "Regazzoni", "Palermo", "Ferrandi", "Sciuto"]}]}, {"DBLP title": "A systematic approach to the test of combined HW/SW systems.", "DBLP authors": ["Alexander Krupp", "Wolfgang M\u00fcller"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457186", "OA papers": [{"PaperId": "https://openalex.org/W3141305278", "PaperTitle": "A systematic approach to the test of combined HW/SW systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Krupp", "Muller"]}]}, {"DBLP title": "A new approach for adaptive failure diagnostics based on emulation test.", "DBLP authors": ["Steffen Ostendorff", "Heinz-Dietrich Wuttke", "J\u00f6rg Sach\u00dfe", "S. K\u00f6hler"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457183", "OA papers": [{"PaperId": "https://openalex.org/W2030160240", "PaperTitle": "A new approach for adaptive failure diagnostics based on emulation test", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technische Universit\u00e4t Ilmenau": 3.0, "Boundary Scan Division, G\u00d6PEL electronic GmbH, G\u00f6schwitzer Str. 58/60, 07745 Jena, Germany": 1.0}, "Authors": ["Steffen Ostendorff", "Heinz-Dietrich Wuttke", "J. Sachsse", "S. Kohler"]}]}, {"DBLP title": "Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems.", "DBLP authors": ["Karthik Lakshmanan", "Gaurav Bhatia", "Ragunathan Rajkumar"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457184", "OA papers": [{"PaperId": "https://openalex.org/W3150603707", "PaperTitle": "Integrated end-to-end timing analysis of networked AUTOSAR-compliant systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Lakshmanan", "Bhatia", "Rajkumar"]}]}, {"DBLP title": "Scalable stochastic processors.", "DBLP authors": ["Sriram Narayanan", "John Sartori", "Rakesh Kumar", "Douglas L. Jones"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457181", "OA papers": [{"PaperId": "https://openalex.org/W4205579859", "PaperTitle": "Scalable stochastic processors", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Urbana University": 4.0}, "Authors": ["Siddharth Narayanan", "J. Sartori", "Rajesh Kumar", "David R. Jones"]}]}, {"DBLP title": "Energy-oriented dynamic SPM allocation based on time-slotted Cache conflict graph.", "DBLP authors": ["Wang Huan", "Zhang Yang", "Mei Chen", "Ling Ming"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457138", "OA papers": [{"PaperId": "https://openalex.org/W4242737310", "PaperTitle": "Energy-oriented dynamic SPM allocation based on time-slotted Cache conflict graph", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Huan Wang", "Yang Zhang", "Chen Mei", "Ming Ling"]}]}, {"DBLP title": "Enhanced Q-learning algorithm for dynamic power management with performance constraint.", "DBLP authors": ["Wei Liu", "Ying Tan", "Qinru Qiu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457135", "OA papers": [{"PaperId": "https://openalex.org/W4248440948", "PaperTitle": "Enhanced Q-learning algorithm for dynamic power management with performance constraint", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "None Yee Ann Tan", "None Peihua Qiu"]}]}, {"DBLP title": "Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations.", "DBLP authors": ["Aline Mello", "Isaac Maia", "Alain Greiner", "Fran\u00e7ois P\u00eacheux"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457136", "OA papers": [{"PaperId": "https://openalex.org/W3142366035", "PaperTitle": "Parallel simulation of systemC TLM 2.0 compliant MPSoC on SMP workstations", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Mello", "Maia", "Greiner", "Pecheux"]}]}, {"DBLP title": "High-speed clock recovery for low-cost FPGAs.", "DBLP authors": ["Istv\u00e1n Haller", "Zoltan Francisc Baruch"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457133", "OA papers": [{"PaperId": "https://openalex.org/W3150895142", "PaperTitle": "High-speed clock recovery for low-cost FPGAs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Haller", "Baruch"]}]}, {"DBLP title": "Demonstration of an in-band reconfiguration data distribution and network node reconfiguration.", "DBLP authors": ["Uwe Pro\u00df", "Sebastian Goller", "Erik Markert", "Michael J\u00fcttner", "Jan Langer", "Ulrich Heinkel", "Joachim Kn\u00e4blein", "Axel Schneider"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457134", "OA papers": [{"PaperId": "https://openalex.org/W3149863625", "PaperTitle": "Demonstration of an in-band reconfiguration data distribution and network node reconfiguration", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chemnitz University of Technology": 4.0, "Alcatel Lucent (Germany)": 2.0}, "Authors": ["Pross", "Goller", "Markert", "Juttner", "Langer", "Heinkel", "Knablein", "Schneider"]}]}, {"DBLP title": "Programmable aging sensor for automotive safety-critical applications.", "DBLP authors": ["Julio C\u00e9sar V\u00e1zquez", "V\u00edctor H. Champac", "Isabel C. Teixeira", "Marcelino B. Santos", "Jo\u00e3o Paulo Teixeira"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457131", "OA papers": [{"PaperId": "https://openalex.org/W4246352371", "PaperTitle": "Programmable aging sensor for automotive safety-critical applications", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 1.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.5}, "Authors": ["J. G. Panduro Vazquez", "Victor Champac", "Isabel C. Teixeira", "Maria Jos\u00e9 Santos", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "Passive reduced order modeling of multiport interconnects via semidefinite programming.", "DBLP authors": ["Zohaib Mahmood", "Bradley N. Bond", "Tarek Moselhy", "Alexandre Megretski", "Luca Daniel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457132", "OA papers": [{"PaperId": "https://openalex.org/W3149625180", "PaperTitle": "Passive reduced order modeling of multiport interconnects via semidefinite programming", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Massachusetts Institute of Technology": 5.0}, "Authors": ["Zohaib Mahmood", "Brad Bond", "Tarek Moselhy", "Alexandre Megretski", "Luca Daniel"]}]}, {"DBLP title": "GoldMine: Automatic assertion generation using data mining and static analysis.", "DBLP authors": ["Shobha Vasudevan", "David Sheridan", "Sanjay J. Patel", "David Tcheng", "William Tuohy", "Daniel R. Johnson"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457129", "OA papers": [{"PaperId": "https://openalex.org/W3142765463", "PaperTitle": "GoldMine: Automatic assertion generation using data mining and static analysis", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Illinois Urbana-Champaign": 6.0}, "Authors": ["Sridhar R. Vasudevan", "Sheridan", "Patel", "Tcheng", "Tuohy", "Johnson"]}]}, {"DBLP title": "Assertion-based verification of RTOS properties.", "DBLP authors": ["Marcio F. da S. Oliveira", "Henning Zabel", "Wolfgang M\u00fcller"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457130", "OA papers": [{"PaperId": "https://openalex.org/W3143921161", "PaperTitle": "Assertion-based verification of RTOS properties", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Oliveira", "Zabel", "Mueller"]}]}, {"DBLP title": "Post-placement temperature reduction techniques.", "DBLP authors": ["Wei Liu", "Alberto Nannarelli", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457127", "OA papers": [{"PaperId": "https://openalex.org/W4229840059", "PaperTitle": "Post-placement temperature reduction techniques", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Denmark": 2.0, "Polytechnic University of Turin": 3.0}, "Authors": ["None Zhanwei Liu", "Alberto Nannarelli", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Clock gating approaches by IOEX graphs and cluster efficiency plots.", "DBLP authors": ["Jithendra Srinivas", "Sukumar Jairam"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457128", "OA papers": [{"PaperId": "https://openalex.org/W3146177637", "PaperTitle": "Clock gating approaches by IOEX graphs and cluster efficiency plots", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 2.0}, "Authors": ["Srinivas", "Jairam"]}]}, {"DBLP title": "Timing modeling and analysis for AUTOSAR-based software development - a case study.", "DBLP authors": ["Kay Klobedanz", "Christoph Kuznik", "Andreas Thuy", "Wolfgang M\u00fcller"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457125", "OA papers": [{"PaperId": "https://openalex.org/W4232933180", "PaperTitle": "Timing modeling and analysis for AUTOSAR-based software development - a case study", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Kay Klobedanz", "Christoph Kuznik", "A. Thuy", "Wolfgang Mueller"]}]}, {"DBLP title": "Design of a real-time optimized emulation method.", "DBLP authors": ["Timo Kerstan", "Markus Oertel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457126", "OA papers": [{"PaperId": "https://openalex.org/W3152077131", "PaperTitle": "Design of a real-time optimized emulation method", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Kerstan", "oertel"]}]}, {"DBLP title": "Capturing intrinsic parameter fluctuations using the PSP compact model.", "DBLP authors": ["Binjie Cheng", "Daryoosh Dideban", "Negin Moezi", "Campbell Millar", "Gareth Roy", "Xingsheng Wang", "Scott Roy", "Asen Asenov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457123", "OA papers": [{"PaperId": "https://openalex.org/W3140377312", "PaperTitle": "Capturing intrinsic parameter fluctuations using the PSP compact model", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Cheng", "Dideban", "Moezi", "Millar", "Roy", "Wang", "Asenov"]}]}, {"DBLP title": "Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective.", "DBLP authors": ["Pavel Ghosh", "Arunabha Sen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457124", "OA papers": [{"PaperId": "https://openalex.org/W3148906155", "PaperTitle": "Power efficient voltage islanding for Systems-on-chip from a floorplanning perspective", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ghosh", "Sen"]}]}, {"DBLP title": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456919", "OA papers": [{"PaperId": "https://openalex.org/W4256333386", "PaperTitle": "Accelerating Lightpath setup via broadcasting in binary-tree waveguide in Optical NoCs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy of Sciences": 2.0, "Institute of Computing Technology": 2.0}, "Authors": ["None Binzhang Fu", "None Yinhe Han", "None Chengbin Li", "None Chengbin Li"]}]}, {"DBLP title": "A High-Voltage Low-Power DC-DC buck regulator for automotive applications.", "DBLP authors": ["Giuseppe Pasetti", "Luca Fanucci", "Riccardo Serventi"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456916", "OA papers": [{"PaperId": "https://openalex.org/W3146945243", "PaperTitle": "A High-Voltage Low-Power DC-DC buck regulator for automotive applications", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Pasetti", "Fanucci", "Serventi"]}]}, {"DBLP title": "SimTag: Exploiting tag bits similarity to improve the reliability of the data caches.", "DBLP authors": ["Jesung Kim", "Soontae Kim", "Yebin Lee"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456917", "OA papers": [{"PaperId": "https://openalex.org/W4242108284", "PaperTitle": "SimTag: Exploiting tag bits similarity to improve the reliability of the data caches", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sehoon Kim", "None Sehoon Kim", "None Sangho Lee"]}]}, {"DBLP title": "The split register file.", "DBLP authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456914", "OA papers": [{"PaperId": "https://openalex.org/W3146490707", "PaperTitle": "The split register file", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Abella", "Carretero", "Chaparro", "Vera"]}]}, {"DBLP title": "Multithreaded code from synchronous programs: Extracting independent threads for OpenMP.", "DBLP authors": ["Daniel Baudisch", "Jens Brandt", "Klaus Schneider"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456915", "OA papers": [{"PaperId": "https://openalex.org/W3149651344", "PaperTitle": "Multithreaded code from synchronous programs: Extracting independent threads for OpenMP", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Baudisch", "Brandt", "Schneider"]}]}, {"DBLP title": "RMOT: Recursion in model order for task execution time estimation in a software pipeline.", "DBLP authors": ["Nabeel Iqbal", "M. Adnan Siddique", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456912", "OA papers": [{"PaperId": "https://openalex.org/W3152069483", "PaperTitle": "RMOT: Recursion in model order for task execution time estimation in a software pipeline", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Iqbal", "Siddique"]}]}, {"DBLP title": "Approximate logic synthesis for error tolerant applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456913", "OA papers": [{"PaperId": "https://openalex.org/W4255029913", "PaperTitle": "Approximate logic synthesis for error tolerant applications", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["None Doochul Shin", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Automatic microarchitectural pipelining.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Dmitry Bufistov", "Michael Kishinevsky"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456910", "OA papers": [{"PaperId": "https://openalex.org/W3146834460", "PaperTitle": "Automatic microarchitectural pipelining", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Galceran-Oms", "Cortadella", "Bufistov", "Kishinevsky"]}]}, {"DBLP title": "Non-linear Operating Point Statistical Analysis for Local Variations in logic timing at low voltage.", "DBLP authors": ["Rahul Rithe", "Jie Gu", "Alice Wang", "Satyendra Datla", "Gordon Gammie", "Dennis Buss", "Anantha P. Chandrakasan"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456911", "OA papers": [{"PaperId": "https://openalex.org/W4251011269", "PaperTitle": "Non-linear Operating Point Statistical Analysis for Local Variations in logic timing at low voltage", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Rahul Rithe", "None Xiaosi Gu", "Alice H. Wang", "Satyendra Datla", "Gordon Gammie", "Dennis D. Buss", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Dynamically reconfigurable register file for a softcore VLIW processor.", "DBLP authors": ["Stephan Wong", "Fakhar Anjam", "Faisal Nadeem"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456908", "OA papers": [{"PaperId": "https://openalex.org/W3148322066", "PaperTitle": "Dynamically reconfigurable register file for a softcore VLIW processor", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Wong", "Anjam", "Nadeem"]}]}, {"DBLP title": "FPGA-based adaptive computing for correlated multi-stream processing.", "DBLP authors": ["Ming Liu", "Zhonghai Lu", "Wolfgang Kuehn", "Axel Jantsch"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456909", "OA papers": [{"PaperId": "https://openalex.org/W4250823854", "PaperTitle": "FPGA-based adaptive computing for correlated multi-stream processing", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "None Robert Lu", "Wolfgang Kuehn", "Axel Jantsch"]}]}, {"DBLP title": "Far Correlation-based EMA with a precharacterized leakage model.", "DBLP authors": ["Olivier Meynard", "Sylvain Guilley", "Jean-Luc Danger", "Laurent Sauvage"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456906", "OA papers": [{"PaperId": "https://openalex.org/W4251701217", "PaperTitle": "Far Correlation-based EMA with a precharacterized leakage model", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Olivier Meynard", "Sylvain Guilley", "Jean-Luc Danger", "Laurent Sauvage"]}]}, {"DBLP title": "Improved countermeasure against Address-bit DPA for ECC scalar multiplication.", "DBLP authors": ["Masami Izumi", "Jun Ikegami", "Kazuo Sakiyama", "Kazuo Ohta"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456907", "OA papers": [{"PaperId": "https://openalex.org/W3147584606", "PaperTitle": "Improved countermeasure against Address-bit DPA for ECC scalar multiplication", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Izumi", "Ikegami", "Sakiyama", "Ohta"]}]}, {"DBLP title": "Enabling efficient post-silicon debug by clustering of hardware-assertions.", "DBLP authors": ["Mohammad Hossein Neishaburi", "Zeljko Zilic"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456904", "OA papers": [{"PaperId": "https://openalex.org/W3145435162", "PaperTitle": "Enabling efficient post-silicon debug by clustering of hardware-assertions", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"McGill University": 2.0}, "Authors": ["Neishaburi", "Zilic"]}]}, {"DBLP title": "Constrained Power Management: Application to a multimedia mobile platform.", "DBLP authors": ["Patrick Bellasi", "Stefano Bosisio", "Matteo Carnevali", "William Fornaciari", "David Siorpaes"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456905", "OA papers": [{"PaperId": "https://openalex.org/W2594791551", "PaperTitle": "Constrained Power Management: Application to a multimedia mobile platform", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 4.0, "STMicroelectronics (Italy)": 1.0}, "Authors": ["Patrick Bellasi", "S. Bosisio", "Matteo Carnevali", "William Fornaciari", "David Siorpaes"]}]}, {"DBLP title": "Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits.", "DBLP authors": ["Farhad Mehdipour", "Hiroaki Honda", "Hiroshi Kataoka", "Koji Inoue", "Irina Kataeva", "Kazuaki J. Murakami", "Hiroyuki Akaike", "Akira Fujimaki"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456902", "OA papers": [{"PaperId": "https://openalex.org/W3143252347", "PaperTitle": "Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mehdipour", "Kataoka", "Inoue", "Kataeva", "Murakami", "Fujimaki"]}]}, {"DBLP title": "MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture.", "DBLP authors": ["Tamar Kranenburg", "Rene van Leuken"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456903", "OA papers": [{"PaperId": "https://openalex.org/W4256075606", "PaperTitle": "MB-LITE: A robust, light-weight soft-core implementation of the MicroBlaze architecture", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Tamar Kranenburg", "Rene van Leuken"]}]}, {"DBLP title": "Automatic pipelining from transactional datapath specifications.", "DBLP authors": ["Eriko Nurvitadhi", "James C. Hoe", "Timothy Kam", "Shih-Lien Lu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456900", "OA papers": [{"PaperId": "https://openalex.org/W3148896160", "PaperTitle": "Automatic pipelining from transactional datapath specifications", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Nurvitadhi", "Hoe", "Kam", "Lu"]}]}, {"DBLP title": "Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems.", "DBLP authors": ["Sven van Haastregt", "Eyal Halm", "Bart Kienhuis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457006", "OA papers": [{"PaperId": "https://openalex.org/W4240710110", "PaperTitle": "Cost modeling and cycle-accurate co-simulation of heterogeneous multiprocessor systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sven van Haastregt", "Eyal Halm", "Bart Kienhuis"]}]}, {"DBLP title": "Differential Power Analysis enhancement with statistical preprocessing.", "DBLP authors": ["Victor Lomn\u00e9", "Amine Dehbaoui", "Philippe Maurine", "Lionel Torres", "Michel Robert"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457007", "OA papers": [{"PaperId": "https://openalex.org/W3142489112", "PaperTitle": "Differential Power Analysis enhancement with statistical preprocessing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Montpellier": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5}, "Authors": ["Lomne", "Dehbaoui", "Maurine", "Torres", "Robert"]}]}, {"DBLP title": "Correlation controlled sampling for efficient variability analysis of analog circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457008", "OA papers": [{"PaperId": "https://openalex.org/W3151700864", "PaperTitle": "Correlation controlled sampling for efficient variability analysis of analog circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jaffari", "Anis"]}]}, {"DBLP title": "Formal verification of analog circuits in the presence of noise and process variation.", "DBLP authors": ["Rajeev Narayanan", "Behzad Akbarpour", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar", "Lawrence C. Paulson"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457009", "OA papers": [{"PaperId": "https://openalex.org/W3143982981", "PaperTitle": "Formal verification of analog circuits in the presence of noise and process variation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Narayanan", "Akbarpour", "Zaki", "Tahar", "Paulson"]}]}, {"DBLP title": "Toward optimized code generation through model-based optimization.", "DBLP authors": ["Asma Charfi", "Chokri Mraidha", "S\u00e9bastien G\u00e9rard", "Fran\u00e7ois Terrier", "Pierre Boulet"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457010", "OA papers": [{"PaperId": "https://openalex.org/W3144725529", "PaperTitle": "Toward optimized code generation through model-based optimization", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"CEA LIST": 4.0}, "Authors": ["Charfi", "Mraidha", "Gerard Labuda", "Terrier", "Boulet"]}]}, {"DBLP title": "Path-based scheduling in a hardware compiler.", "DBLP authors": ["Ruirui Gu", "Alessandro Forin", "Richard Neil Pittman"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457011", "OA papers": [{"PaperId": "https://openalex.org/W4252375668", "PaperTitle": "Path-based scheduling in a hardware compiler", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Gu", "Alessandro Forin", "Nanci Pittman"]}]}, {"DBLP title": "Optimization of FIR filter to improve eye diagram for general transmission line systems.", "DBLP authors": ["Yung-Shou Cheng", "Yen-Cheng Lai", "Ruey-Beei Wu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457012", "OA papers": [{"PaperId": "https://openalex.org/W4254456229", "PaperTitle": "Optimization of FIR filter to improve eye diagram for general transmission line systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["None JIANG Cheng", "None Jiangshan Lai", "None Hong Ren Wu"]}]}, {"DBLP title": "On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits.", "DBLP authors": ["Roshan Weerasekera", "Matt Grange", "Dinesh Pamunuwa", "Hannu Tenhunen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457013", "OA papers": [{"PaperId": "https://openalex.org/W3137712834", "PaperTitle": "On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Lancaster University": 1.5, "Microsystems (United Kingdom)": 1.5, "Kista Photonics Research Center": 1.0}, "Authors": ["Roshan Weerasekera", "Matt Grange", "I D B Pamunuwa", "Hannu Tenhunen"]}]}, {"DBLP title": "Interconnect delay and slew metrics using the beta distribution.", "DBLP authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457014", "OA papers": [{"PaperId": "https://openalex.org/W4245323186", "PaperTitle": "Interconnect delay and slew metrics using the beta distribution", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jun-Kuei Zeng", "Chung-Ping Chen"]}]}, {"DBLP title": "Accurate timed RTOS model for transaction level modeling.", "DBLP authors": ["Yonghyun Hwang", "Gunar Schirner", "Samar Abdi", "Daniel D. Gajski"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457015", "OA papers": [{"PaperId": "https://openalex.org/W4234303940", "PaperTitle": "Accurate timed RTOS model for transaction level modeling", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Irvine": 2.0, "Northeastern University": 1.0, "Concordia University": 1.0}, "Authors": ["None Tae-Yeon Hwang", "Gunar Schirner", "Samar Abdi", "Daniel D. Gajski"]}]}, {"DBLP title": "A modeling method by eliminating execution traces for performance evaluation.", "DBLP authors": ["Kouichi Ono", "Manabu Toyota", "Ryo Kawahara", "Yoshifumi Sakamoto", "Takeo Nakada", "Naoaki Fukuoka"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457016", "OA papers": [{"PaperId": "https://openalex.org/W3141586069", "PaperTitle": "A modeling method by eliminating execution traces for performance evaluation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ono", "Kawahara", "Sakamoto", "Nakada", "Fukuoka"]}]}, {"DBLP title": "Verifying UML/OCL models using Boolean satisfiability.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Mirco Kuhlmann", "Martin Gogolla", "Rolf Drechsler"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457017", "OA papers": [{"PaperId": "https://openalex.org/W2406059451", "PaperTitle": "Verifying UML/OCL models using Boolean satisfiability", "Year": 2010, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Bremen": 5.0}, "Authors": ["Mathias Soeken", "Robert Wille", "Mirco Kuhlmann", "Martin Gogolla", "Rolf Drechsler"]}]}, {"DBLP title": "SCOC3: a space computer on a chip.", "DBLP authors": ["Franck Koebel", "Jean-Fran\u00e7ois Coldefy"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457018", "OA papers": [{"PaperId": "https://openalex.org/W2101379794", "PaperTitle": "SCOC3: a space computer on a chip", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"EADS Astrium Satellite, CoC Electronic France, Elancourt, France": 2.0}, "Authors": ["Franck Koebel", "Jean-Francois Coldefy"]}]}, {"DBLP title": "High temperature polymer capacitors for aerospace applications.", "DBLP authors": ["Clinton K. Landrock", "Bozena Kaminska"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457019", "OA papers": [{"PaperId": "https://openalex.org/W3152083207", "PaperTitle": "High temperature polymer capacitors for aerospace applications", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Simon Fraser University": 2.0}, "Authors": ["Landrock", "Kaminska"]}]}, {"DBLP title": "An on-chip clock generation scheme for faster-than-at-speed delay testing.", "DBLP authors": ["Songwei Pei", "Huawei Li", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457020", "OA papers": [{"PaperId": "https://openalex.org/W4231794298", "PaperTitle": "An on-chip clock generation scheme for faster-than-at-speed delay testing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Soo-Chang Pei", "None Chengbin Li", "None Chengbin Li"]}]}, {"DBLP title": "Construction of dual mode components for reconfiguration aware high-level synthesis.", "DBLP authors": ["George Economakos", "Sotirios Xydis", "Ioannis Koutras", "Dimitrios Soudris"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457021", "OA papers": [{"PaperId": "https://openalex.org/W3148561798", "PaperTitle": "Construction of dual mode components for reconfiguration aware high-level synthesis", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Economakos", "Xydis", "Koutras", "Soudris"]}]}, {"DBLP title": "Optimizing Data-Flow Graphs with min/max, adding and relational operations.", "DBLP authors": ["Jes\u00fas M. P\u00e9rez", "Pablo S\u00e1nchez", "V\u00edctor Fern\u00e1ndez"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457022", "OA papers": [{"PaperId": "https://openalex.org/W3143204097", "PaperTitle": "Optimizing Data-Flow Graphs with min/max, adding and relational operations", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Perez", "Sanchez", "Fernandez"]}]}, {"DBLP title": "Optimization of the bias current network for accurate on-chip thermal monitoring.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457023", "OA papers": [{"PaperId": "https://openalex.org/W4230293370", "PaperTitle": "Optimization of the bias current network for accurate on-chip thermal monitoring", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["None Jieyi Long", "Gokhan Memik"]}]}, {"DBLP title": "SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal.", "DBLP authors": ["Fan Yang", "Yici Cai", "Qiang Zhou", "Jiang Hu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457024", "OA papers": [{"PaperId": "https://openalex.org/W4248435715", "PaperTitle": "SAT based multi-net rip-up-and-reroute for manufacturing hotspot removal", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0, "Texas A&M University": 1.0}, "Authors": ["None Liuqing Yang", "None Zhisong Cai", "None Zhiguo Zhou", "None Jun Hu"]}]}, {"DBLP title": "NIM- a noise index model to estimate delay discrepancies between silicon and simulation.", "DBLP authors": ["Elif Alpaslan", "Jennifer Dworak", "Bram Kruseman", "Ananta K. Majhi", "Wilmar M. Heuvelman", "Paul van de Wiel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457025", "OA papers": [{"PaperId": "https://openalex.org/W4246085191", "PaperTitle": "NIM- a noise index model to estimate delay discrepancies between silicon and simulation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Elif Alpaslan", "Jennifer Dworak", "B. Kruseman", "Ananta K. Majhi", "Wilmar Heuvelman", "Paul van de Wiel"]}]}, {"DBLP title": "Optimal regulation of traffic flows in networks-on-chip.", "DBLP authors": ["Fahimeh Jafari", "Zhonghai Lu", "Axel Jantsch", "Mohammad Hossien Yaghmaee"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457070", "OA papers": [{"PaperId": "https://openalex.org/W4229784699", "PaperTitle": "Optimal regulation of traffic flows in networks-on-chip", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ferdowsi University of Mashhad": 1.5, "Royal Institute of Technology": 2.5}, "Authors": ["Fahimeh Jafari", "None Robert Lu", "Axel Jantsch", "Mohammad Moghaddam"]}]}, {"DBLP title": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457071", "OA papers": [{"PaperId": "https://openalex.org/W4251074885", "PaperTitle": "A method to remove deadlocks in Networks-on-Chips with Wormhole flow control", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Bologna": 1.0}, "Authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"]}]}, {"DBLP title": "An analytical method for evaluating Network-on-Chip performance.", "DBLP authors": ["Sahar Foroutan", "Yvain Thonnart", "Richard Hersemeule", "Ahmed Jerraya"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457072", "OA papers": [{"PaperId": "https://openalex.org/W3148717489", "PaperTitle": "An analytical method for evaluating Network-on-Chip performance", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"STMicroelectronics (France)": 1.5, "CEA LETI": 2.5}, "Authors": ["Foroutan", "Thonnart", "Hersemeule", "Jerraya"]}]}, {"DBLP title": "A low-area flexible MIMO detector for WiFi/WiMAX standards.", "DBLP authors": ["Nariman Moezzi Madani", "Thorlindur Thorolfsson", "William Rhett Davis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457073", "OA papers": [{"PaperId": "https://openalex.org/W3144778227", "PaperTitle": "A low-area flexible MIMO detector for WiFi/WiMAX standards", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Moezzi-Madani", "Thorolfsson", "Davis"]}]}, {"DBLP title": "An embedded wide-range and high-resolution CLOCK jitter measurement circuit.", "DBLP authors": ["Yu Lee", "Ching-Yuan Yang", "Nai-Chen Daniel Cheng", "Ji-Jan Chen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457074", "OA papers": [{"PaperId": "https://openalex.org/W4255216152", "PaperTitle": "An embedded wide-range and high-resolution CLOCK jitter measurement circuit", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yu Sheng Lee", "Ching-Yuan Yang", "Nai-Chen Cheng", "Ji-Jan Chen"]}]}, {"DBLP title": "Analog circuit test based on a digital signature.", "DBLP authors": ["Alvaro G\u00f3mez", "Ricard Sanahuja", "Luz Balado", "Joan Figueras"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457075", "OA papers": [{"PaperId": "https://openalex.org/W4213194077", "PaperTitle": "Analog circuit test based on a digital signature", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Alicia Gomez", "R. Sanahuja", "Luz Balado", "Juan Figueras"]}]}, {"DBLP title": "DAGS: Distribution agnostic sequential Monte Carlo scheme for task execution time estimation.", "DBLP authors": ["Nabeel Iqbal", "M. Adnan Siddique", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457076", "OA papers": [{"PaperId": "https://openalex.org/W3142677565", "PaperTitle": "DAGS: Distribution agnostic sequential Monte Carlo scheme for task execution time estimation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Iqbal", "Siddique"]}]}, {"DBLP title": "Taming the component timing: A CBD methodology for real-time embedded systems.", "DBLP authors": ["Manoj G. Dixit", "Pallab Dasgupta", "S. Ramesh"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457077", "OA papers": [{"PaperId": "https://openalex.org/W3147912049", "PaperTitle": "Taming the component timing: A CBD methodology for real-time embedded systems", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"General Motors (India)": 2.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Dixit", "Dasgupta", "Ramesh"]}]}, {"DBLP title": "Deterministic, predictable and light-weight multithreading using PRET-C.", "DBLP authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457078", "OA papers": [{"PaperId": "https://openalex.org/W4214789710", "PaperTitle": "Deterministic, predictable and light-weight multithreading using PRET-C", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"]}]}, {"DBLP title": "Inversed Temperature Dependence aware clock skew scheduling for sequential circuits.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457079", "OA papers": [{"PaperId": "https://openalex.org/W4231336389", "PaperTitle": "Inversed Temperature Dependence aware clock skew scheduling for sequential circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jieyi Long", "Gokhan Memik"]}]}, {"DBLP title": "DynAHeal: Dynamic energy efficient task assignment for wireless healthcare systems.", "DBLP authors": ["Priti Aghera", "Dilip Krishnaswamy", "Diana Fang", "Ayse K. Coskun", "Tajana Rosing"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457080", "OA papers": [{"PaperId": "https://openalex.org/W3145669448", "PaperTitle": "DynAHeal: Dynamic energy efficient task assignment for wireless healthcare systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Aghera", "Krishnaswamy", "Fang", "Coskun", "Rosing"]}]}, {"DBLP title": "Instruction precomputation with memoization for fault detection.", "DBLP authors": ["Demid Borodin", "Ben H. H. Juurlink"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457081", "OA papers": [{"PaperId": "https://openalex.org/W3144334034", "PaperTitle": "Instruction precomputation with memoization for fault detection", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Borodin", "Juurlink"]}]}, {"DBLP title": "Simultaneous budget and buffer size computation for throughput-constrained task graphs.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Marc Geilen", "Twan Basten"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457082", "OA papers": [{"PaperId": "https://openalex.org/W3146940798", "PaperTitle": "Simultaneous budget and buffer size computation for throughput-constrained task graphs", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Eindhoven University of Technology": 3.0, "NXP (Netherlands)": 0.5, "University of Twente": 0.5}, "Authors": ["Wiggers", "Bekooij", "Geilen", "Basten"]}]}, {"DBLP title": "An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits.", "DBLP authors": ["Xiaoda Pan", "Fan Yang", "Xuan Zeng", "Yangfeng Su"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457083", "OA papers": [{"PaperId": "https://openalex.org/W4256273927", "PaperTitle": "An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Avijit Pan", "None Liuqing Yang", "None Zhi-qiang Zeng", "None Hao Su"]}]}, {"DBLP title": "AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics.", "DBLP authors": ["Bahman Kheradmand Boroujeni", "Christian Piguet", "Yusuf Leblebici"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457182", "OA papers": [{"PaperId": "https://openalex.org/W3142793030", "PaperTitle": "AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Kheradmand-Boroujeni", "Piguet", "Leblebici"]}]}, {"DBLP title": "On the efficacy of write-assist techniques in low voltage nanoscale SRAMs.", "DBLP authors": ["Vikas Chandra", "Cezary Pietrzyk", "Robert C. Aitken"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457179", "OA papers": [{"PaperId": "https://openalex.org/W3147064120", "PaperTitle": "On the efficacy of write-assist techniques in low voltage nanoscale SRAMs", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Chandra", "Pietrzyk", "Aitken"]}]}, {"DBLP title": "Optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times.", "DBLP authors": ["Hwisung Jung", "Massoud Pedram"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457180", "OA papers": [{"PaperId": "https://openalex.org/W4242830233", "PaperTitle": "Optimizing the power delivery network in dynamically voltage scaled systems with uncertain power mode transition times", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Hwisung Jung", "Massoud Pedram"]}]}, {"DBLP title": "Run-time spatial resource management for real-time applications on heterogeneous MPSoCs.", "DBLP authors": ["Timon D. ter Braak", "Philip K. F. H\u00f6lzenspies", "Jan Kuper", "Johann L. Hurink", "Gerard J. M. Smit"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457177", "OA papers": [{"PaperId": "https://openalex.org/W4251228863", "PaperTitle": "Run-time spatial resource management for real-time applications on heterogeneous MPSoCs", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Twente": 5.0}, "Authors": ["Timon D. ter Braak", "Philip K. F. H\u00f6lzenspies", "Jan Kuper", "Johann L. Hurink", "Gerard J.M. Smit"]}]}, {"DBLP title": "Rapid runtime estimation methods for pipelined MPSoCs.", "DBLP authors": ["Haris Javaid", "Andhi Janapsatya", "Mohammad Shihabul Haque", "Sri Parameswaran"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457178", "OA papers": [{"PaperId": "https://openalex.org/W3143298614", "PaperTitle": "Rapid runtime estimation methods for pipelined MPSoCs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Javaid", "Janapsatya", "Haque", "Parameswaran"]}]}, {"DBLP title": "Automatic workload generation for system-level exploration based on modified GCC compiler.", "DBLP authors": ["Jari Kreku", "Kari Tiensyrj\u00e4", "Geert Vanmeerbeeck"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457175", "OA papers": [{"PaperId": "https://openalex.org/W3143593436", "PaperTitle": "Automatic workload generation for system-level exploration based on modified GCC compiler", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"VTT Technical Research Centre of Finland": 2.0, "Imec": 1.0}, "Authors": ["Kreku", "Tiensyrja", "Vanmeerbeeck"]}]}, {"DBLP title": "A rapid prototyping system for error-resilient multi-processor systems-on-chip.", "DBLP authors": ["Matthias May", "Norbert Wehn", "Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf", "Daniel Ziener", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457176", "OA papers": [{"PaperId": "https://openalex.org/W2764062527", "PaperTitle": "A rapid prototyping system for error-resilient multi-processor systems-on-chip", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kaiserslautern": 2.0, "Technical University of Munich": 4.0, "University of Erlangen-Nuremberg": 2.0}, "Authors": ["Matthias May", "Norbert Wehn", "Abdelmajid Bouajila", "Johannes Zeppenfeld", "Walter Stechele", "Andreas Herkersdorf", "Daniel Ziener", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip.", "DBLP authors": ["Jih-Sheng Shen", "Chun-Hsian Huang", "Pao-Ann Hsiung"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457173", "OA papers": [{"PaperId": "https://openalex.org/W4255365631", "PaperTitle": "Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["None Chun-Chien Shen", "None Xubo Huang", "None Yuwen Hsiung"]}]}, {"DBLP title": "Application-specific memory performance of a heterogeneous reconfigurable architecture.", "DBLP authors": ["Sean Whitty", "Henning Sahlbach", "Brady Hurlburt", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457174", "OA papers": [{"PaperId": "https://openalex.org/W3147641890", "PaperTitle": "Application-specific memory performance of a heterogeneous reconfigurable architecture", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Whitty", "Sahlbach", "Hurlburt", "Ernst", "Putzke-Roming"]}]}, {"DBLP title": "A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation.", "DBLP authors": ["Abdulkadir Akin", "Gokhan Sayilar", "Ilker Hamzaoglu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457171", "OA papers": [{"PaperId": "https://openalex.org/W3143919365", "PaperTitle": "A reconfigurable hardware for one bit transform based multiple reference frame Motion Estimation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Akin", "Sayilar", "Hamzaoglu"]}]}, {"DBLP title": "Ultra-high throughput string matching for Deep Packet Inspection.", "DBLP authors": ["Alan Kennedy", "Xiaojun Wang", "Zhen Liu", "Bin Liu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457172", "OA papers": [{"PaperId": "https://openalex.org/W4246515478", "PaperTitle": "Ultra-high throughput string matching for Deep Packet Inspection", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University College Dublin": 1.5, "Trinity College Dublin": 1.5, "Tsinghua University": 1.0}, "Authors": ["Alan Kennedy", "None Weidong Wang", "None Zhanwei Liu", "Bin Liu"]}]}, {"DBLP title": "A HMMER hardware accelerator using divergences.", "DBLP authors": ["Juan Fernando Eusse Giraldo", "Nahri Moreano", "Ricardo Pezzuol Jacobi", "Alba Cristina Magalhaes Alves de Melo"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457169", "OA papers": [{"PaperId": "https://openalex.org/W4205568950", "PaperTitle": "A HMMER hardware accelerator using divergences", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bras\u00edlia": 3.0, "Federal University of Mato Grosso do Sul": 1.0}, "Authors": ["Juan Pablo Giraldo", "Nahri Moreano", "Ricardo P. Jacobi", "Alba Cristina Magalhaes Alves de Melo"]}]}, {"DBLP title": "Proactive NBTI mitigation for busy functional units in out-of-order microprocessors.", "DBLP authors": ["Lin Li", "Youtao Zhang", "Jun Yang", "Jianhua Zhao"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457170", "OA papers": [{"PaperId": "https://openalex.org/W4251099499", "PaperTitle": "Proactive NBTI mitigation for busy functional units in out-of-order microprocessors", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 3.0, "Nanjing University": 1.0}, "Authors": ["None Chengbin Li", "None Wanping Zhang", "None Liuqing Yang", "None J. Zhao"]}]}, {"DBLP title": "Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability.", "DBLP authors": ["Shrikanth Ganapathy", "Ramon Canal", "Antonio Gonz\u00e1lez", "Antonio Rubio"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457167", "OA papers": [{"PaperId": "https://openalex.org/W3139843605", "PaperTitle": "Circuit propagation delay estimation through multivariate regression-based modeling under spatio-temporal variability", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 4.0}, "Authors": ["Ganapathy", "Canal", "Gonzalez", "Rubio"]}]}, {"DBLP title": "Analytical model for TDDB-based performance degradation in combinational logic.", "DBLP authors": ["Mihir R. Choudhury", "Vikas Chandra", "Kartik Mohanram", "Robert C. Aitken"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457168", "OA papers": [{"PaperId": "https://openalex.org/W3143677618", "PaperTitle": "Analytical model for TDDB-based performance degradation in combinational logic", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Choudhury", "Chandra", "Mohanram", "Aitken"]}]}, {"DBLP title": "Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs.", "DBLP authors": ["Bartomeu Alorda", "Gabriel Torrens", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457165", "OA papers": [{"PaperId": "https://openalex.org/W3152127277", "PaperTitle": "Static and dynamic stability improvement strategies for 6T CMOS low-power SRAMs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Alorda", "Torrens", "Bota", "Segura"]}]}, {"DBLP title": "Test front loading in early stages of automotive software development based on AUTOSAR.", "DBLP authors": ["Alexander Michailidis", "Uwe Spieth", "Thomas Ringler", "Bernd Hedenetz", "Stefan Kowalewski"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457166", "OA papers": [{"PaperId": "https://openalex.org/W3148445592", "PaperTitle": "Test front loading in early stages of automotive software development based on AUTOSAR", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Michailidis", "Spieth", "Ringler", "Hedenetz", "Kowalewski"]}]}, {"DBLP title": "A proposal for real-time interfaces in SPEEDS.", "DBLP authors": ["Purandar Bhaduri", "Ingo Stierand"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457163", "OA papers": [{"PaperId": "https://openalex.org/W3139937905", "PaperTitle": "A proposal for real-time interfaces in SPEEDS", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Bhaduri", "Stierand"]}]}, {"DBLP title": "Scenario-based analysis and synthesis of real-time systems using uppaal.", "DBLP authors": ["Kim Guldstrand Larsen", "Shuhao Li", "Brian Nielsen", "Saulius Pusinskas"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457164", "OA papers": [{"PaperId": "https://openalex.org/W4250303516", "PaperTitle": "Scenario-based analysis and synthesis of real-time systems using uppaal", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Kim Guldstrand Larsen", "None Chengbin Li", "Brian Nielsen", "Saulius Pusinskas"]}]}, {"DBLP title": "Variation-aware interconnect extraction using statistical moment preserving model order reduction.", "DBLP authors": ["Tarek A. El-Moselhy", "Luca Daniel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457161", "OA papers": [{"PaperId": "https://openalex.org/W3147705334", "PaperTitle": "Variation-aware interconnect extraction using statistical moment preserving model order reduction", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["El-Moselhy", "Daniel"]}]}, {"DBLP title": "Efficient 3D high-frequency impedance extraction for general interconnects and inductors above a layered substrate.", "DBLP authors": ["Navin Srivastava", "Roberto Suaya", "Kaustav Banerjee"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457162", "OA papers": [{"PaperId": "https://openalex.org/W3150832562", "PaperTitle": "Efficient 3D high-frequency impedance extraction for general interconnects and inductors above a layered substrate", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Srivastava", "Suaya", "Banerjee"]}]}, {"DBLP title": "HORUS - high-dimensional Model Order Reduction via low moment-matching upgraded sampling.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457159", "OA papers": [{"PaperId": "https://openalex.org/W3149619737", "PaperTitle": "HORUS - high-dimensional Model Order Reduction via low moment-matching upgraded sampling", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0}, "Authors": ["Villena", "Silveira"]}]}, {"DBLP title": "On passivity of the super node algorithm for EM modeling of interconnect systems.", "DBLP authors": ["Maria V. Ugryumova", "Wil H. A. Schilders"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457160", "OA papers": [{"PaperId": "https://openalex.org/W3149987393", "PaperTitle": "On passivity of the super node algorithm for EM modeling of interconnect systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ugryumova", "Schilders"]}]}, {"DBLP title": "Vacuity analysis for property qualification by mutation of checkers.", "DBLP authors": ["Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457158", "OA papers": [{"PaperId": "https://openalex.org/W4243897044", "PaperTitle": "Vacuity analysis for property qualification by mutation of checkers", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Luigi Di Guglielmo", "Franco Fummi", "Graziano Pravadelli"]}]}, {"DBLP title": "An abstraction-guided simulation approach using Markov models for microprocessor verification.", "DBLP authors": ["Tao Zhang", "Tao Lv", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457155", "OA papers": [{"PaperId": "https://openalex.org/W4242323345", "PaperTitle": "An abstraction-guided simulation approach using Markov models for microprocessor verification", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese Academy of Sciences": 0.5, "Institute of Computing Technology": 2.5}, "Authors": ["None Wanping Zhang", "None Qiong-Ying Lv", "None Chengbin Li"]}]}, {"DBLP title": "Efficient decision ordering techniques for SAT-based test generation.", "DBLP authors": ["Mingsong Chen", "Xiaoke Qin", "Prabhat Mishra"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457156", "OA papers": [{"PaperId": "https://openalex.org/W4250251520", "PaperTitle": "Efficient decision ordering techniques for SAT-based test generation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Florida": 3.0}, "Authors": ["None wei Chen", "N. Qin", "Prabhat Mishra"]}]}, {"DBLP title": "DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy.", "DBLP authors": ["Mohammad Shihabul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457153", "OA papers": [{"PaperId": "https://openalex.org/W3099299830", "PaperTitle": "DEW: A fast level 1 cache simulation approach for embedded processors with FIFO replacement policy", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"UNSW Sydney": 4.0}, "Authors": ["Mohammad Rashedul Haque", "Jorgen Peddersen", "Andhi Janapsatya", "Sri Parameswaran"]}]}, {"DBLP title": "FlashPower: A detailed power model for NAND flash memory.", "DBLP authors": ["Vidyabhushan Mohan", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457154", "OA papers": [{"PaperId": "https://openalex.org/W3144954235", "PaperTitle": "FlashPower: A detailed power model for NAND flash memory", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Mohan", "Gurumurthi", "Stan"]}]}, {"DBLP title": "A power optimization method for CMOS Op-Amps using sub-space based geometric programming.", "DBLP authors": ["Wei Gao", "Richard Hornsey"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457151", "OA papers": [{"PaperId": "https://openalex.org/W4230336076", "PaperTitle": "A power optimization method for CMOS Op-Amps using sub-space based geometric programming", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Chao Gao", "Richard Hornsey"]}]}, {"DBLP title": "Power gating design for standard-cell-like structured ASICs.", "DBLP authors": ["Sin-Yu Chen", "Rung-Bin Lin", "Hui-Hsiang Tung", "Kuen-Wey Lin"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457152", "OA papers": [{"PaperId": "https://openalex.org/W4249785026", "PaperTitle": "Power gating design for standard-cell-like structured ASICs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 4.0}, "Authors": ["None wei Chen", "Carol Sze Ki Lin", "None Wen-wen Tung", "Carol Sze Ki Lin"]}]}, {"DBLP title": "Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement.", "DBLP authors": ["Meng Tie", "Haiying Dong", "Tong Wang", "Xu Cheng"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457149", "OA papers": [{"PaperId": "https://openalex.org/W4249942665", "PaperTitle": "Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Yuan Tie", "None Chen Dong", "None Weidong Wang", "None JIANG Cheng"]}]}, {"DBLP title": "An high voltage CMOS voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability.", "DBLP authors": ["Luca Fanucci", "Giuseppe Pasetti", "Paolo D'Abramo", "Riccardo Serventi", "Francesco Tinfena", "Pierre Chassard", "L. Labiste", "Pierre Tisserand"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457150", "OA papers": [{"PaperId": "https://openalex.org/W3146704340", "PaperTitle": "An high voltage CMOS voltage regulator for automotive alternators with programmable functionalities and full reverse polarity capability", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Fanucci", "Pasetti", "D'Abramo", "Serventi", "Tinfena", "Chassard", "Labiste", "Tisserand"]}]}, {"DBLP title": "Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation.", "DBLP authors": ["Matthias M\u00fcller", "Axel G. Braun", "Joachim Gerlach", "Wolfgang Rosenstiel", "Dennis Nienh\u00fcser", "Johann Marius Z\u00f6llner", "Oliver Bringmann"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457147", "OA papers": [{"PaperId": "https://openalex.org/W3148736178", "PaperTitle": "Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Muller", "Braun", "Gerlach", "Rosenstiel", "Nienhuser", "Zollner", "Bringmann"]}]}, {"DBLP title": "Simulation-based verification of the MOST NetInterface specification revision 3.0.", "DBLP authors": ["Andreas Braun", "Oliver Bringmann", "Djones Lettnin", "Wolfgang Rosenstiel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457148", "OA papers": [{"PaperId": "https://openalex.org/W3151277855", "PaperTitle": "Simulation-based verification of the MOST NetInterface specification revision 3.0", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Braun", "Bringmann", "Lettnin", "Rosenstiel"]}]}, {"DBLP title": "Holistic simulation of FlexRay networks by using run-time model switching.", "DBLP authors": ["Michael Karner", "Eric Armengaud", "Christian Steger", "Reinhold Weiss"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457145", "OA papers": [{"PaperId": "https://openalex.org/W3149610837", "PaperTitle": "Holistic simulation of FlexRay networks by using run-time model switching", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Karner", "Armengaud", "Steger", "Weiss"]}]}, {"DBLP title": "Computing robustness of FlexRay schedules to uncertainties in design parameters.", "DBLP authors": ["Arkadeb Ghosal", "Haibo Zeng", "Marco Di Natale", "Yakov Ben-Haim"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457146", "OA papers": [{"PaperId": "https://openalex.org/W4233191007", "PaperTitle": "Computing robustness of FlexRay schedules to uncertainties in design parameters", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"General Motors (United States)": 2.0, "Sant'Anna School of Advanced Studies": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Arkadeb Ghosal", "None Haibo Zeng", "Marco Di Natale", "Yakov Ben-Haim"]}]}, {"DBLP title": "Using filesystem virtualization to avoid metadata bottlenecks.", "DBLP authors": ["Ernest Artiaga", "Toni Cortes"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457144", "OA papers": [{"PaperId": "https://openalex.org/W3143259131", "PaperTitle": "Using filesystem virtualization to avoid metadata bottlenecks", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Barcelona Supercomputing Center": 2.0}, "Authors": ["artiaga", "Cortes"]}]}, {"DBLP title": "An accurate system architecture refinement methodology with mixed abstraction-level virtual platform.", "DBLP authors": ["Zhe-Mao Hsu", "Jen-Chieh Yeh", "I-Yao Chuang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457141", "OA papers": [{"PaperId": "https://openalex.org/W4240364834", "PaperTitle": "An accurate system architecture refinement methodology with mixed abstraction-level virtual platform", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Industrial Technology Research Institute": 3.0}, "Authors": ["None Hsun-Jen Hsu", "None Shang-Yu Yeh", "None Shui-Lung Chuang"]}]}, {"DBLP title": "Non-intrusive virtualization management using libvirt.", "DBLP authors": ["Matthias Bolte", "Michael Sievers", "Georg Birkenheuer", "Oliver Nieh\u00f6rster", "Andr\u00e9 Brinkmann"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457142", "OA papers": [{"PaperId": "https://openalex.org/W4210977193", "PaperTitle": "Non-intrusive virtualization management using libvirt", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Paderborn University": 5.0}, "Authors": ["Matthias Bolte", "Michael Sievers", "Georg Birkenheuer", "Oliver Nieh\u00f6rster", "Andr\u00e9 Brinkmann"]}]}, {"DBLP title": "Process variation and temperature-aware reliability management.", "DBLP authors": ["Cheng Zhuo", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457139", "OA papers": [{"PaperId": "https://openalex.org/W4230608487", "PaperTitle": "Process variation and temperature-aware reliability management", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["None Cheng Zhuo", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Optimized self-tuning for circuit aging.", "DBLP authors": ["Evelyn Mintarno", "Jo\u00eblle Skaf", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Stephen P. Boyd", "Robert W. Dutton", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457140", "OA papers": [{"PaperId": "https://openalex.org/W4244606885", "PaperTitle": "Optimized self-tuning for circuit aging", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Evelyn Mintarno", "Jo\u00eblle Skaf", "None Xuemei Zheng", "Jyothi Velamala", "None Yu Cao", "Stephen Boyd", "Robert W. Dutton", "Subhasish Mitra"]}]}, {"DBLP title": "Investigating the impact of NBTI on different power saving cache strategies.", "DBLP authors": ["Andrew J. Ricketts", "Jawar Singh", "Krishnan Ramakrishnan", "Narayanan Vijaykrishnan", "Dhiraj K. Pradhan"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457137", "OA papers": [{"PaperId": "https://openalex.org/W3144243563", "PaperTitle": "Investigating the impact of NBTI on different power saving cache strategies", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Ricketts", "Singh", "Ramakrishnan", "Vijaykrishnan", "Pradhan"]}]}, {"DBLP title": "Monolithically stackable hybrid FPGA.", "DBLP authors": ["Dmitri B. Strukov", "Alan Mishchenko"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457117", "OA papers": [{"PaperId": "https://openalex.org/W3146800804", "PaperTitle": "Monolithically stackable hybrid FPGA", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Strukov", "Mishchenko"]}]}, {"DBLP title": "Spintronic memristor devices and application.", "DBLP authors": ["Xiaobin Wang", "Yiran Chen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457118", "OA papers": [{"PaperId": "https://openalex.org/W4242120930", "PaperTitle": "Spintronic memristor devices and application", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seagate (United States)": 2.0}, "Authors": ["None Weidong Wang", "None wei Chen"]}]}, {"DBLP title": "Compact model of memristors and its application in computing systems.", "DBLP authors": ["Hai Li", "Miao Hu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457115", "OA papers": [{"PaperId": "https://openalex.org/W4255120238", "PaperTitle": "Compact model of memristors and its application in computing systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 1.0}, "Authors": ["None Chengbin Li", "None Jun Hu"]}]}, {"DBLP title": "An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation.", "DBLP authors": ["Arnd Geis", "Pierluigi Nuzzo", "Julien Ryckaert", "Yves Rolain", "Gerd Vandersteen", "Jan Craninckx"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457111", "OA papers": [{"PaperId": "https://openalex.org/W4242688368", "PaperTitle": "An 11.6-19.3mW 0.375-13.6GHz CMOS frequency synthesizer with rail-to-rail operation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Arnd Geis", "Pierluigi Nuzzoz", "Julien Ryckaert", "Yves Rolainy", "Gerd Vandersteeny", "Jan Craninckx"]}]}, {"DBLP title": "A compact digital amplitude modulator in 90nm CMOS.", "DBLP authors": ["Vincenzo Chironi", "Bj\u00f6rn Debaillie", "Andrea Baschirotto", "Jan Craninckx", "Mark Ingels"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457112", "OA papers": [{"PaperId": "https://openalex.org/W4243788617", "PaperTitle": "A compact digital amplitude modulator in 90nm CMOS", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Salerno": 0.8333333333333333, "Innovation Engineering (Italy)": 0.8333333333333333, "Imec": 3.0, "University of Milano-Bicocca": 0.3333333333333333}, "Authors": ["V. Chironi", "Bjorn Debaillie", "Andrea Baschirotto", "Jan Craninckx", "Mark Ingels"]}]}, {"DBLP title": "A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR.", "DBLP authors": ["Thomas Froehlich", "Vivek Sharma", "Markus Bingesser"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457109", "OA papers": [{"PaperId": "https://openalex.org/W3141662791", "PaperTitle": "A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Froehlich", "Sharma", "Bingesser"]}]}, {"DBLP title": "Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits.", "DBLP authors": ["Armin Tajalli", "Yusuf Leblebici"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457110", "OA papers": [{"PaperId": "https://openalex.org/W3141024097", "PaperTitle": "Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Tajalli", "Leblebici"]}]}, {"DBLP title": "Clock skew scheduling for soft-error-tolerant sequential circuits.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456956", "OA papers": [{"PaperId": "https://openalex.org/W4234355399", "PaperTitle": "Clock skew scheduling for soft-error-tolerant sequential circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "Diana Marculescu"]}]}, {"DBLP title": "HW/SW co-detection of transient and permanent faults with fast recovery in statically scheduled data paths.", "DBLP authors": ["Mario Sch\u00f6lzel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456957", "OA papers": [{"PaperId": "https://openalex.org/W3144189635", "PaperTitle": "HW/SW co-detection of transient and permanent faults with fast recovery in statically scheduled data paths", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Scholzel"]}]}, {"DBLP title": "Scalable codeword generation for coupled buses.", "DBLP authors": ["Kedar Karmarkar", "Spyros Tragoudas"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456954", "OA papers": [{"PaperId": "https://openalex.org/W3143291789", "PaperTitle": "Scalable codeword generation for coupled buses", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Karmarkar", "Tragoudas"]}]}, {"DBLP title": "An adaptive code rate EDAC scheme for random access memory.", "DBLP authors": ["Ching-Yi Chen", "Cheng-Wen Wu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456955", "OA papers": [{"PaperId": "https://openalex.org/W4229781124", "PaperTitle": "An adaptive code rate EDAC scheme for random access memory", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["None wei Chen", "None Hong Ren Wu"]}]}, {"DBLP title": "Worst case delay analysis for memory interference in multicore systems.", "DBLP authors": ["Rodolfo Pellizzoni", "Andreas Schranzhofer", "Jian-Jia Chen", "Marco Caccamo", "Lothar Thiele"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456952", "OA papers": [{"PaperId": "https://openalex.org/W3144371145", "PaperTitle": "Worst case delay analysis for memory interference in multicore systems", "Year": 2010, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {}, "Authors": ["Pellizzoni", "Schranzhofery", "ChenY", "Caccamo", "Thieley"]}]}, {"DBLP title": "Throughput modeling to evaluate process merging transformations in polyhedral process networks.", "DBLP authors": ["Sjoerd Meijer", "Hristo Nikolov", "Todor P. Stefanov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456953", "OA papers": [{"PaperId": "https://openalex.org/W3152096162", "PaperTitle": "Throughput modeling to evaluate process merging transformations in polyhedral process networks", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Leiden University": 3.0}, "Authors": ["Meijer", "Nikolov", "Stefanov"]}]}, {"DBLP title": "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Ricardo Velasquez", "Anastasia Stulova", "Weihua Sheng", "Jianjiang Ceng", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456950", "OA papers": [{"PaperId": "https://openalex.org/W4241656822", "PaperTitle": "Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"RWTH Aachen University": 7.0, "ALaRI Institute, Lugano, Switzerland": 1.0}, "Authors": ["Jeronimo Castrillon", "Ricardo Velasquez", "Anastasia Stulova", "None Weihua Sheng", "None Jianjiang Ceng", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"]}]}, {"DBLP title": "Bounding the shared resource load for the performance analysis of multiprocessor systems.", "DBLP authors": ["Simon Schliecker", "Mircea Negrean", "Rolf Ernst"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456951", "OA papers": [{"PaperId": "https://openalex.org/W3142152400", "PaperTitle": "Bounding the shared resource load for the performance analysis of multiprocessor systems", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Schliecker", "Negrean", "Ernst"]}]}, {"DBLP title": "An error-correcting unordered code and hardware support for robust asynchronous global communication.", "DBLP authors": ["Melinda Y. Agyekum", "Steven M. Nowick"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456948", "OA papers": [{"PaperId": "https://openalex.org/W3150916971", "PaperTitle": "An error-correcting unordered code and hardware support for robust asynchronous global communication", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Agyekum", "Nowick"]}]}, {"DBLP title": "Large-scale Boolean matching.", "DBLP authors": ["Hadi Katebi", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456949", "OA papers": [{"PaperId": "https://openalex.org/W4242390528", "PaperTitle": "Large-scale Boolean matching", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Hadi Katebi", "Igor L. Markov"]}]}, {"DBLP title": "KL-Cuts: A new approach for logic synthesis targeting multiple output blocks.", "DBLP authors": ["Osvaldo Martinello", "Felipe S. Marques", "Renato P. Ribas", "Andr\u00e9 In\u00e1cio Reis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456946", "OA papers": [{"PaperId": "https://openalex.org/W3151084440", "PaperTitle": "KL-Cuts: A new approach for logic synthesis targeting multiple output blocks", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Federal University of Rio Grande do Sul": 4.0}, "Authors": ["Martinello", "Marques", "Ribas", "Reis"]}]}, {"DBLP title": "RALF: Reliability Analysis for Logic Faults - An exact algorithm and its applications.", "DBLP authors": ["Samuel B. Luckenbill", "Ju-Yueh Lee", "Yu Hu", "Rupak Majumdar", "Lei He"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456947", "OA papers": [{"PaperId": "https://openalex.org/W4256210234", "PaperTitle": "RALF: Reliability Analysis for Logic Faults &#x2014; An exact algorithm and its applications", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Samuel Luckenbill", "None Sangho Lee", "None Jun Hu", "Rupak Majumdar", "None Yanlin He"]}]}, {"DBLP title": "A black box method for stability analysis of arbitrary SRAM cell structures.", "DBLP authors": ["Michael Wieckowski", "Dennis Sylvester", "David T. Blaauw", "Vikas Chandra", "Sachin Idgunji", "Cezary Pietrzyk", "Robert C. Aitken"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456943", "OA papers": [{"PaperId": "https://openalex.org/W3150965261", "PaperTitle": "A black box method for stability analysis of arbitrary SRAM cell structures", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Wieckowski", "Sylvester", "Blaauw", "Chandra", "Idgunji", "Pietrzyk", "Aitken"]}]}, {"DBLP title": "Loop flattening & spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis.", "DBLP authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha P. Chandrakasan"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456940", "OA papers": [{"PaperId": "https://openalex.org/W4247460323", "PaperTitle": "Loop flattening &amp;#x00026; spherical sampling: Highly efficient model reduction techniques for SRAM yield analysis", "Year": 2010, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Massachusetts Institute of Technology": 5.0}, "Authors": ["Masood Qazi", "Mehul Tikekar", "Lara Dolecek", "Devavrat Shah", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Practical Monte-Carlo based timing yield estimation of digital circuits.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456941", "OA papers": [{"PaperId": "https://openalex.org/W3151786832", "PaperTitle": "Practical Monte-Carlo based timing yield estimation of digital circuits", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Jaffari", "Anis"]}]}, {"DBLP title": "Statistical static timing analysis using Markov chain Monte Carlo.", "DBLP authors": ["Yashodhan Kanoria", "Subhasish Mitra", "Andrea Montanari"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456938", "OA papers": [{"PaperId": "https://openalex.org/W3143737446", "PaperTitle": "Statistical static timing analysis using Markov chain Monte Carlo", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Kanoria", "Mitra", "Montanari"]}]}, {"DBLP title": "KAHRISMA: A novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array architecture.", "DBLP authors": ["Ralf K\u00f6nig", "Lars Bauer", "Timo Stripf", "Muhammad Shafique", "Waheed Ahmed", "J\u00fcrgen Becker", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456939", "OA papers": [{"PaperId": "https://openalex.org/W3140458327", "PaperTitle": "KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array Architecture", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}, "Authors": ["Koenig", "Bauer", "Stripf", "Shafique", "Ahmed", "Becker"]}]}, {"DBLP title": "A reconfigurable cache memory with heterogeneous banks.", "DBLP authors": ["Domingo Benitez", "Juan C. Moure", "Dolores Rexachs", "Emilio Luque"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456936", "OA papers": [{"PaperId": "https://openalex.org/W3140186264", "PaperTitle": "A reconfigurable cache memory with heterogeneous banks", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Las Palmas de Gran Canaria": 1.0, "Autonomous University of Barcelona": 3.0}, "Authors": ["Benitez", "Moure", "Rexachs", "Luque"]}]}, {"DBLP title": "Evaluation of runtime task mapping heuristics with rSesame - a case study.", "DBLP authors": ["Kamana Sigdel", "Mark Thompson", "Carlo Galuzzi", "Andy D. Pimentel", "Koen Bertels"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456937", "OA papers": [{"PaperId": "https://openalex.org/W3143152491", "PaperTitle": "Evaluation of runtime task mapping heuristics with rSesame - a case study", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sigdel", "Thompson", "Galuzzi", "Pimentel", "Bertels"]}]}, {"DBLP title": "VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems.", "DBLP authors": ["Abelardo Jara-Berrocal", "Ann Gordon-Ross"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456934", "OA papers": [{"PaperId": "https://openalex.org/W3151593078", "PaperTitle": "VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Jara-Berrocal", "Gordon-Ross"]}]}, {"DBLP title": "pSHS: A scalable parallel software implementation of Montgomery multiplication for multicore systems.", "DBLP authors": ["Zhimin Chen", "Patrick Schaumont"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456935", "OA papers": [{"PaperId": "https://openalex.org/W4248729454", "PaperTitle": "pSHS: A scalable parallel software implementation of Montgomery multiplication for multicore systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["None Zhimin Chen", "Patrick Schaumont"]}]}, {"DBLP title": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation.", "DBLP authors": ["Maxime Nassar", "Shivam Bhasin", "Jean-Luc Danger", "Guillaume Duc", "Sylvain Guilley"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456932", "OA papers": [{"PaperId": "https://openalex.org/W3151798437", "PaperTitle": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation", "Year": 2010, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {}, "Authors": ["Nassar", "Bhasin", "Danger", "Duc", "Guilley"]}]}, {"DBLP title": "Fault-based attack of RSA authentication.", "DBLP authors": ["Andrea Pellegrini", "Valeria Bertacco", "Todd M. Austin"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456933", "OA papers": [{"PaperId": "https://openalex.org/W3149585926", "PaperTitle": "Fault-based attack of RSA authentication", "Year": 2010, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {}, "Authors": ["Pellegrini", "Bertacco", "Austin"]}]}, {"DBLP title": "Detecting/preventing information leakage on the memory bus due to malicious hardware.", "DBLP authors": ["Abhishek Das", "Gokhan Memik", "Joseph Zambreno", "Alok N. Choudhary"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456930", "OA papers": [{"PaperId": "https://openalex.org/W3142402742", "PaperTitle": "Detecting/preventing information leakage on the memory bus due to malicious hardware", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Memik", "Zambreno", "Choudhary"]}]}, {"DBLP title": "An embedded platform for privacy-friendly road charging applications.", "DBLP authors": ["Josep Balasch", "Ingrid Verbauwhede", "Bart Preneel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456931", "OA papers": [{"PaperId": "https://openalex.org/W3143267481", "PaperTitle": "An embedded platform for privacy-friendly road charging applications", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Balasch", "Verbauwhede", "Preneel"]}]}, {"DBLP title": "Defect aware X-filling for low-power scan testing.", "DBLP authors": ["S. Balatsouka", "Vasileios Tenentes", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456928", "OA papers": [{"PaperId": "https://openalex.org/W3141277457", "PaperTitle": "Defect aware X-filling for low-power scan testing", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Balatsouka", "Tenentes", "Kavousianos", "Chakrabarty"]}]}, {"DBLP title": "Parallel X-fault simulation with critical path tracing technique.", "DBLP authors": ["Raimund Ubar", "Sergei Devadze", "Jaan Raik", "Artur Jutman"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456929", "OA papers": [{"PaperId": "https://openalex.org/W3144136025", "PaperTitle": "Parallel X-fault simulation with critical path tracing technique", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tallinn University of Technology": 4.0}, "Authors": ["Ubar", "Devadze", "Raik", "Jutman"]}]}, {"DBLP title": "Diagnosis of multiple arbitrary faults with mask and reinforcement effect.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456926", "OA papers": [{"PaperId": "https://openalex.org/W4242274577", "PaperTitle": "Diagnosis of multiple arbitrary faults with mask and reinforcement effect", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Tian Ye", "None Jun Hu", "None Chengbin Li"]}]}, {"DBLP title": "Skewed pipelining for parallel simulink simulations.", "DBLP authors": ["Arquimedes Canedo", "Takeo Yoshizawa", "Hideaki Komatsu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456927", "OA papers": [{"PaperId": "https://openalex.org/W3150631157", "PaperTitle": "Skewed pipelining for parallel simulink simulations", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Canedo", "Yoshizawa", "Komatsu"]}]}, {"DBLP title": "An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms.", "DBLP authors": ["Alessio Bonfietti", "Luca Benini", "Michele Lombardi", "Michela Milano"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456924", "OA papers": [{"PaperId": "https://openalex.org/W3145315133", "PaperTitle": "An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Bonfietti", "Benini", "Lombardi", "Milano"]}]}, {"DBLP title": "A software update service with self-protection capabilities.", "DBLP authors": ["Moritz Neukirchner", "Steffen Stein", "Harald Schrom", "Rolf Ernst"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456925", "OA papers": [{"PaperId": "https://openalex.org/W3140894034", "PaperTitle": "A software update service with self-protection capabilities", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Neukirchner", "Schrom", "Ernst"]}]}, {"DBLP title": "Bitstream processing for embedded systems using C++ metaprogramming.", "DBLP authors": ["Reimund Klemm", "Gerhard P. Fettweis"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456922", "OA papers": [{"PaperId": "https://openalex.org/W3141819556", "PaperTitle": "Bitstream processing for embedded systems using C++ metaprogramming", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TU Dresden": 1.0, "Vodafone (Germany)": 1.0}, "Authors": ["Klemm", "Fettweis"]}]}, {"DBLP title": "Increasing PCM main memory lifetime.", "DBLP authors": ["Alexandre Peixoto Ferreira", "Miao Zhou", "Santiago Bock", "Bruce R. Childers", "Rami G. Melhem", "Daniel Moss\u00e9"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456923", "OA papers": [{"PaperId": "https://openalex.org/W4244361616", "PaperTitle": "Increasing PCM main memory lifetime", "Year": 2010, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Alexandre Rodrigues Ferreira", "None Zhiguo Zhou", "Santiago Bock", "Bruce R. Childers", "Rami Melhem", "Daniel Mosse"]}]}, {"DBLP title": "Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm.", "DBLP authors": ["Andhi Janapsatya", "Aleksandar Ignjatovic", "Jorgen Peddersen", "Sri Parameswaran"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456920", "OA papers": [{"PaperId": "https://openalex.org/W3141368500", "PaperTitle": "Dueling CLOCK: Adaptive cache replacement policy based on the CLOCK algorithm", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Janapsatya", "Ignjatovic", "Peddersen", "Parameswaran"]}]}, {"DBLP title": "A memory- and time-efficient on-chip TCAM minimizer for IP lookup.", "DBLP authors": ["Heeyeol Yu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456921", "OA papers": [{"PaperId": "https://openalex.org/W4230582531", "PaperTitle": "A memory- and time-efficient on-chip TCAM minimizer for IP lookup", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jingyi Yu"]}]}, {"DBLP title": "Digital statistical analysis using VHDL.", "DBLP authors": ["Manfred Dietrich", "Uwe Eichler", "Joachim Haase"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456899", "OA papers": [{"PaperId": "https://openalex.org/W2043816677", "PaperTitle": "Digital statistical analysis using VHDL", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS": 3.0}, "Authors": ["Manfred Dietrich", "Uwe Eichler", "Joachim Haase"]}]}, {"DBLP title": "Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs.", "DBLP authors": ["Jun Zhu", "Ingo Sander", "Axel Jantsch"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456962", "OA papers": [{"PaperId": "https://openalex.org/W4255119863", "PaperTitle": "Pareto efficient design for reconfigurable streaming applications on CPU/FPGAs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Jun Zhu", "Ingo Sander", "Axel Jantsch"]}]}, {"DBLP title": "Automated bottleneck-driven design-space exploration of media processing systems.", "DBLP authors": ["Yang Yang", "Marc Geilen", "Twan Basten", "Sander Stuijk", "Henk Corporaal"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456963", "OA papers": [{"PaperId": "https://openalex.org/W4236351856", "PaperTitle": "Automated bottleneck-driven design-space exploration of media processing systems", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["None Yang Yang", "Marc Geilen", "Twan Basten", "Sander Stuijk", "Henk Corporaal"]}]}, {"DBLP title": "Using Transaction Level Modeling techniques for wireless sensor network simulation.", "DBLP authors": ["Markus Damm", "Javier Moreno", "Jan Haase", "Christoph Grimm"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456964", "OA papers": [{"PaperId": "https://openalex.org/W3149643515", "PaperTitle": "Using Transaction Level Modeling techniques for wireless sensor network simulation", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Damm", "Moreno", "Haase", "Grimm"]}]}, {"DBLP title": "RTOS-aware refinement for TLM2.0-based HW/SW designs.", "DBLP authors": ["Markus Becker", "Giuseppe Di Guglielmo", "Franco Fummi", "Wolfgang M\u00fcller", "Graziano Pravadelli", "Tao Xie"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456965", "OA papers": [{"PaperId": "https://openalex.org/W4206426383", "PaperTitle": "RTOS-aware refinement for TLM2.0-based HW/SW designs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Paderborn University": 3.0, "University of Verona": 3.0}, "Authors": ["Markus C. Becker", "Giuseppe Di Guglielmo", "Franco Fummi", "Wolfgang Mueller", "Graziano Pravadelli", "None Tao Xie"]}]}, {"DBLP title": "Power Variance Analysis breaks a masked ASIC implementation of AES.", "DBLP authors": ["Yang Li", "Kazuo Sakiyama", "Lejla Batina", "Daisuke Nakatsu", "Kazuo Ohta"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456966", "OA papers": [{"PaperId": "https://openalex.org/W4252550219", "PaperTitle": "Power Variance Analysis breaks a masked ASIC implementation of AES", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Electro-Communications": 4.0, "Radboud University Nijmegen": 0.5, "KU Leuven": 0.5}, "Authors": ["None Yang Li", "Kazuo Sakiyama", "Lejla Batina", "Daisuke Nakatsu", "Kazuo Ohta"]}]}, {"DBLP title": "Novel Physical Unclonable Function with process and environmental variations.", "DBLP authors": ["Xiaoxiao Wang", "Mohammad Tehranipoor"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456967", "OA papers": [{"PaperId": "https://openalex.org/W4234056771", "PaperTitle": "Novel Physical Unclonable Function with process and environmental variations", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["None Xiaoxiao Wang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Ultra low-power 12-bit SAR ADC for RFID applications.", "DBLP authors": ["Daniela De Venuto", "Eduard F. Stikvoort", "David Tio Castro", "Youri Ponomarev"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456968", "OA papers": [{"PaperId": "https://openalex.org/W4212944149", "PaperTitle": "Ultra low-power 12-bit SAR ADC for RFID applications", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"DEE, Italy": 1.0, "NXP (Netherlands)": 1.0, "NXP (Belgium)": 2.0}, "Authors": ["Daniela De Venuto", "Eduard Stikvoort", "David Castro", "Youri Victorovitch Ponomarev"]}]}, {"DBLP title": "A flexible UWB Transmitter for breast cancer detection imaging systems.", "DBLP authors": ["Massimo Cutrupi", "Marco Crepaldi", "Mario R. Casu", "Mariagrazia Graziano"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456969", "OA papers": [{"PaperId": "https://openalex.org/W3149962839", "PaperTitle": "A flexible UWB Transmitter for breast cancer detection imaging systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Cutrupi", "Crepaldi", "Casu", "Graziano"]}]}, {"DBLP title": "A portable multi-pitch e-drum based on printed flexible pressure sensors.", "DBLP authors": ["Chun-Ming Lo", "Tsung-Ching Huang", "Cheng-Yi Chiang", "Johnson Hou", "Kwang-Ting Cheng"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456970", "OA papers": [{"PaperId": "https://openalex.org/W4241584289", "PaperTitle": "A portable multi-pitch e-drum based on printed flexible pressure sensors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 3.0, "Flexible Electronics Technology Division, EOL-ITRI, Hsinchu, Taiwan-R.O.C": 2.0}, "Authors": ["None Louis Lo", "None Xubo Huang", "None Hsiao-Dong Chiang", "Johnson Hou", "None JIANG Cheng"]}]}, {"DBLP title": "Computation of yield-optimized Pareto fronts for analog integrated circuit specifications.", "DBLP authors": ["Daniel Mueller-Gritschneder", "Helmut Graeb"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456971", "OA papers": [{"PaperId": "https://openalex.org/W3147650174", "PaperTitle": "Computation of yield-optimized Pareto fronts for analog integrated circuit specifications", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Munich": 2.0}, "Authors": ["Mueller-Gritschneder", "Graeb"]}]}, {"DBLP title": "Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456972", "OA papers": [{"PaperId": "https://openalex.org/W3140200199", "PaperTitle": "Variability-aware reliability simulation of mixed-signal ICs with quasi-linear complexity", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Maricau", "Gielen"]}]}, {"DBLP title": "A general mathematical model of probabilistic ripple-carry adders.", "DBLP authors": ["Mark S. K. Lau", "Keck Voon Ling", "Yun-Chung Chu", "Arun Bhanu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456973", "OA papers": [{"PaperId": "https://openalex.org/W4246834503", "PaperTitle": "A general mathematical model of probabilistic ripple-carry adders", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Mark A. Lau", "None Galina Ling", "None Xingchun Chu", "Arun Bhanu"]}]}, {"DBLP title": "An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique.", "DBLP authors": ["Bo Liu", "Francisco V. Fern\u00e1ndez", "Georges G. E. Gielen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456974", "OA papers": [{"PaperId": "https://openalex.org/W4240517762", "PaperTitle": "An accurate and efficient yield optimization method for analog circuits based on computing budget allocation and memetic search technique", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["None Zhanwei Liu", "Francisco V. Fern\u00e1ndez", "Georges Gielen"]}]}, {"DBLP title": "Reuse-aware modulo scheduling for stream processors.", "DBLP authors": ["Li Wang", "Jingling Xue", "Xuejun Yang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456975", "OA papers": [{"PaperId": "https://openalex.org/W4214839236", "PaperTitle": "Reuse-aware modulo scheduling for stream processors", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 2.0, "UNSW Sydney": 1.0}, "Authors": ["None Weidong Wang", "None Jian Xue", "None Liuqing Yang"]}]}, {"DBLP title": "Compilation of stream programs for multicore processors that incorporate scratchpad memories.", "DBLP authors": ["Weijia Che", "Amrit Panda", "Karam S. Chatha"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456976", "OA papers": [{"PaperId": "https://openalex.org/W4240035853", "PaperTitle": "Compilation of stream programs for multicore processors that incorporate scratchpad memories", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Weijia Che", "Amrit Panda", "Karam S. Chatha"]}]}, {"DBLP title": "Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems.", "DBLP authors": ["Hideki Takase", "Hiroyuki Tomiyama", "Hiroaki Takada"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456977", "OA papers": [{"PaperId": "https://openalex.org/W3141273430", "PaperTitle": "Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Takase", "Tomiyama", "Takada"]}]}, {"DBLP title": "A special-purpose compiler for look-up table and code generation for function evaluation.", "DBLP authors": ["Yuanrui Zhang", "Lanping Deng", "Praveen Yedlapalli", "Sai Prashanth Muralidhara", "Hui Zhao", "Mahmut T. Kandemir", "Chaitali Chakrabarti", "Nikos Pitsianis", "Xiaobai Sun"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456978", "OA papers": [{"PaperId": "https://openalex.org/W4229792424", "PaperTitle": "A special-purpose compiler for look-up table and code generation for function evaluation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Hong Deng", "Praveen Yedlapalli", "Sai Prashanth Muralidhara", "None J. Zhao", "Mahmut Kandemir", "Chaitali Chakrabarti", "Nikos P. Pitsianis", "None Xiaobai Sun"]}]}, {"DBLP title": "General behavioral thermal modeling and characterization for multi-core microprocessor design.", "DBLP authors": ["Thom Jefferson A. Eguia", "Sheldon X.-D. Tan", "Ruijing Shen", "Eduardo H. Pacheco", "Murli Tirumala"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456979", "OA papers": [{"PaperId": "https://openalex.org/W4235685886", "PaperTitle": "General behavioral thermal modeling and characterization for multi-core microprocessor design", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Riverside": 3.0, "Intel (United States)": 2.0}, "Authors": ["Thom Jefferson A. Eguia", "Sheldon X.-D. Tan", "None Chun-Chien Shen", "Eduardo Pacheco", "Murli Tirumala"]}]}, {"DBLP title": "On the construction of guaranteed passive macromodels for high-speed channels.", "DBLP authors": ["Alessandro Chinea", "Stefano Grivet-Talocia", "Dirk Deschrijver", "Tom Dhaene", "Luc Knockaert"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456980", "OA papers": [{"PaperId": "https://openalex.org/W3141268721", "PaperTitle": "On the construction of guaranteed passive macromodels for high-speed channels", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Chinea", "Grivet-Talocia", "Deschrijver", "Dhaene", "Knockaert"]}]}, {"DBLP title": "Extended Hamiltonian Pencil for passivity assessment and enforcement for S-parameter systems.", "DBLP authors": ["Zuochang Ye", "L. Miguel Silveira", "Joel R. Phillips"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456981", "OA papers": [{"PaperId": "https://openalex.org/W4240832341", "PaperTitle": "Extended Hamiltonian Pencil for passivity assessment and enforcement for S-parameter systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "Cadence Design Systems (India)": 1.0}, "Authors": ["None Tian Ye", "Luis Miguel Silveira", "Joel R. Phillips"]}]}, {"DBLP title": "Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation.", "DBLP authors": ["Takayuki Watanabe", "Hideki Asai"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456982", "OA papers": [{"PaperId": "https://openalex.org/W3151716705", "PaperTitle": "Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shizuoka University": 1.5, "University of Shizuoka": 0.5}, "Authors": ["Watanabe", "Asai"]}]}, {"DBLP title": "Properties of and improvements to time-domain dynamic thermal analysis algorithms.", "DBLP authors": ["Xi Chen", "Robert P. Dick", "Li Shang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456984", "OA papers": [{"PaperId": "https://openalex.org/W4240751004", "PaperTitle": "Properties of and improvements to time-domain dynamic thermal analysis algorithms", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None wei Chen", "Robert P. Dick", "None Han Lin Shang"]}]}, {"DBLP title": "Towards assertion-based verification of heterogeneous system designs.", "DBLP authors": ["Stefan L\u00e4mmermann", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel", "Alexander Viehl", "Alexander Jesser", "Lars Hedrich"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456985", "OA papers": [{"PaperId": "https://openalex.org/W3143043686", "PaperTitle": "Towards assertion-based verification of heterogeneous system designs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Lammermann", "Ruf", "Kropf", "Rosenstiel", "Viehl", "Jesser", "Hedrich"]}]}, {"DBLP title": "Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation.", "DBLP authors": ["Meng-Huan Wu", "Wen-Chuan Lee", "Chen-Yu Chuang", "Ren-Song Tsay"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456986", "OA papers": [{"PaperId": "https://openalex.org/W4245101129", "PaperTitle": "Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hong Ren Wu", "None Sangho Lee", "None Shui-Lung Chuang", "None Wen-Chin Tsay"]}]}, {"DBLP title": "Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs.", "DBLP authors": ["Rauf Salimi Khaligh", "Martin Radetzki"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456987", "OA papers": [{"PaperId": "https://openalex.org/W4254719374", "PaperTitle": "Modeling constructs and kernel for parallel simulation of accuracy adaptive TLMs", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Rauf Salimi Khaligh", "Martin Radetzki"]}]}, {"DBLP title": "Efficient High-Level modeling in the networking domain.", "DBLP authors": ["Christian Zebelein", "Joachim Falk", "Christian Haubelt", "J\u00fcrgen Teich", "Rainer Dorsch"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456988", "OA papers": [{"PaperId": "https://openalex.org/W3140899744", "PaperTitle": "Efficient High-Level modeling in the networking domain", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Zebelein", "Falk", "Haubelt", "Teich", "Dorsch"]}]}, {"DBLP title": "UML design for dynamically reconfigurable multiprocessor embedded systems.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "Philippe Soulard"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456989", "OA papers": [{"PaperId": "https://openalex.org/W4254880715", "PaperTitle": "UML design for dynamically reconfigurable multiprocessor embedded systems", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "Philippe Soulard"]}]}, {"DBLP title": "Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems.", "DBLP authors": ["Fabian Mischkalla", "Da He", "Wolfgang M\u00fcller"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456990", "OA papers": [{"PaperId": "https://openalex.org/W4252103636", "PaperTitle": "Closing the gap between UML-based modeling, simulation and synthesis of combined HW/SW systems", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Fabian Mischkalla", "None Da He", "Wolfgang Mueller"]}]}, {"DBLP title": "Formal semantics for PSL modeling layer and application to the verification of transactional models.", "DBLP authors": ["Luca Ferro", "Laurence Pierre"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456991", "OA papers": [{"PaperId": "https://openalex.org/W3149600922", "PaperTitle": "Formal semantics for PSL modeling layer and application to the verification of transactional models", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Ferro", "Pierre"]}]}, {"DBLP title": "COTS-based applications in space avionics.", "DBLP authors": ["Michel Pignol"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456992", "OA papers": [{"PaperId": "https://openalex.org/W3148885632", "PaperTitle": "COTS-based applications in space avionics", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Pignol"]}]}, {"DBLP title": "Worst-case end-to-end delay analysis of an avionics AFDX network.", "DBLP authors": ["Henri Bauer", "Jean-Luc Scharbarg", "Christian Fraboul"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456993", "OA papers": [{"PaperId": "https://openalex.org/W3143519999", "PaperTitle": "Worst-case end-to-end delay analysis of an avionics AFDX network", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Universit\u00e9 de Toulouse": 2.5, "Airbus (France)": 0.5}, "Authors": ["Bauer", "Scharbarg", "Fraboul"]}]}, {"DBLP title": "Integration, cooling and packaging issues for aerospace equipments.", "DBLP authors": ["Claude Sarno", "C. Tantolin"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456994", "OA papers": [{"PaperId": "https://openalex.org/W3142397324", "PaperTitle": "Integration, cooling and packaging issues for aerospace equipments", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sarno", "Tantolin"]}]}, {"DBLP title": "A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone", "Niccol\u00f2 Battezzati"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456995", "OA papers": [{"PaperId": "https://openalex.org/W3141996626", "PaperTitle": "A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sterpone", "Battezzati"]}]}, {"DBLP title": "Reducing the storage requirements of a test sequence by using a background vector.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456996", "OA papers": [{"PaperId": "https://openalex.org/W3141667563", "PaperTitle": "Reducing the storage requirements of a test sequence by using a background vector", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "BISD: Scan-based Built-In self-diagnosis.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456997", "OA papers": [{"PaperId": "https://openalex.org/W3144226148", "PaperTitle": "BISD: Scan-based Built-In self-diagnosis", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Elm"]}]}, {"DBLP title": "Algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456998", "OA papers": [{"PaperId": "https://openalex.org/W3139734642", "PaperTitle": "Algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Mirza-Aghatabar", "Breuer", "Gupta"]}]}, {"DBLP title": "A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis.", "DBLP authors": ["Jason Cong", "Hui Huang", "Wei Jiang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5456999", "OA papers": [{"PaperId": "https://openalex.org/W4253289325", "PaperTitle": "A generalized control-flow-aware pattern recognition algorithm for behavioral synthesis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Jason Cong", "None Shihong Huang", "None Zhuo Jiang"]}]}, {"DBLP title": "Behavioral level dual-vth design for reduced leakage power with thermal awareness.", "DBLP authors": ["Junbo Yu", "Qiang Zhou", "Gang Qu", "Jinian Bian"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457000", "OA papers": [{"PaperId": "https://openalex.org/W4234678013", "PaperTitle": "Behavioral level dual-v<inf>th</inf> design for reduced leakage power with thermal awareness", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jingyi Yu", "None Zhiguo Zhou", "None Huamin Qu", "None YANJIE BIAN"]}]}, {"DBLP title": "Coordinated resource optimization in behavioral synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu", "Junjuan Xu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457001", "OA papers": [{"PaperId": "https://openalex.org/W4230301105", "PaperTitle": "Coordinated resource optimization in behavioral synthesis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Computer Science Department, University of California, Los Angeles, USA": 3.0}, "Authors": ["Jason Cong", "Bin Liu", "N. Xu"]}]}, {"DBLP title": "A methodology for propagating design tolerances to shape tolerances for use in manufacturing.", "DBLP authors": ["Shayak Banerjee", "Kanak B. Agarwal", "Chin Ngai Sze", "Sani R. Nassif", "Michael Orshansky"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457002", "OA papers": [{"PaperId": "https://openalex.org/W4235356207", "PaperTitle": "A methodology for propagating design tolerances to shape tolerances for use in manufacturing", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shayak Banerjee", "Kanak B. Agarwal", "None Chin-Ngai Sze", "Sani R. Nassif", "Michael Orshansky"]}]}, {"DBLP title": "Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance.", "DBLP authors": ["Xin Gao", "Luca Macchiarulo"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457003", "OA papers": [{"PaperId": "https://openalex.org/W4242774919", "PaperTitle": "Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Hawai\u02bbi at M\u0101noa": 2.0}, "Authors": ["None Xin Gao", "Luca Macchiarulo"]}]}, {"DBLP title": "Efficient representation, stratification, and compression of variational CSM library waveforms using Robust Principle Component Analysis.", "DBLP authors": ["Safar Hatami", "Massoud Pedram"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457004", "OA papers": [{"PaperId": "https://openalex.org/W3142640059", "PaperTitle": "Efficient representation, stratification, and compression of variational CSM library waveforms using Robust Principle Component Analysis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hatami", "Pedram"]}]}, {"DBLP title": "Exploiting local logic structures to optimize multi-core SoC floorplanning.", "DBLP authors": ["Cheng-Hong Li", "Sampada Sonalkar", "Luca P. Carloni"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457005", "OA papers": [{"PaperId": "https://openalex.org/W4234341242", "PaperTitle": "Exploiting local logic structures to optimize multi-core SoC floorplanning", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 3.0}, "Authors": ["None Chengbin Li", "Sampada Sonalkar", "Luca P. Carloni"]}]}, {"DBLP title": "SigNet: Network-on-chip filtering for coarse vector directories.", "DBLP authors": ["Natalie D. Enright Jerger"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457028", "OA papers": [{"PaperId": "https://openalex.org/W3141621590", "PaperTitle": "SigNet: Network-on-chip filtering for coarse vector directories", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jerger"]}]}, {"DBLP title": "Feedback control for providing QoS in NoC based multicores.", "DBLP authors": ["Akbar Sharifi", "Hui Zhao", "Mahmut T. Kandemir"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457029", "OA papers": [{"PaperId": "https://openalex.org/W4253120811", "PaperTitle": "Feedback control for providing QoS in NoC based multicores", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Akbar Sharifi", "None J. Zhao", "Mahmut Kandemir"]}]}, {"DBLP title": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network.", "DBLP authors": ["Minje Jun", "Sungroh Yoon", "Eui-Young Chung"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457030", "OA papers": [{"PaperId": "https://openalex.org/W4237518352", "PaperTitle": "Exploiting multiple switch libraries in topology synthesis of on-chip interconnection network", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Peng Jun", "None Moon Kyung Yoon", "None suwon Chung"]}]}, {"DBLP title": "Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector.", "DBLP authors": ["Teo Cupaiuolo", "Massimiliano Siti", "Alessandro Tomasoni"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457031", "OA papers": [{"PaperId": "https://openalex.org/W4250023425", "PaperTitle": "Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"STMicroelectronics (Italy)": 2.0, "Politecnico di Milano": 1.0}, "Authors": ["Teo Cupaiuolo", "Massimiliano Siti", "Alessandro Tomasoni"]}]}, {"DBLP title": "A low cost multi-standard near-optimal soft-output sphere decoder: Algorithm and architecture.", "DBLP authors": ["\u00d6zg\u00fcn Paker", "Sebastian Eckert", "Andreas Bury"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457032", "OA papers": [{"PaperId": "https://openalex.org/W3141481916", "PaperTitle": "A low cost multi-standard near-optimal soft-output sphere decoder: Algorithm and architecture", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Paker", "Eckert", "Bury"]}]}, {"DBLP title": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study.", "DBLP authors": ["Rudy Beraha", "Isask'har Walter", "Israel Cidon", "Avinoam Kolodny"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457033", "OA papers": [{"PaperId": "https://openalex.org/W3152185034", "PaperTitle": "Leveraging application-level requirements in the design of a NoC for a 4G SoC - a case study", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Beraha", "Walter", "Cidon", "Kolodny"]}]}, {"DBLP title": "Domain specific architecture for next generation wireless communication.", "DBLP authors": ["Botao Zhang", "Hengzhu Liu", "Heng Zhao", "Fangzheng Mo", "Ting Chen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457034", "OA papers": [{"PaperId": "https://openalex.org/W4252307313", "PaperTitle": "Domain specific architecture for next generation wireless communication", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Zhanwei Liu", "None J. Zhao", "None Mo", "None wei Chen"]}]}, {"DBLP title": "A 150Mbit/s 3GPP LTE Turbo code decoder.", "DBLP authors": ["Matthias May", "Thomas Ilnseher", "Norbert Wehn", "Wolfgang Raab"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457035", "OA papers": [{"PaperId": "https://openalex.org/W3140584928", "PaperTitle": "A 150Mbit/s 3GPP LTE Turbo code decoder", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {}, "Authors": ["May", "Ilnseher", "Wehn", "Raab"]}]}, {"DBLP title": "High-quality pattern selection for screening small-delay defects considering process variations and crosstalk.", "DBLP authors": ["Ke Peng", "Mahmut Yilmaz", "Mohammad Tehranipoor", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457036", "OA papers": [{"PaperId": "https://openalex.org/W4234610376", "PaperTitle": "High-quality pattern selection for screening small-delay defects considering process variations and crosstalk", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Connecticut": 2.0, "Advanced Micro Devices (United States)": 1.0, "Duke University": 1.0}, "Authors": ["None Ke Peng", "Mahmut Ilker Yilmaz", "Mohammad Tehranipoor", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Layout-aware pseudo-functional testing for critical paths considering power supply noise effects.", "DBLP authors": ["Xiao Liu", "Yubin Zhang", "Feng Yuan", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457037", "OA papers": [{"PaperId": "https://openalex.org/W4237182641", "PaperTitle": "Layout-aware pseudo-functional testing for critical paths considering power supply noise effects", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["None Zhanwei Liu", "None Wanping Zhang", "None Li Yuan", "N. Xu"]}]}, {"DBLP title": "On reset based functional broadside tests.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457038", "OA papers": [{"PaperId": "https://openalex.org/W3147280372", "PaperTitle": "On reset based functional broadside tests", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Pomeranz", "Reddy"]}]}, {"DBLP title": "Scheduling for energy efficiency and fault tolerance in hard real-time systems.", "DBLP authors": ["Yu Liu", "Han Liang", "Kaijie Wu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457039", "OA papers": [{"PaperId": "https://openalex.org/W4243785471", "PaperTitle": "Scheduling for energy efficiency and fault tolerance in hard real-time systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "Ning Liang", "None Hong Ren Wu"]}]}, {"DBLP title": "Scoped identifiers for efficient bit aligned logging.", "DBLP authors": ["Roy Shea", "Mani B. Srivastava", "Young Cho"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457040", "OA papers": [{"PaperId": "https://openalex.org/W4242053589", "PaperTitle": "Scoped identifiers for efficient bit aligned logging", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 2.0, "University of Southern California": 1.0}, "Authors": ["Roy Shea", "Mani Srivastava", "None Young Cho"]}]}, {"DBLP title": "Linear programming approach for performance-driven data aggregation in networks of embedded sensors.", "DBLP authors": ["Cristian Ferent", "Varun Subramanian", "Michael Gilberti", "Alex Doboli"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457041", "OA papers": [{"PaperId": "https://openalex.org/W3145856789", "PaperTitle": "Linear programming approach for performance-driven data aggregation in networks of embedded sensors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stony Brook University": 2.0, "State University of New York": 2.0}, "Authors": ["Ferent", "Subramanian", "Gilberti", "Doboli"]}]}, {"DBLP title": "Soft error-aware design optimization of low power and time-constrained embedded systems.", "DBLP authors": ["Rishad A. Shafik", "Bashir M. Al-Hashimi", "Krishnendu Chakrabarty"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457042", "OA papers": [{"PaperId": "https://openalex.org/W3146418250", "PaperTitle": "Soft error-aware design optimization of low power and time-constrained embedded systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Southampton": 2.0, "Duke University": 1.0}, "Authors": ["Shafik", "Al-Hashimi", "Chakrabarty"]}]}, {"DBLP title": "Contango: Integrated optimization of SoC clock networks.", "DBLP authors": ["Dongjin Lee", "Igor L. Markov"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457043", "OA papers": [{"PaperId": "https://openalex.org/W4233686852", "PaperTitle": "Contango: Integrated optimization of SoC clock networks", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Sangho Lee", "Igor L. Markov"]}]}, {"DBLP title": "Clock skew optimization considering complicated power modes.", "DBLP authors": ["Chiao-Ling Lung", "Zi-Yi Zeng", "Chung-Han Chou", "Shih-Chieh Chang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457044", "OA papers": [{"PaperId": "https://openalex.org/W4234214783", "PaperTitle": "Clock skew optimization considering complicated power modes", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Industrial Technology Research Institute": 0.5, "National Tsing Hua University": 3.5}, "Authors": ["None Chiao-Ling Lung", "None Zi-Yi Zeng", "None Chou", "None Dau-Chyrh Chang"]}]}, {"DBLP title": "A general method to make multi-clock system deterministic.", "DBLP authors": ["Menghao Su", "Yunji Chen", "Xiang Gao"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457045", "OA papers": [{"PaperId": "https://openalex.org/W4248132667", "PaperTitle": "A general method to make multi-clock system deterministic", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Hao Su", "None wei Chen", "None Chao Gao"]}]}, {"DBLP title": "Cool MPSoC programming.", "DBLP authors": ["Rainer Leupers", "Lothar Thiele", "Xiaoning Nie", "Bart Kienhuis", "Matthias Weiss", "Tsuyoshi Isshiki"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457047", "OA papers": [{"PaperId": "https://openalex.org/W4232264434", "PaperTitle": "Cool MPSoC programming", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 1.0, "ETH Zurich": 1.0, "Infineon Technologies (Germany)": 1.0, "Compaan Design": 1.0, "Blue Wonder Communications GmbH, Germany": 1.0, "Tokyo Institute of Technology": 1.0}, "Authors": ["Rainer Leupers", "Lothar Thiele", "None Xiaoning Nie", "Bart Kienhuis", "Matthias Weiss", "Tsuyoshi Isshiki"]}]}, {"DBLP title": "Finding reset nondeterminism in RTL designs - scalable X-analysis methodology and case study.", "DBLP authors": ["Hong-Zu Chou", "Haiqian Yu", "Kai-Hui Chang", "Dylan Dobbyn", "Sy-Yen Kuo"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457048", "OA papers": [{"PaperId": "https://openalex.org/W4248557088", "PaperTitle": "Finding reset nondeterminism in RTL designs - scalable X-analysis methodology and case study", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0, "Teradyne (United States)": 2.0, "Avery Design Systems (United States)": 1.0}, "Authors": ["None Chou", "None Jingyi Yu", "None Dau-Chyrh Chang", "Dylan Dobbyn", "None Ying Kuo"]}]}, {"DBLP title": "Optimizing equivalence checking for behavioral synthesis.", "DBLP authors": ["Kecheng Hao", "Fei Xie", "Sandip Ray", "Jin Yang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457049", "OA papers": [{"PaperId": "https://openalex.org/W4238342346", "PaperTitle": "Optimizing equivalence checking for behavioral synthesis", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Portland State University": 2.0, "The University of Texas at Austin": 1.0, "Intel (United States)": 1.0}, "Authors": ["None Yifan Hao", "Wenlei Xie", "Sandip Ray", "None Liuqing Yang"]}]}, {"DBLP title": "Checking and deriving module paths in Verilog cell library descriptions.", "DBLP authors": ["Matthias Raffelsieper", "Mohammad Reza Mousavi", "Chris W. H. Strolenberg"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457050", "OA papers": [{"PaperId": "https://openalex.org/W3145937681", "PaperTitle": "Checking and deriving module paths in Verilog cell library descriptions", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Raffelsieper", "Mousavi", "Strolenberg"]}]}, {"DBLP title": "BACH 2 : Bounded reachability checker for compositional linear hybrid systems.", "DBLP authors": ["Lei Bu", "You Li", "Linzhang Wang", "Xin Chen", "Xuandong Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457051", "OA papers": [{"PaperId": "https://openalex.org/W4245664566", "PaperTitle": "BACH 2 : Bounded reachability checker for compositional linear hybrid systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Jong-Uk Bu", "None Chengbin Li", "None Weidong Wang", "None wei Chen", "None Chengbin Li"]}]}, {"DBLP title": "DVFS based task scheduling in a harvesting WSN for Structural Health Monitoring.", "DBLP authors": ["A. Ravinagarajan", "Denis Dondi", "Tajana Simunic Rosing"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457052", "OA papers": [{"PaperId": "https://openalex.org/W3142384684", "PaperTitle": "DVFS based task scheduling in a harvesting WSN for Structural Health Monitoring", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Ravinagarajan", "Dondi", "Rosing"]}]}, {"DBLP title": "Power-accuracy tradeoffs in human activity transition detection.", "DBLP authors": ["Jeffrey Boyd", "Hari Sundaram", "Aviral Shrivastava"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457053", "OA papers": [{"PaperId": "https://openalex.org/W3141807699", "PaperTitle": "Power-accuracy tradeoffs in human activity transition detection", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Decision Systems (United States)": 1.5, "Arizona State University": 1.5}, "Authors": ["Boyd", "Sundaram", "Shrivastava"]}]}, {"DBLP title": "Non-invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter.", "DBLP authors": ["Wei Chen", "Idowu Ayoola", "Sidarto Bambang-Oetomo", "Loe M. G. Feijs"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457054", "OA papers": [{"PaperId": "https://openalex.org/W4249920331", "PaperTitle": "Non-invasive blood oxygen saturation monitoring for neonates using reflectance pulse oximeter", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 2.5, "M\u00e1xima Medisch Centrum": 1.5}, "Authors": ["None wei Chen", "Idowu Ayoola", "Sidarto Bambang Oetomo", "Loe Feijs"]}]}, {"DBLP title": "An active vision system for fall detection and posture recognition in elderly healthcare.", "DBLP authors": ["Giovanni Diraco", "Alessandro Leone", "Pietro Siciliano"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457055", "OA papers": [{"PaperId": "https://openalex.org/W3145740684", "PaperTitle": "An active vision system for fall detection and posture recognition in elderly healthcare", "Year": 2010, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Institute for Microelectronics and Microsystems": 3.0}, "Authors": ["Diraco", "Leone", "Siciliano"]}]}, {"DBLP title": "A Smart Space application to dynamically relate medical and environmental information.", "DBLP authors": ["Fabio Vergari", "Sara Bartolini", "Federico Spadini", "Alfredo D'Elia", "Guido Zamagni", "Luca Roffia", "Tullio Salmon Cinotti"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457056", "OA papers": [{"PaperId": "https://openalex.org/W3141271310", "PaperTitle": "A Smart Space application to dynamically relate medical and environmental information", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Vergari", "Bartolini", "Spadini", "D'Elia", "Zamagni", "Roffia", "Cinotti"]}]}, {"DBLP title": "An architecture for self-organization in pervasive systems.", "DBLP authors": ["Aly A. Syed", "Johan Lukkien", "Roxana Frunza"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457057", "OA papers": [{"PaperId": "https://openalex.org/W3149061718", "PaperTitle": "An architecture for self-organization in pervasive systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Syed", "Lukkien", "Frunza"]}]}, {"DBLP title": "TIMBER: Time borrowing and error relaying for online timing error resilience.", "DBLP authors": ["Mihir R. Choudhury", "Vikas Chandra", "Kartik Mohanram", "Robert C. Aitken"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457058", "OA papers": [{"PaperId": "https://openalex.org/W3144939025", "PaperTitle": "TIMBER: Time borrowing and error relaying for online timing error resilience", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Rice University": 2.0, "American Rock Mechanics Association": 2.0}, "Authors": ["Choudhury", "Chandra", "Mohanram", "Aitken"]}]}, {"DBLP title": "ERSA: Error Resilient System Architecture for probabilistic applications.", "DBLP authors": ["Larkhoon Leem", "Hyungmin Cho", "Jason Bau", "Quinn A. Jacobson", "Subhasish Mitra"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457059", "OA papers": [{"PaperId": "https://openalex.org/W4253998042", "PaperTitle": "ERSA: Error Resilient System Architecture for probabilistic applications", "Year": 2010, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {}, "Authors": ["Larkhoon Leem", "None Sungzoon Cho", "Jason Bau", "Quinn Jacobson", "Subhasish Mitra"]}]}, {"DBLP title": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors.", "DBLP authors": ["Lei Zhang", "Yue Yu", "Jianbo Dong", "Yinhe Han", "Shangping Ren", "Xiaowei Li"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457060", "OA papers": [{"PaperId": "https://openalex.org/W4247388151", "PaperTitle": "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["None Wanping Zhang", "None Jingyi Yu", "None Chen Dong", "None Yinhe Han", "None Xiaojuan Ren", "None Chengbin Li"]}]}, {"DBLP title": "Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors.", "DBLP authors": ["Pramod Subramanyan", "Virendra Singh", "Kewal K. Saluja", "Erik Larsson"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457061", "OA papers": [{"PaperId": "https://openalex.org/W3140468928", "PaperTitle": "Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "University of Wisconsin\u2013Madison": 1.0, "Link\u00f6ping University": 1.0}, "Authors": ["Subramanyan", "Singh", "Saluja", "Larsson"]}]}, {"DBLP title": "Robust design of embedded systems.", "DBLP authors": ["Martin Lukasiewycz", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457062", "OA papers": [{"PaperId": "https://openalex.org/W3148467431", "PaperTitle": "Robust design of embedded systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Lukasiewycz", "Teich"]}]}, {"DBLP title": "Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457063", "OA papers": [{"PaperId": "https://openalex.org/W4236093894", "PaperTitle": "Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["None Xubo Huang", "N. Xu"]}]}, {"DBLP title": "PM-COSYN: PE and memory co-synthesis for MPSoCs.", "DBLP authors": ["Yi-Jung Chen", "Chia-Lin Yang", "Po-Han Wang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457064", "OA papers": [{"PaperId": "https://openalex.org/W4238599533", "PaperTitle": "PM-COSYN: PE and memory co-synthesis for MPSoCs", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["None wei Chen", "None Liuqing Yang", "None Weidong Wang"]}]}, {"DBLP title": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs.", "DBLP authors": ["Brett H. Meyer", "Adam S. Hartman", "Donald E. Thomas"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457065", "OA papers": [{"PaperId": "https://openalex.org/W3150601253", "PaperTitle": "Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Meyer", "Hartman", "Thomas"]}]}, {"DBLP title": "Efficient power conversion for ultra low voltage micro scale energy transducers.", "DBLP authors": ["Chao Lu", "Sang Phill Park", "Vijay Raghunathan", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457066", "OA papers": [{"PaperId": "https://openalex.org/W4230321548", "PaperTitle": "Efficient power conversion for ultra low voltage micro scale energy transducers", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["None Robert Lu", "None Taewon Park", "Vijay Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Transmitting TLM transactions over analogue wire models.", "DBLP authors": ["Stephan Schulz", "J\u00f6rg Becker", "Thomas Uhle", "Karsten Einwich", "S\u00f6ren Sonntag"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457067", "OA papers": [{"PaperId": "https://openalex.org/W3144872543", "PaperTitle": "Transmitting TLM transactions over analogue wire models", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Schulz", "Becker", "Uhle", "Einwich", "Sonntag"]}]}, {"DBLP title": "Intent-leveraged optimization of analog circuits via homotopy.", "DBLP authors": ["Metha Jeeradit", "Jaeha Kim", "Mark Horowitz"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457068", "OA papers": [{"PaperId": "https://openalex.org/W4250954724", "PaperTitle": "Intent-leveraged optimization of analog circuits via homotopy", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Stanford University": 3.0}, "Authors": ["Metha Jeeradit", "None Jaechul Kim", "Mark Horowitz"]}]}, {"DBLP title": "3D-integration of silicon devices: A key technology for sophisticated products.", "DBLP authors": ["Armin Klumpp", "Peter Ramm", "Robert Wieland"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457085", "OA papers": [{"PaperId": "https://openalex.org/W3146892808", "PaperTitle": "3D-integration of silicon devices: A key technology for sophisticated products", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fraunhofer Institute for Reliability and Microintegration": 3.0}, "Authors": ["Klumpp", "Ramm", "Wieland"]}]}, {"DBLP title": "Creating 3D specific systems: Architecture, design and CAD.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Thorlindur Thorolfsson"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457086", "OA papers": [{"PaperId": "https://openalex.org/W3151257572", "PaperTitle": "Creating 3D specific systems: Architecture, design and CAD", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Franzon", "Davis", "Thorolffson"]}]}, {"DBLP title": "Testing TSV-based three-dimensional stacked ICs.", "DBLP authors": ["Erik Jan Marinissen"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457087", "OA papers": [{"PaperId": "https://openalex.org/W4205976331", "PaperTitle": "Testing TSV-based three-dimensional stacked ICs", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Imec": 1.0}, "Authors": ["Erik Jan Marinissen"]}]}, {"DBLP title": "Leveraging dominators for preprocessing QBF.", "DBLP authors": ["Hratch Mangassarian", "Bao Le", "Alexandra Goultiaeva", "Andreas G. Veneris", "Fahiem Bacchus"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457088", "OA papers": [{"PaperId": "https://openalex.org/W4242232961", "PaperTitle": "Leveraging dominators for preprocessing QBF", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 5.0}, "Authors": ["Hratch Mangassarian", "None Bao Le", "Alexandra Goultiaeva", "Andreas Veneris", "Fahiem Bacchus"]}]}, {"DBLP title": "Formal specification of networks-on-chips: deadlock and evacuation.", "DBLP authors": ["Freek Verbeek", "Julien Schmaltz"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457089", "OA papers": [{"PaperId": "https://openalex.org/W3149674220", "PaperTitle": "Formal specification of networks-on-chips: deadlock and evacuation", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Verbeek", "Schmaltz"]}]}, {"DBLP title": "Tighter integration of BDDs and SMT for Predicate Abstraction.", "DBLP authors": ["Alessandro Cimatti", "Anders Franz\u00e9n", "Alberto Griggio", "Krishnamani Kalyanasundaram", "Marco Roveri"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457090", "OA papers": [{"PaperId": "https://openalex.org/W3143773890", "PaperTitle": "Tighter integration of BDDs and SMT for Predicate Abstraction", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Cimatti", "Franzen", "Griggio", "Kalyanasundaram", "Roveri"]}]}, {"DBLP title": "An HVS-based Adaptive Computational Complexity Reduction Scheme for H.264/AVC video encoder using Prognostic Early Mode Exclusion.", "DBLP authors": ["Muhammad Shafique", "Bastian Molkenthin", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457091", "OA papers": [{"PaperId": "https://openalex.org/W3140531055", "PaperTitle": "An HVS-based Adaptive Computational Complexity Reduction Scheme for H.264/AVC video encoder using Prognostic Early Mode Exclusion", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Shafique", "Molkenthin"]}]}, {"DBLP title": "Scheduling and energy-distortion tradeoffs with operational refinement of image processing.", "DBLP authors": ["Davide Anastasia", "Yiannis Andreopoulos"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457092", "OA papers": [{"PaperId": "https://openalex.org/W3140389790", "PaperTitle": "Scheduling and energy-distortion tradeoffs with operational refinement of image processing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University College London": 2.0}, "Authors": ["Anastasia", "Andreopoulos"]}]}, {"DBLP title": "enBudget: A Run-Time Adaptive Predictive Energy-Budgeting scheme for energy-aware Motion Estimation in H.264/MPEG-4 AVC video encoder.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457093", "OA papers": [{"PaperId": "https://openalex.org/W3141680615", "PaperTitle": "enBudget: A Run-Time Adaptive Predictive Energy-Budgeting scheme for energy-aware Motion Estimation in H.264/MPEG-4 AVC video encoder", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "A method for design of impulse bursts noise filters optimized for FPGA implementations.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Michal Bidlo"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457094", "OA papers": [{"PaperId": "https://openalex.org/W3145534407", "PaperTitle": "A method for design of impulse bursts noise filters optimized for FPGA implementations", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Sekanina", "Bidlo"]}]}, {"DBLP title": "Exploration of hardware sharing for image encoders.", "DBLP authors": ["Sebasti\u00e1n L\u00f3pez", "Roberto Sarmiento", "Philip G. Potter", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457095", "OA papers": [{"PaperId": "https://openalex.org/W3142474233", "PaperTitle": "Exploration of hardware sharing for image encoders", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Lopez", "Sarmiento", "Potter", "Luk", "Cheung"]}]}, {"DBLP title": "Towards hardware stereoscopic 3D reconstruction a real-time FPGA computation of the disparity map.", "DBLP authors": ["Stavros Hadjitheophanous", "Christos Ttofis", "Athinodoros S. Georghiades", "Theocharis Theocharides"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457096", "OA papers": [{"PaperId": "https://openalex.org/W3151697372", "PaperTitle": "Towards hardware stereoscopic 3D reconstruction a real-time FPGA computation of the disparity map", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Hadjitheophanous", "Ttofis", "Georghiades", "Theocharides"]}]}, {"DBLP title": "A robust ADC code hit counting technique.", "DBLP authors": ["Jiun-Lang Huang", "Kuo-Yu Chou", "Ming-Huan Lu", "Xuan-Lun Huang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457097", "OA papers": [{"PaperId": "https://openalex.org/W4243567571", "PaperTitle": "A robust ADC code hit counting technique", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["None Xubo Huang", "None Chou", "None Robert Lu", "None Xubo Huang"]}]}, {"DBLP title": "An automatic test generation framework for digitally-assisted adaptive equalizers in high-speed serial links.", "DBLP authors": ["Mohamed Abbas", "Kwang-Ting Cheng", "Yasuo Furukawa", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457098", "OA papers": [{"PaperId": "https://openalex.org/W4234941130", "PaperTitle": "An automatic test generation framework for digitally-assisted adaptive equalizers in high-speed serial links", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"The University of Tokyo": 3.0, "University of California, Santa Barbara": 1.0, "Advantest (Japan)": 1.0}, "Authors": ["Mohamed Abbas", "None JIANG Cheng", "Yasuo Furukawa", "Satoshi Komatsu", "Kunihiro Asada"]}]}, {"DBLP title": "Fault diagnosis of analog circuits based on machine learning.", "DBLP authors": ["Ke Huang", "Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457099", "OA papers": [{"PaperId": "https://openalex.org/W4232172135", "PaperTitle": "Fault diagnosis of analog circuits based on machine learning", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["None Xubo Huang", "Haralampos-G. Stratigopoulos", "Salvador Mir"]}]}, {"DBLP title": "Block-level bayesian diagnosis of analogue electronic circuits.", "DBLP authors": ["Shaji Krishnan", "Klaas D. Doornbos", "Rudi Brand", "Hans G. Kerkhoff"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457100", "OA papers": [{"PaperId": "https://openalex.org/W3152206345", "PaperTitle": "Block-level bayesian diagnosis of analogue electronic circuits", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Krishnan", "Doornbos", "Kerkhoff"]}]}, {"DBLP title": "Control network generator for latency insensitive designs.", "DBLP authors": ["Eliyah Kilada", "Kenneth S. Stevens"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457101", "OA papers": [{"PaperId": "https://openalex.org/W3146971569", "PaperTitle": "Control network generator for latency insensitive designs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Kilada", "Stevens"]}]}, {"DBLP title": "Using Speculative Functional Units in high level synthesis.", "DBLP authors": ["Alberto A. Del Barrio", "Mar\u00eda C. Molina", "Jose Manuel Mendias", "Rom\u00e1n Hermida", "Seda Ogrenci Memik"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457102", "OA papers": [{"PaperId": "https://openalex.org/W4246514516", "PaperTitle": "Using Speculative Functional Units in high level synthesis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Alberto A. Del Barrio", "Mar\u00eda Molina", "Jose M. Mendias", "Roman Hermida", "Gokhan Memik"]}]}, {"DBLP title": "Retiming multi-rate DSP algorithms to meet real-time requirement.", "DBLP authors": ["Xue-Yang Zhu"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457103", "OA papers": [{"PaperId": "https://openalex.org/W4249632768", "PaperTitle": "Retiming multi-rate DSP algorithms to meet real-time requirement", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Zhigang Zhu"]}]}, {"DBLP title": "Combining optimizations in automated low power design.", "DBLP authors": ["Qiang Liu", "Tim Todman", "Wayne Luk"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457104", "OA papers": [{"PaperId": "https://openalex.org/W4230778502", "PaperTitle": "Combining optimizations in automated low power design", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["None Zhanwei Liu", "Tim Todman", "Wayne Luk"]}]}, {"DBLP title": "A new quaternary FPGA based on a voltage-mode multi-valued circuit.", "DBLP authors": ["Cristiano Lazzari", "Paulo F. Flores", "Jos\u00e9 Monteiro", "Luigi Carro"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457105", "OA papers": [{"PaperId": "https://openalex.org/W3152179426", "PaperTitle": "A new quaternary FPGA based on a voltage-mode multi-valued circuit", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0, "University of Lisbon": 1.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Lazzari", "Flores", "Monteiro", "Carro"]}]}, {"DBLP title": "An evaluation of a slice fault aware tool chain.", "DBLP authors": ["Adwait Gupte", "Phillip H. Jones"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457106", "OA papers": [{"PaperId": "https://openalex.org/W3148870892", "PaperTitle": "An evaluation of a slice fault aware tool chain", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Gupte", "Jones"]}]}, {"DBLP title": "Reliability- and process variation-aware placement for FPGAs.", "DBLP authors": ["Assem A. M. Bsoul", "Naraig Manjikian", "Li Shang"], "year": 2010, "doi": "https://doi.org/10.1109/DATE.2010.5457107", "OA papers": [{"PaperId": "https://openalex.org/W4251154776", "PaperTitle": "Reliability- and process variation-aware placement for FPGAs", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of British Columbia": 1.0, "Queen's University": 1.0, "University of Colorado Boulder": 1.0}, "Authors": ["Assem A. M. Bsoul", "Naraig Manjikian", "None Li Shang"]}]}]