{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 250 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 540 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 460 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 560 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 440 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 480 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 470 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 640 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 420 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 500 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 1140 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 450 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 490 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 780 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 270 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 620 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 580 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1100 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 600 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 660 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 520 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 730 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1120 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 20 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 710 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1080 -defaultsOSRD
preplace portBus extIn_V_0 -pg 1 -y 760 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 8 -y 710 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1140 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -y 690 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1160 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1000 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 7 -y 850 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 940 -defaultsOSRD
preplace inst EVRawStreamToXYTSStr_0 -pg 1 -lvl 2 -y 610 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1020 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1240 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 7 -y 550 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 520 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 960 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1290 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 920 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1410 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 240 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 400 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 1 -y 700 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 2200
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1680
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 2 3070J 340 3580
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 7 2 NJ 460 NJ
preplace netloc util_vector_logic_0_Res 1 2 2 NJ 590 1660
preplace netloc processing_system7_0_FIXED_IO 1 6 3 NJ 270 NJ 270 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 2230
preplace netloc axi_smc_M00_AXI 1 5 1 2510
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 1110
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V 1 2 2 1080 20 1800
preplace netloc hCnt_V 1 3 1 1770
preplace netloc fifo_generator_0_empty 1 2 6 1170 850 NJ 850 2190J 840 2560J 910 NJ 910 3610J
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 7 2 NJ 540 NJ
preplace netloc fifo_generator_0_almost_full 1 6 2 3130 780 3650
preplace netloc skipFlgOutput_V 1 3 1 1670
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 2220 850 2550J
preplace netloc count_V_ap_vld 1 3 1 1790
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 620
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 7 2 NJ 560 NJ
preplace netloc LEDShifter_0_led 1 8 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 2550
preplace netloc count_V 1 3 1 1750
preplace netloc vgaEn_V 1 3 1 1780
preplace netloc SyncInSignal_AI_0_1 1 0 7 -40J 640 610J 730 1120J 660 1630J 730 2210J 610 NJ 610 3080J
preplace netloc vCnt_V 1 3 1 1730
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 7 2 3580J 630 3970J
preplace netloc processing_system7_0_DDR 1 6 3 NJ 250 NJ 250 NJ
preplace netloc extIn_V_0_1 1 0 4 NJ 760 NJ 760 1090J 630 1590
preplace netloc ap_idle 1 1 1 N
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 7 2 NJ 420 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 7 NJ 780 NJ 780 1070J 840 1690J 830 NJ 830 2530J 820 3080J
preplace netloc regX_V 1 3 1 1720
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 7 2 NJ 580 NJ
preplace netloc ap_ready 1 1 1 N
preplace netloc fifo_generator_0_dout 1 2 6 NJ 570 1740 800 NJ 800 NJ 800 3050J 920 3590J
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 1150
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 7 1 3580
preplace netloc ap_done 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 -50J 770 NJ 770 1130J 650 1600 810 NJ 810 NJ 810 3030
preplace netloc xlslice_1_Dout 1 7 1 3640J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 640 740 1160 610 1620 870 2190J
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 1170 930 NJ
preplace netloc EVRawStreamToXYTSStr_0_eventFIFOIn_V_read 1 2 6 1140J 620 1650J 750 NJ 750 NJ 750 3060J 930 3580
preplace netloc xlslice_0_Dout 1 6 2 3100 770 3600J
preplace netloc IMUInterrupt_AI_0_1 1 0 7 -40J 30 620J -30 NJ -30 NJ -30 NJ -30 NJ -30 3120J
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 7 2 NJ 440 NJ
preplace netloc SyncInClock_AI_0_1 1 0 7 -30J 40 640J -20 NJ -20 NJ -20 NJ -20 NJ -20 3080J
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V 1 2 2 1070 10 1810
preplace netloc SyncInSignal2_AI_0_1 1 0 7 NJ 1140 NJ 1140 1140J 640 1640J 740 2220J 620 NJ 620 3050J
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 1 3090
preplace netloc regY_V 1 3 1 1760
preplace netloc polReg 1 3 1 1710
preplace netloc Net 1 7 2 NJ 600 NJ
preplace netloc Net1 1 5 1 2570
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 -40 920 630 750 1100 0 1700 820 2210 820 2520 190 3060 330 3620J
preplace netloc processing_system7_0_FCLK_CLK1 1 3 5 1760 1130 2200 1060 2540 630 3070 760 3600J
preplace netloc Net2 1 5 1 2560
preplace netloc fifo_generator_0_full 1 6 2 3140 790 3630
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 7 1 3660
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 1 3040
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 3 NJ 1080 NJ 1080 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 7 2 NJ 500 NJ
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 7 2 NJ 640 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 2220 1070 2510J
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 1 3110
preplace netloc DVSAERData_AI_0_1 1 0 7 NJ 20 610J -40 NJ -40 NJ -40 NJ -40 NJ -40 3130J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 7 2 NJ 520 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 2230 1350 NJ 1350 3030
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 3 NJ 1100 NJ 1100 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 3 NJ 1120 NJ 1120 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 650 -50 NJ -50 NJ -50 NJ -50 NJ -50 3050
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 7 2 NJ 480 NJ
preplace netloc const_VCC_dout 1 1 6 620 220 1090 -10 NJ -10 NJ -10 NJ -10 3030
preplace netloc DVSAERReq_ABI_0_1 1 0 7 -50J -60 NJ -60 NJ -60 NJ -60 NJ -60 NJ -60 3140J
preplace netloc axi_gpio_0_gpio_io_o 1 3 4 1610J 760 NJ 760 2560 790 3070J
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 7 2 NJ 620 NJ
levelinfo -pg 1 -70 440 870 1400 2020 2370 2800 3360 3820 3990 -top -390 -bot 1480
",
}
{
   da_axi4_cnt: "14",
   da_clkrst_cnt: "3",
}
