Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Error_Tolerant_Adder_tb_behav xil_defaultlib.Error_Tolerant_Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C_in' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/lolwa/Error_Tolerant_Adder 16 2/Error_Tolerant_Adder 8 2.srcs/sources_1/new/Error_Tolerant_Adder.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_generator
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.sum_generator
Compiling module xil_defaultlib.Error_Tolerant_Adder
Compiling module xil_defaultlib.Error_Tolerant_Adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Error_Tolerant_Adder_tb_behav
