// Seed: 723306147
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5
);
  assign id_4 = -1 && -1;
endmodule
module module_1 (
    inout tri  id_0,
    input wire id_1,
    input tri0 id_2,
    inout tri  id_3
);
  assign id_3 = -1'b0;
  assign id_3 = -1;
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wire id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_2,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
