#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 23:58:14 2019
# Process ID: 8592
# Current directory: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1
# Command line: vivado.exe -log system_in_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_in_out_0_0.tcl
# Log file: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/system_in_out_0_0.vds
# Journal file: C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_in_out_0_0.tcl -notrace
Command: synth_design -top system_in_out_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 455.148 ; gain = 95.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_in_out_0_0' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_in_out_0_0/synth/system_in_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'in_out' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:78]
INFO: [Synth 8-6157] synthesizing module 'in_out_shift_reg' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'in_out_shift_reg_ram' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:22]
INFO: [Synth 8-3876] $readmem data file './in_out_shift_reg_ram.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'in_out_shift_reg_ram' (1#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'in_out_shift_reg' (2#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_shift_reg.v:49]
INFO: [Synth 8-6157] synthesizing module 'in_out_c' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:43]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 65 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'in_out_c_rom' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:9]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 65 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:21]
INFO: [Synth 8-3876] $readmem data file './in_out_c_rom.dat' is read successfully [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:24]
INFO: [Synth 8-6155] done synthesizing module 'in_out_c_rom' (3#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'in_out_c' (4#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:43]
INFO: [Synth 8-6157] synthesizing module 'in_out_fir_io_s_axi' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_fir_io_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_Y_DATA_0 bound to: 5'b10000 
	Parameter ADDR_Y_CTRL bound to: 5'b10100 
	Parameter ADDR_X_DATA_0 bound to: 5'b11000 
	Parameter ADDR_X_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_fir_io_s_axi.v:209]
INFO: [Synth 8-6155] done synthesizing module 'in_out_fir_io_s_axi' (5#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_fir_io_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'in_out_mul_mul_11bkb' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_mul_mul_11bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'in_out_mul_mul_11bkb_DSP48_0' [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_mul_mul_11bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'in_out_mul_mul_11bkb_DSP48_0' (6#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_mul_mul_11bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'in_out_mul_mul_11bkb' (7#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_mul_mul_11bkb.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:491]
INFO: [Synth 8-6155] done synthesizing module 'in_out' (8#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_in_out_0_0' (9#1) [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_in_out_0_0/synth/system_in_out_0_0.v:58]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design in_out_fir_io_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design in_out_c has unconnected port reset
WARNING: [Synth 8-3331] design in_out_shift_reg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 509.594 ; gain = 149.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 509.594 ; gain = 149.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 509.594 ; gain = 149.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_in_out_0_0/constraints/in_out_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_in_out_0_0/constraints/in_out_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 877.215 ; gain = 1.512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 877.215 ; gain = 517.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 877.215 ; gain = 517.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 877.215 ; gain = 517.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'in_out_fir_io_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'in_out_fir_io_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_8_fu_334_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'in_out_fir_io_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'in_out_fir_io_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 877.215 ; gain = 517.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               11 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                27x32  Multipliers := 1     
	                16x31  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module in_out_shift_reg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module in_out_c_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module in_out_fir_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module in_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                27x32  Multipliers := 1     
	                16x31  Multipliers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:507]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:499]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_463_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:300]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_483_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:286]
WARNING: [Synth 8-6014] Unused sequential element c_U/in_out_c_rom_U/q0_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out_c.v:33]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_435_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:292]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_430_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:293]
WARNING: [Synth 8-6014] Unused sequential element c_load_reg_473_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:223]
WARNING: [Synth 8-6014] Unused sequential element shift_reg_load_reg_468_reg was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:224]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:507]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:499]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ipshared/edab/hdl/verilog/in_out.v:286]
DSP Report: Generating DSP tmp_1_fu_359_p2, operation Mode is: A2*B2.
DSP Report: register x_read_reg_415_reg is absorbed into DSP tmp_1_fu_359_p2.
DSP Report: register A is absorbed into DSP tmp_1_fu_359_p2.
DSP Report: operator tmp_1_fu_359_p2 is absorbed into DSP tmp_1_fu_359_p2.
DSP Report: operator tmp_1_fu_359_p2 is absorbed into DSP tmp_1_fu_359_p2.
DSP Report: Generating DSP tmp_1_reg_463_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register x_read_reg_415_reg is absorbed into DSP tmp_1_reg_463_reg.
DSP Report: register B is absorbed into DSP tmp_1_reg_463_reg.
DSP Report: register tmp_1_reg_463_reg is absorbed into DSP tmp_1_reg_463_reg.
DSP Report: operator tmp_1_fu_359_p2 is absorbed into DSP tmp_1_reg_463_reg.
DSP Report: operator tmp_1_fu_359_p2 is absorbed into DSP tmp_1_reg_463_reg.
DSP Report: Generating DSP tmp_reg_478_reg, operation Mode is: (A2*B'')'.
DSP Report: register c_U/in_out_c_rom_U/q0_reg is absorbed into DSP tmp_reg_478_reg.
DSP Report: register c_load_reg_473_reg is absorbed into DSP tmp_reg_478_reg.
DSP Report: register shift_reg_load_reg_468_reg is absorbed into DSP tmp_reg_478_reg.
DSP Report: register tmp_reg_478_reg is absorbed into DSP tmp_reg_478_reg.
DSP Report: operator in_out_mul_mul_11bkb_U1/in_out_mul_mul_11bkb_DSP48_0_U/p is absorbed into DSP tmp_reg_478_reg.
DSP Report: Generating DSP tmp_11_fu_373_p2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: Generating DSP tmp_11_reg_483_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: register tmp_11_reg_483_reg is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: Generating DSP tmp_11_fu_373_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_fu_373_p2.
DSP Report: Generating DSP tmp_11_reg_483_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: register tmp_11_reg_483_reg is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_reg_483_reg.
DSP Report: operator tmp_11_fu_373_p2 is absorbed into DSP tmp_11_reg_483_reg.
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[31]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[30]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[29]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[28]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[27]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[26]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[25]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[24]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[23]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[22]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[21]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[20]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[19]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[18]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[17]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WDATA[16]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WSTRB[3]
WARNING: [Synth 8-3331] design in_out has unconnected port s_axi_fir_io_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[16]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[17]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[18]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[19]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[20]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[21]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[22]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[23]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[24]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[25]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[26]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[27]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[28]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[29]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/in_out_fir_io_s_axi_U/rdata_reg[30]' (FDE) to 'inst/in_out_fir_io_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\in_out_fir_io_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[47]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[46]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[45]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[44]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[43]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[42]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[41]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[40]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[39]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[38]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[37]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[36]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[35]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[34]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[33]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[32]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[31]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[30]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[29]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[28]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[27]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[26]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[25]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[24]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[23]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[22]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[21]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[20]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[19]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[18]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_463_reg[17]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[47]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[46]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[45]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[44]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[43]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[42]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[41]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[40]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[39]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[38]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[37]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[36]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[35]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[34]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[33]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[32]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[31]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[30]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[29]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[28]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[27]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[26]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[25]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[24]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[23]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[22]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[21]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[20]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[19]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[18]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[17]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[16]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[15]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[14]) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[47]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[46]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[45]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[44]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[43]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[42]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[41]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[40]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[39]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[38]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[37]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[36]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[35]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[34]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[33]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[32]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[31]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[30]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[29]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[28]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[27]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[26]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[25]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[24]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[23]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[22]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[21]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[20]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[19]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[18]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_483_reg[17]__0) is unused and will be removed from module in_out.
WARNING: [Synth 8-3332] Sequential element (in_out_fir_io_s_axi_U/rdata_reg[31]) is unused and will be removed from module in_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 877.215 ; gain = 517.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|in_out_c_rom | p_0_out    | 128x11        | LUT            | 
|in_out       | p_0_out    | 128x11        | LUT            | 
+-------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|in_out_shift_reg_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|in_out      | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|in_out      | (PCIN>>17)+A2*B2 | 16     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|in_out      | (A2*B'')'        | 16     | 11     | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|in_out      | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|in_out      | (PCIN>>17)+A2*B  | 15     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|in_out      | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|in_out      | (PCIN>>17)+A2*B  | 18     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/shift_reg_U/in_out_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 929.441 ; gain = 569.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 931.418 ; gain = 571.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|in_out_shift_reg_ram: | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/shift_reg_U/in_out_shift_reg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:05 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    52|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_3 |     1|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |DSP48E1_6 |     1|
|8     |LUT1      |    34|
|9     |LUT2      |   180|
|10    |LUT3      |    53|
|11    |LUT4      |    73|
|12    |LUT5      |    45|
|13    |LUT6      |    40|
|14    |RAMB18E1  |     1|
|15    |FDRE      |   201|
|16    |FDSE      |    15|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |   700|
|2     |  inst                       |in_out               |   700|
|3     |    in_out_fir_io_s_axi_U    |in_out_fir_io_s_axi  |   182|
|4     |    shift_reg_U              |in_out_shift_reg     |    30|
|5     |      in_out_shift_reg_ram_U |in_out_shift_reg_ram |    30|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 952.270 ; gain = 224.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 952.270 ; gain = 592.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 952.270 ; gain = 604.078
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/system_in_out_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ZYY/Documents/Vivado/project_1/project_1.srcs/sources_1/bd/system/ip/system_in_out_0_0/system_in_out_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZYY/Documents/Vivado/project_1/project_1.runs/system_in_out_0_0_synth_1/system_in_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_in_out_0_0_utilization_synth.rpt -pb system_in_out_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 952.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 23:59:35 2019...
