Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 14 11:47:05 2021
| Host         : DESKTOP-3R4BB01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             225 |           76 |
| No           | No                    | Yes                    |             298 |           97 |
| No           | Yes                   | No                     |              12 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              37 |           14 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                Enable Signal               |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  nolabel_line138/slowed_clk_for_4bits_flushing/S[0] |                                            |                                                           |                1 |              1 |         1.00 |
|  nolabel_line111/nolabel_line206/Q_BUFG[0]          |                                            | rst_IBUF                                                  |                2 |              2 |         1.00 |
|  nolabel_line138/clock_22/CLK                       |                                            |                                                           |                3 |              3 |         1.00 |
|  nolabel_line49/out[0]                              |                                            |                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | nolabel_line99/marbles[3]_i_1_n_0          | nolabel_line73/rst_de                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                      | nolabel_line99/FSM_onehot_state[4]_i_1_n_0 | nolabel_line73/rst_de                                     |                2 |              5 |         2.50 |
|  nolabel_line111/nolabel_line205/Q[0]               |                                            |                                                           |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                      | nolabel_line99/score_status_next           | nolabel_line73/rst_de                                     |                3 |              6 |         2.00 |
|  nolabel_line138/clock_22/CLK                       |                                            | nolabel_line138/playerCtrl_R_00/ibeat_for_R_ch[7]_i_2_n_0 |                3 |              8 |         2.67 |
|  nolabel_line50/O33[0]                              |                                            | nolabel_line73/rst_de                                     |                3 |             10 |         3.33 |
|  nolabel_line111/nolabel_line206/Q_BUFG[0]          |                                            |                                                           |                3 |             10 |         3.33 |
|  nolabel_line111/nolabel_line206/Q_BUFG[0]          |                                            | nolabel_line111/nolabel_line258/pixel_cnt[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  nolabel_line111/nolabel_line206/Q_BUFG[0]          | nolabel_line111/nolabel_line258/line_cnt   | nolabel_line111/nolabel_line258/line_cnt[9]_i_1_n_0       |                3 |             10 |         3.33 |
|  nolabel_line138/clock_22/CLK                       |                                            | nolabel_line138/playerCtrl_L_00/ibeat_for_L_ch[9]_i_2_n_0 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                      | nolabel_line99/record_next                 | nolabel_line73/rst_de                                     |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG                                      | nolabel_line99/score[10]_i_1_n_0           | nolabel_line73/rst_de                                     |                2 |             11 |         5.50 |
|  nolabel_line138/sc/Q[1]                            |                                            | rst_IBUF                                                  |                8 |             14 |         1.75 |
|  nolabel_line138/slowed_clk_for_button/CLK          |                                            |                                                           |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG                                      |                                            | nolabel_line111/nolabel_line240/onepulsed_rst             |                9 |             34 |         3.78 |
|  clk_IBUF_BUFG                                      |                                            | nolabel_line138/o_rst/rst_one_pulsed                      |               10 |             36 |         3.60 |
|  num_reg[9]                                         |                                            |                                                           |               20 |             54 |         2.70 |
|  clk_IBUF_BUFG                                      |                                            | rst_IBUF                                                  |               16 |             55 |         3.44 |
|  clk_IBUF_BUFG                                      |                                            |                                                           |               36 |            127 |         3.53 |
|  clk_IBUF_BUFG                                      |                                            | nolabel_line73/rst_de                                     |               44 |            131 |         2.98 |
+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


