{"index": 156, "svad": "This property verifies that whenever signal rADR is asserted, the output signal iwb_adr_o must equal the value of rADR at the rising edge of clock gclk. The verification is disabled when the active-high reset signal grst is asserted.", "reference_sva": "property p_iwb_adr_o_rADR;\n    @(posedge gclk) disable iff (grst == 1)\n        rADR |-> iwb_adr_o == rADR;\nendproperty\nassert_p_iwb_adr_o_rADR: assert property (p_iwb_adr_o_rADR) else $error(\"Assertion failed: iwb_adr_o does not match rADR at the rising edge of gclk when grst is not asserted\");", "generated_sva": "property rADR_to_iwb_adr_o_p;\n    @(posedge gclk) disable iff (grst)\n    $rose(rADR) |-> (iwb_adr_o == $past(rADR));\nendproperty\n\nassert property (rADR_to_iwb_adr_o_p);", "relationship": "no_relationship", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_iwb_adr_o_rADR\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `iwb_adr_o`, `rADR`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `rADR`\n    * Response condition: `iwb_adr_o == rADR`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `rADR`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `iwb_adr_o == rADR`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) rADR |-> iwb_adr_o == rADR`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_iwb_adr_o_rADR;\n    @(posedge gclk) disable iff (grst == 1)\n        rADR |-> iwb_adr_o == rADR;\nendproperty\nassert_p_iwb_adr_o_rADR: assert property (p_iwb_adr_o_rADR) else $error(\"Assertion failed: iwb_adr_o does not match rADR at the rising edge of gclk when grst is not asserted\");\n```\n\n**Summary:**\nProperty `p_iwb_adr_o_rADR` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 3.326540470123291, "verification_time": 0.023039817810058594, "from_cache": false}