<stg><name>createRandomTape.1</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="11" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="32" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="34" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="34" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="35" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="40" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="41" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="43" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="49" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i:0  %roundNumber_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %roundNumber)

]]></Node>
<StgValue><ssdm name="roundNumber_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2.preheader.i.i.i.i:1  %seed_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %seed_offset)

]]></Node>
<StgValue><ssdm name="seed_offset_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader2.preheader.i.i.i.i:2  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %seed_offset_read, i6 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="14">
<![CDATA[
.preheader2.preheader.i.i.i.i:3  %zext_ln234 = zext i14 %tmp to i15

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader2.preheader.i.i.i.i:4  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %seed_offset_read, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="12">
<![CDATA[
.preheader2.preheader.i.i.i.i:5  %zext_ln234_1 = zext i12 %tmp_s to i15

]]></Node>
<StgValue><ssdm name="zext_ln234_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader.i.i.i.i:6  %sub_ln234 = sub i15 %zext_ln234, %zext_ln234_1

]]></Node>
<StgValue><ssdm name="sub_ln234"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader2.preheader.i.i.i.i:7  %add_ln234_1 = add i15 %sub_ln234, 32

]]></Node>
<StgValue><ssdm name="add_ln234_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:8  %stateAsWords_2 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:9  %stateAsWords_3 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_3"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:10  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:11  %stateAsWords_1 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:12  %stateAsWords_4 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:13  %stateAsWords_5 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
.preheader2.preheader.i.i.i.i:14  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i.i:15  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i = phi i8 [ 0, %.preheader2.preheader.i.i.i.i ], [ %loop_23, %1 ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139 = icmp eq i8 %loop_0_i, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_23 = add i8 %loop_0_i, 1

]]></Node>
<StgValue><ssdm name="loop_23"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %KeccakP1600_Initialize.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140 = zext i8 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit:1  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit:2  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i.i:0  %phi_ln194 = phi i1 [ true, %KeccakP1600_Initialize.exit ], [ %icmp_ln244, %._crit_edge6.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_ln194"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i.i:1  %ctx_sponge_byteIOInd_1 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i.i:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i.i:3  br i1 %phi_ln194, label %._crit_edge.i.i.i.i, label %HashInit.exit62

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:0  %add_ln226 = add i32 %ctx_sponge_byteIOInd_1, 1

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:1  %icmp_ln226 = icmp ugt i32 %add_ln226, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:2  %partialBlock = sub i32 168, %ctx_sponge_byteIOInd_1

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i.i:3  %select_ln226 = select i1 %icmp_ln226, i32 %partialBlock, i32 1

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i.i:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
HashInit.exit62:0  %offset_assign_1 = alloca i32

]]></Node>
<StgValue><ssdm name="offset_assign_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashInit.exit62:1  store i32 %ctx_sponge_byteIOInd_1, i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit62:2  br label %.preheader2.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i.i ], [ %loop, %KeccakP1600_AddByte.exit.i.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233 = icmp eq i32 %loop_1_i_i_i_i, %select_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop = add nsw i32 %loop_1_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %3, label %KeccakP1600_AddByte.exit.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:0  %add_ln234_3 = add i32 %ctx_sponge_byteIOInd_1, %loop_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:1  %zext_ln149 = zext i32 %add_ln234_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:2  %ctx_sponge_state_add_1 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_2 = add i32 %ctx_sponge_byteIOInd_1, %select_ln226

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239 = icmp eq i32 %ctx_sponge_byteIOInd_2, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239, label %4, label %.._crit_edge6.i.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_2, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:3  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_1, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:4  %xor_ln149 = xor i8 %ctx_sponge_state_loa, 2

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:5  store i8 %xor_ln149, i8* %ctx_sponge_state_add_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i.i:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i.i:0  %icmp_ln244 = icmp eq i32 %select_ln226, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i.i:1  br label %.preheader2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i37:0  %i_0_i_i_i35 = phi i33 [ 0, %HashInit.exit62 ], [ %i, %._crit_edge6.i.i.i56 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i35"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i37:1  %p_01_rec_i_i_i36 = phi i64 [ 0, %HashInit.exit62 ], [ %p_2_rec_i_i_i59, %._crit_edge6.i.i.i56 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i36"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i37:2  %tmp_49 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i35, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i37:3  %icmp_ln194 = icmp eq i29 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i37:4  br i1 %icmp_ln194, label %._crit_edge.i.i.i49, label %HashUpdate.exit60

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i49:1  %trunc_ln225 = trunc i33 %i_0_i_i_i35 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i49:2  %partialBlock_1 = sub i5 -16, %trunc_ln225

]]></Node>
<StgValue><ssdm name="partialBlock_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:0  %offset_assign_1_load_3 = load i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="offset_assign_1_load_3"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit60:1  %zext_ln149_1 = zext i32 %offset_assign_1_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit60:2  %ctx_sponge_state_add_3 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_3"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit60:3  %ctx_sponge_state_loa_2 = load i8* %ctx_sponge_state_add_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i49:0  %offset_assign_1_load_1 = load i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="offset_assign_1_load_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i49:3  %zext_ln225 = zext i5 %partialBlock_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:4  %add_ln226_1 = add i32 %offset_assign_1_load_1, %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln226_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:5  %icmp_ln226_1 = icmp ugt i32 %add_ln226_1, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i49:6  %partialBlock_2 = sub i32 168, %offset_assign_1_load_1

]]></Node>
<StgValue><ssdm name="partialBlock_2"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i49:7  %select_ln226_1 = select i1 %icmp_ln226_1, i32 %partialBlock_2, i32 %zext_ln225

]]></Node>
<StgValue><ssdm name="select_ln226_1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i49:8  %zext_ln231 = zext i32 %select_ln226_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i49:9  %zext_ln231_1 = zext i32 %select_ln226_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i49:10  %i = add i33 %zext_ln231_1, %i_0_i_i_i35

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i49:11  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i52 = phi i32 [ 0, %._crit_edge.i.i.i49 ], [ %loop_24, %KeccakP1600_AddByte.exit.i.i.i55 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i52"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_1 = icmp eq i32 %loop_1_i_i_i52, %select_ln226_1

]]></Node>
<StgValue><ssdm name="icmp_ln233_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_24 = add nsw i32 %loop_1_i_i_i52, 1

]]></Node>
<StgValue><ssdm name="loop_24"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_1, label %6, label %KeccakP1600_AddByte.exit.i.i.i55

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:0  %offset_assign_1_load_2 = load i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="offset_assign_1_load_2"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:1  %trunc_ln234 = trunc i32 %loop_1_i_i_i52 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:2  %trunc_ln194 = trunc i64 %p_01_rec_i_i_i36 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:3  %add_ln234 = add i6 %trunc_ln234, %trunc_ln194

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="6">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:4  %zext_ln234_3 = zext i6 %add_ln234 to i15

]]></Node>
<StgValue><ssdm name="zext_ln234_3"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:5  %add_ln234_5 = add i15 %add_ln234_1, %zext_ln234_3

]]></Node>
<StgValue><ssdm name="add_ln234_5"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="15">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:6  %sext_ln234 = sext i15 %add_ln234_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln234"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:7  %seed_addr = getelementptr [10512 x i8]* %seed, i64 0, i64 %sext_ln234

]]></Node>
<StgValue><ssdm name="seed_addr"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:9  %add_ln234_6 = add i32 %loop_1_i_i_i52, %offset_assign_1_load_2

]]></Node>
<StgValue><ssdm name="add_ln234_6"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:10  %zext_ln149_2 = zext i32 %add_ln234_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:11  %ctx_sponge_state_add_2 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_2

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_2"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:12  %ctx_sponge_state_loa_1 = load i8* %ctx_sponge_state_add_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_assign_1_load = load i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="offset_assign_1_load"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_3 = add i32 %offset_assign_1_load, %select_ln226_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_3"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_1 = icmp eq i32 %ctx_sponge_byteIOInd_3, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_1, label %7, label %.._crit_edge6.i.i.i56_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i56_crit_edge:0  store i32 %ctx_sponge_byteIOInd_3, i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i56_crit_edge:1  br label %._crit_edge6.i.i.i56

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_1, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_1" val="1"/>
<literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %offset_assign_1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="181" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="14">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:8  %seed_load = load i8* %seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seed_load"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:12  %ctx_sponge_state_loa_1 = load i8* %ctx_sponge_state_add_2, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:13  %xor_ln149_2 = xor i8 %ctx_sponge_state_loa_1, %seed_load

]]></Node>
<StgValue><ssdm name="xor_ln149_2"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:14  store i8 %xor_ln149_2, i8* %ctx_sponge_state_add_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i55:15  br label %5

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_1, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="189" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="190" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_1)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i56

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i56:0  %p_2_rec_i_i_i59 = add i64 %zext_ln231, %p_01_rec_i_i_i36

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i59"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i56:1  br label %.preheader2.i.i.i37

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
HashUpdate.exit60:3  %ctx_sponge_state_loa_2 = load i8* %ctx_sponge_state_add_3, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_2"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit60:4  %xor_ln149_1 = xor i8 %ctx_sponge_state_loa_2, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_1"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit60:5  store i8 %xor_ln149_1, i8* %ctx_sponge_state_add_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit60:6  %ctx_sponge_state_add_4 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_4"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:7  %ctx_sponge_state_loa_3 = load i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="199" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit60:7  %ctx_sponge_state_loa_3 = load i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_3"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit60:8  %xor_ln149_3 = xor i8 %ctx_sponge_state_loa_3, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_3"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit60:9  store i8 %xor_ln149_3, i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit60:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_2, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0">
<![CDATA[
HashUpdate.exit60:10  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_2, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="204" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit60:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_2)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="205" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit60:11  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_2)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit60:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_2)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="207" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate.exit60:12  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_2)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="208" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit60:13  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state, [498 x i8]* %tape, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="209" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit60:13  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state, [498 x i8]* %tape, i8 32)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit60:14  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i3 = phi i8 [ 0, %HashUpdate.exit60 ], [ %loop_25, %9 ]

]]></Node>
<StgValue><ssdm name="loop_0_i3"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139_1 = icmp eq i8 %loop_0_i3, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139_1"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_25 = add i8 %loop_0_i3, 1

]]></Node>
<StgValue><ssdm name="loop_25"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139_1, label %KeccakP1600_Initialize.exit8, label %9

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140_1 = zext i8 %loop_0_i3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add_5 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_5"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="221" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit8:0  %ctx_sponge_byteIOInd_4 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_4"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_Initialize.exit8:1  store i32 0, i32* %ctx_sponge_byteIOInd_4

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit8:2  br label %.preheader2.i.i.i7

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i7:0  %i_0_i_i_i5 = phi i32 [ 0, %KeccakP1600_Initialize.exit8 ], [ %add_ln231, %._crit_edge6.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i5"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i7:1  %p_01_rec_i_i_i6 = phi i32 [ 0, %KeccakP1600_Initialize.exit8 ], [ %p_2_rec_i_i_i29, %._crit_edge6.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i6"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i7:2  %ctx_sponge_byteIOInd_5 = load i32* %ctx_sponge_byteIOInd_4

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_5"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i7:3  %tmp_50 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_0_i_i_i5, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader2.i.i.i7:4  %icmp_ln194_1 = icmp eq i27 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_1"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i7:5  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i7:6  br i1 %icmp_ln194_1, label %._crit_edge.i.i.i19, label %HashUpdate.exit30

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i19:0  %trunc_ln225_1 = trunc i32 %i_0_i_i_i5 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i19:1  %partialBlock_3 = sub i6 -32, %trunc_ln225_1

]]></Node>
<StgValue><ssdm name="partialBlock_3"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate.exit30:0  %ctx_sponge_byteIOInd_7 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_7"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate.exit30:1  store i32 %ctx_sponge_byteIOInd_5, i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit30:2  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i19:2  %zext_ln225_1 = zext i6 %partialBlock_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:3  %add_ln226_2 = add i32 %ctx_sponge_byteIOInd_5, %zext_ln225_1

]]></Node>
<StgValue><ssdm name="add_ln226_2"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:4  %icmp_ln226_2 = icmp ugt i32 %add_ln226_2, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_2"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:5  %partialBlock_4 = sub i32 168, %ctx_sponge_byteIOInd_5

]]></Node>
<StgValue><ssdm name="partialBlock_4"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i19:6  %select_ln226_2 = select i1 %icmp_ln226_2, i32 %partialBlock_4, i32 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="select_ln226_2"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i19:7  %add_ln231 = add i32 %select_ln226_2, %i_0_i_i_i5

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i19:8  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="243" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i22 = phi i32 [ 0, %._crit_edge.i.i.i19 ], [ %loop_26, %KeccakP1600_AddByte.exit.i.i.i25 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i22"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_2 = icmp eq i32 %loop_1_i_i_i22, %select_ln226_2

]]></Node>
<StgValue><ssdm name="icmp_ln233_2"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_26 = add nsw i32 %loop_1_i_i_i22, 1

]]></Node>
<StgValue><ssdm name="loop_26"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_2, label %11, label %KeccakP1600_AddByte.exit.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:0  %trunc_ln234_1 = trunc i32 %loop_1_i_i_i22 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln234_1"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:1  %trunc_ln194_1 = trunc i32 %p_01_rec_i_i_i6 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln194_1"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:2  %add_ln234_2 = add i9 %trunc_ln234_1, %trunc_ln194_1

]]></Node>
<StgValue><ssdm name="add_ln234_2"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="9">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:3  %zext_ln234_4 = zext i9 %add_ln234_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln234_4"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:4  %add_ln234_7 = add i10 332, %zext_ln234_4

]]></Node>
<StgValue><ssdm name="add_ln234_7"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:5  %sext_ln234_1 = sext i10 %add_ln234_7 to i64

]]></Node>
<StgValue><ssdm name="sext_ln234_1"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:6  %tape_addr = getelementptr [498 x i8]* %tape, i64 0, i64 %sext_ln234_1

]]></Node>
<StgValue><ssdm name="tape_addr"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="9">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %tape_load = load i8* %tape_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_load"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:8  %add_ln234_8 = add i32 %loop_1_i_i_i22, %ctx_sponge_byteIOInd_5

]]></Node>
<StgValue><ssdm name="add_ln234_8"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:9  %zext_ln149_4 = zext i32 %add_ln234_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_4"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:10  %ctx_sponge_state_add_6 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_4

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_6"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:11  %ctx_sponge_state_loa_4 = load i8* %ctx_sponge_state_add_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_4"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_6 = add i32 %ctx_sponge_byteIOInd_5, %select_ln226_2

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_6"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_2 = icmp eq i32 %ctx_sponge_byteIOInd_6, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_2"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_2, label %12, label %.._crit_edge6.i.i.i26_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i26_crit_edge:0  store i32 %ctx_sponge_byteIOInd_6, i32* %ctx_sponge_byteIOInd_4

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i26_crit_edge:1  br label %._crit_edge6.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_4, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_2" val="1"/>
<literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_4

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="266" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="9">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:7  %tape_load = load i8* %tape_addr, align 1

]]></Node>
<StgValue><ssdm name="tape_load"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:11  %ctx_sponge_state_loa_4 = load i8* %ctx_sponge_state_add_6, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_4"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:12  %xor_ln149_4 = xor i8 %ctx_sponge_state_loa_4, %tape_load

]]></Node>
<StgValue><ssdm name="xor_ln149_4"/></StgValue>
</operation>

<operation id="269" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:13  store i8 %xor_ln149_4, i8* %ctx_sponge_state_add_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="270" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i25:14  br label %10

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="271" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_4, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="272" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="273" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="274" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="275" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_4)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i26:0  %p_2_rec_i_i_i29 = add i32 %select_ln226_2, %p_01_rec_i_i_i6

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i29"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i26:1  br label %.preheader2.i.i.i7

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:0  %i_0_i_i_i = phi i33 [ 0, %HashUpdate.exit30 ], [ %i_13, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:1  %p_01_rec_i_i_i = phi i64 [ 0, %HashUpdate.exit30 ], [ %p_2_rec_i_i_i, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="28" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i:2  %tmp_51 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %i_0_i_i_i, i32 5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i:3  %icmp_ln194_2 = icmp eq i28 %tmp_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_2"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i:4  br i1 %icmp_ln194_2, label %._crit_edge.i.i.i, label %HashUpdate.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i:1  %trunc_ln225_2 = trunc i33 %i_0_i_i_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln225_2"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.i.i.i:2  %partialBlock_5 = sub i6 -32, %trunc_ln225_2

]]></Node>
<StgValue><ssdm name="partialBlock_5"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate.exit:0  %ctx_sponge_byteIOInd_12 = load i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_12"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="8">
<![CDATA[
HashUpdate.exit:1  %zext_ln241 = zext i8 %roundNumber_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_byteIOInd_13 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_12, i9 %zext_ln241)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_13"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="289" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i:0  %ctx_sponge_byteIOInd_8 = load i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_8"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge.i.i.i:3  %zext_ln225_2 = zext i6 %partialBlock_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %add_ln226_3 = add i32 %ctx_sponge_byteIOInd_8, %zext_ln225_2

]]></Node>
<StgValue><ssdm name="add_ln226_3"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %icmp_ln226_3 = icmp ugt i32 %add_ln226_3, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_3"/></StgValue>
</operation>

<operation id="293" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %partialBlock_6 = sub i32 168, %ctx_sponge_byteIOInd_8

]]></Node>
<StgValue><ssdm name="partialBlock_6"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %select_ln226_3 = select i1 %icmp_ln226_3, i32 %partialBlock_6, i32 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="select_ln226_3"/></StgValue>
</operation>

<operation id="295" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %zext_ln231_2 = zext i32 %select_ln226_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:9  %zext_ln231_3 = zext i32 %select_ln226_3 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="297" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i:10  %i_13 = add i33 %zext_ln231_3, %i_0_i_i_i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:11  br label %13

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="299" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i ], [ %loop_27, %KeccakP1600_AddByte.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_3 = icmp eq i32 %loop_1_i_i_i, %select_ln226_3

]]></Node>
<StgValue><ssdm name="icmp_ln233_3"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_27 = add nsw i32 %loop_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_27"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_3, label %14, label %KeccakP1600_AddByte.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:0  %ctx_sponge_byteIOInd_9 = load i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_9"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:1  %trunc_ln234_2 = trunc i32 %loop_1_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln234_2"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:2  %trunc_ln194_2 = trunc i64 %p_01_rec_i_i_i to i7

]]></Node>
<StgValue><ssdm name="trunc_ln194_2"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:3  %add_ln234_4 = add i7 %trunc_ln194_2, %trunc_ln234_2

]]></Node>
<StgValue><ssdm name="add_ln234_4"/></StgValue>
</operation>

<operation id="307" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %zext_ln234_2 = zext i7 %add_ln234_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_2"/></StgValue>
</operation>

<operation id="308" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %salt_0_addr = getelementptr [32 x i8]* %salt_0, i64 0, i64 %zext_ln234_2

]]></Node>
<StgValue><ssdm name="salt_0_addr"/></StgValue>
</operation>

<operation id="309" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="310" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %add_ln234_9 = add i32 %ctx_sponge_byteIOInd_9, %loop_1_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_9"/></StgValue>
</operation>

<operation id="311" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %zext_ln149_5 = zext i32 %add_ln234_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_5"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %ctx_sponge_state_add_7 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_5

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_7"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %ctx_sponge_state_loa_5 = load i8* %ctx_sponge_state_add_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_5"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_10 = load i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_10"/></StgValue>
</operation>

<operation id="315" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_11 = add i32 %ctx_sponge_byteIOInd_10, %select_ln226_3

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_11"/></StgValue>
</operation>

<operation id="316" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_3 = icmp eq i32 %ctx_sponge_byteIOInd_11, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_3"/></StgValue>
</operation>

<operation id="317" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_3, label %15, label %.._crit_edge6.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="318" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_11, i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="319" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="320" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_5, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="321" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_3" val="1"/>
<literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_7

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="322" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="5">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %salt_0_load = load i8* %salt_0_addr, align 1

]]></Node>
<StgValue><ssdm name="salt_0_load"/></StgValue>
</operation>

<operation id="323" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  %ctx_sponge_state_loa_5 = load i8* %ctx_sponge_state_add_7, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_5"/></StgValue>
</operation>

<operation id="324" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  %xor_ln149_7 = xor i8 %ctx_sponge_state_loa_5, %salt_0_load

]]></Node>
<StgValue><ssdm name="xor_ln149_7"/></StgValue>
</operation>

<operation id="325" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:12  store i8 %xor_ln149_7, i8* %ctx_sponge_state_add_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="326" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:13  br label %13

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="327" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_5, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="328" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="329" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="330" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="331" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_5)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i:0  %p_2_rec_i_i_i = add i64 %zext_ln231_2, %p_01_rec_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i:1  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="335" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
HashUpdate.exit:2  %ctx_sponge_byteIOInd_13 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_12, i9 %zext_ln241)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="336" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:3  %ctx_sponge_byteIOInd_14 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_13, i9 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_14"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="337" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:3  %ctx_sponge_byteIOInd_14 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_13, i9 2)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_14"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="338" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:4  %ctx_sponge_byteIOInd_15 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_14, i9 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_15"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="339" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:4  %ctx_sponge_byteIOInd_15 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_14, i9 75)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_15"/></StgValue>
</operation>

<operation id="340" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate.exit:5  %zext_ln149_3 = zext i32 %ctx_sponge_byteIOInd_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_3"/></StgValue>
</operation>

<operation id="341" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate.exit:6  %ctx_sponge_state_add_8 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_3

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_8"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="342" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate.exit:7  %ctx_sponge_state_loa_6 = load i8* %ctx_sponge_state_add_8, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="343" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate.exit:7  %ctx_sponge_state_loa_6 = load i8* %ctx_sponge_state_add_8, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_6"/></StgValue>
</operation>

<operation id="344" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:8  %xor_ln149_5 = xor i8 %ctx_sponge_state_loa_6, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_5"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:9  store i8 %xor_ln149_5, i8* %ctx_sponge_state_add_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="346" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:10  %ctx_sponge_state_loa_7 = load i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="347" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate.exit:10  %ctx_sponge_state_loa_7 = load i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_7"/></StgValue>
</operation>

<operation id="348" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate.exit:11  %xor_ln149_6 = xor i8 %ctx_sponge_state_loa_7, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_6"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate.exit:12  store i8 %xor_ln149_6, i8* %ctx_sponge_state_add_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="350" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:13  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_3, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="351" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:13  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_3, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="352" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:14  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_3)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="353" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate.exit:14  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_3)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="354" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:15  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_3)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="355" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
HashUpdate.exit:15  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_3)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="356" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:16  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state, [498 x i8]* %tape, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="357" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
HashUpdate.exit:16  call fastcc void @KeccakWidth1600_Spon.1([200 x i8]* %ctx_sponge_state, [498 x i8]* %tape, i8 75)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="358" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0">
<![CDATA[
HashUpdate.exit:17  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
