git clone --depth 1 --no-tags https://github.com/marklin23/Intel-FPGA-IP.git f:/verilog_sva_gh_scraper/data/full_repos/145797400
git clone --depth 1 --no-tags https://github.com/kaofishy/MAX1000-QSPI-Flash.git f:/verilog_sva_gh_scraper/data/full_repos/145241907
git clone --depth 1 --no-tags https://github.com/micky960/darpa_modules.git f:/verilog_sva_gh_scraper/data/full_repos/147005975
git clone --depth 1 --no-tags https://github.com/rjlv2/Max_lloyd.git f:/verilog_sva_gh_scraper/data/full_repos/147182089
git clone --depth 1 --no-tags https://github.com/odedyo/Carry_select_adder.git f:/verilog_sva_gh_scraper/data/full_repos/148339492
git clone --depth 1 --no-tags https://github.com/hasanunlu/simple_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/146261002
git clone --depth 1 --no-tags https://github.com/tamapochi1/DigitalViolin.git f:/verilog_sva_gh_scraper/data/full_repos/145957743
git clone --depth 1 --no-tags https://github.com/mauriciomc/GIT_CHARRUA.git f:/verilog_sva_gh_scraper/data/full_repos/146204236
git clone --depth 1 --no-tags https://github.com/rjw57/fpga-computer.git f:/verilog_sva_gh_scraper/data/full_repos/151416048
git clone --depth 1 --no-tags https://github.com/NeilVeira/directed_debugging.git f:/verilog_sva_gh_scraper/data/full_repos/150027837
git clone --depth 1 --no-tags https://github.com/reisdev/INF251.git f:/verilog_sva_gh_scraper/data/full_repos/150181968
git clone --depth 1 --no-tags https://github.com/zhanyl12/time-triggered-network.git f:/verilog_sva_gh_scraper/data/full_repos/144376711
git clone --depth 1 --no-tags https://github.com/C-Elegans/ddr2_controller.git f:/verilog_sva_gh_scraper/data/full_repos/145647212
git clone --depth 1 --no-tags https://github.com/rxg161230/4x4-RAM-design.git f:/verilog_sva_gh_scraper/data/full_repos/148932798
git clone --depth 1 --no-tags https://github.com/Sammed98/CORDIC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/149808123
git clone --depth 1 --no-tags https://github.com/zexalistic/figure-configuration-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/148194515
git clone --depth 1 --no-tags https://github.com/gasanchez10/ARQUI.git f:/verilog_sva_gh_scraper/data/full_repos/150588622
git clone --depth 1 --no-tags https://github.com/C-Elegans/yoshi-demo.git f:/verilog_sva_gh_scraper/data/full_repos/145999428
git clone --depth 1 --no-tags https://github.com/ywtseng/Computer-Aided-VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/144822199
git clone --depth 1 --no-tags https://github.com/NhanNgocThien/digital-system-mini-project.git f:/verilog_sva_gh_scraper/data/full_repos/145089703
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/RegisterFile.git f:/verilog_sva_gh_scraper/data/full_repos/152092347
git clone --depth 1 --no-tags https://github.com/xenonymdotcom/xrc.git f:/verilog_sva_gh_scraper/data/full_repos/149996360
git clone --depth 1 --no-tags https://github.com/buwanmei/Opensoc.git f:/verilog_sva_gh_scraper/data/full_repos/143842048
git clone --depth 1 --no-tags https://github.com/aryarenj/Full-Sequential-ATPG.git f:/verilog_sva_gh_scraper/data/full_repos/148506323
git clone --depth 1 --no-tags https://github.com/jnlarrain/lab-digitales.git f:/verilog_sva_gh_scraper/data/full_repos/146801915
git clone --depth 1 --no-tags https://github.com/jgramsch/Laboratorio-digitales.git f:/verilog_sva_gh_scraper/data/full_repos/146786960
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/Sequential_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/151476622
git clone --depth 1 --no-tags https://github.com/jievince/NSCSCC2-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/150585901
git clone --depth 1 --no-tags https://github.com/nikita-sh/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/147284952
git clone --depth 1 --no-tags https://github.com/oaxelou/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/151614001
git clone --depth 1 --no-tags https://github.com/ShengruiZhang/DigLogic.git f:/verilog_sva_gh_scraper/data/full_repos/147257706
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/fpga_training_modules.git f:/verilog_sva_gh_scraper/data/full_repos/152129793
git clone --depth 1 --no-tags https://github.com/140591x/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/150543216
git clone --depth 1 --no-tags https://github.com/hust-nj/vendor-design.git f:/verilog_sva_gh_scraper/data/full_repos/150725993
git clone --depth 1 --no-tags https://github.com/kimchoyoung/FPGA-Doorlock.git f:/verilog_sva_gh_scraper/data/full_repos/143760145
git clone --depth 1 --no-tags https://github.com/hhping/SencondPCIEfibercard_PCIE20_V6.git f:/verilog_sva_gh_scraper/data/full_repos/144295106
git clone --depth 1 --no-tags https://github.com/rammiah/logical-circuit-design.git f:/verilog_sva_gh_scraper/data/full_repos/152340628
git clone --depth 1 --no-tags https://github.com/brockboe/VHDL_Combination_Lock.git f:/verilog_sva_gh_scraper/data/full_repos/145539669
git clone --depth 1 --no-tags https://github.com/jrg94/EECS301.git f:/verilog_sva_gh_scraper/data/full_repos/145179248
git clone --depth 1 --no-tags https://github.com/AntonioRodCas/bin2BCD.git f:/verilog_sva_gh_scraper/data/full_repos/148553645
git clone --depth 1 --no-tags https://github.com/Yayi98/BDD_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/149769583
git clone --depth 1 --no-tags https://github.com/vishnu-g97/Router1X_3.git f:/verilog_sva_gh_scraper/data/full_repos/145078130
git clone --depth 1 --no-tags https://github.com/vdtruong/single_block_sdc.git f:/verilog_sva_gh_scraper/data/full_repos/144079771
git clone --depth 1 --no-tags https://github.com/ChrisPVille/raisin64-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/151965464
git clone --depth 1 --no-tags https://github.com/Falanke21/csc-computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/152318200
git clone --depth 1 --no-tags https://github.com/SunLibo33/FPGA-QQ-Video-Lesson.git f:/verilog_sva_gh_scraper/data/full_repos/151504108
git clone --depth 1 --no-tags https://github.com/BrunoSalesCI/Washing-Machine-with-coin.git f:/verilog_sva_gh_scraper/data/full_repos/152114294
git clone --depth 1 --no-tags https://github.com/cloudcalvin/oss-c-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/152573907
git clone --depth 1 --no-tags https://github.com/arcred/AES.git f:/verilog_sva_gh_scraper/data/full_repos/147292189
git clone --depth 1 --no-tags https://github.com/gafusss/MIPT-FPGA-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/147097517
git clone --depth 1 --no-tags https://github.com/saunak1994/HybridDSPCore.git f:/verilog_sva_gh_scraper/data/full_repos/147863680
git clone --depth 1 --no-tags https://github.com/BlackSpade741/snek.git f:/verilog_sva_gh_scraper/data/full_repos/147357367
git clone --depth 1 --no-tags https://github.com/danni-popova/Y3-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/152080177
git clone --depth 1 --no-tags https://github.com/wchen329/ece552-project.git f:/verilog_sva_gh_scraper/data/full_repos/151789934
git clone --depth 1 --no-tags https://github.com/KaiqiJinWow/CS145-SJTU.git f:/verilog_sva_gh_scraper/data/full_repos/145695895
git clone --depth 1 --no-tags https://github.com/bentomo/NinPortable.git f:/verilog_sva_gh_scraper/data/full_repos/143569170
git clone --depth 1 --no-tags https://github.com/jeongukjae/electrical-and-computer-design-laboratory-2-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/150694105
git clone --depth 1 --no-tags https://github.com/Akatsukis/HUST-Digital-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/149687349
git clone --depth 1 --no-tags https://github.com/earthloong/VCU1525_Mining.git f:/verilog_sva_gh_scraper/data/full_repos/152547449
git clone --depth 1 --no-tags https://github.com/sharebook-kr/book-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/144811196
git clone --depth 1 --no-tags https://github.com/hhping/nios_lear.git f:/verilog_sva_gh_scraper/data/full_repos/146090896
git clone --depth 1 --no-tags https://github.com/hhping/FIFO_design.git f:/verilog_sva_gh_scraper/data/full_repos/146162425
git clone --depth 1 --no-tags https://github.com/LopezChris/Digital-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/147776222
git clone --depth 1 --no-tags https://github.com/conangit/fpga_timing.git f:/verilog_sva_gh_scraper/data/full_repos/149579039
git clone --depth 1 --no-tags https://github.com/sammy17/riscv_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/147710887
git clone --depth 1 --no-tags https://github.com/NischalaRajaShekar/Design-of-Sequential-Logic-and-Memory-Transfer.git f:/verilog_sva_gh_scraper/data/full_repos/143772218
git clone --depth 1 --no-tags https://github.com/zhangkunming0216/Odd_Fre.git f:/verilog_sva_gh_scraper/data/full_repos/146260239
git clone --depth 1 --no-tags https://github.com/enihplased/bram_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/147073815
git clone --depth 1 --no-tags https://github.com/ashfanvahora/Boolean-Function-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/148399037
git clone --depth 1 --no-tags https://github.com/conangit/fpga_lcmxo3lf.git f:/verilog_sva_gh_scraper/data/full_repos/150449375
git clone --depth 1 --no-tags https://github.com/softminus/xpdr.git f:/verilog_sva_gh_scraper/data/full_repos/150365893
git clone --depth 1 --no-tags https://github.com/dizhenhuoshan/Arch_2018.git f:/verilog_sva_gh_scraper/data/full_repos/150849976
git clone --depth 1 --no-tags https://github.com/nipunbharti/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/150556370
git clone --depth 1 --no-tags https://github.com/MaxwellSiyuan/Calculator-with-music.git f:/verilog_sva_gh_scraper/data/full_repos/151254427
git clone --depth 1 --no-tags https://github.com/mohan-sharan/ZYBO-Zynq-Board.git f:/verilog_sva_gh_scraper/data/full_repos/146941890
git clone --depth 1 --no-tags https://github.com/ewyuan/tiktaktoe.git f:/verilog_sva_gh_scraper/data/full_repos/149520219
git clone --depth 1 --no-tags https://github.com/ritikchanna/Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/144364772
git clone --depth 1 --no-tags https://github.com/RichlyElks/Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/145067821
git clone --depth 1 --no-tags https://github.com/chintadinesh/pipeline_IITB_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/143902517
git clone --depth 1 --no-tags https://github.com/Panmani/Flappy-Bird-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/148865665
git clone --depth 1 --no-tags https://github.com/MarzhanBekbolat/HBlast.git f:/verilog_sva_gh_scraper/data/full_repos/149320509
git clone --depth 1 --no-tags https://github.com/Shefali-Pandey/uart-communication.git f:/verilog_sva_gh_scraper/data/full_repos/151793837
git clone --depth 1 --no-tags https://github.com/KasparMatas/MLontoFPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/150642927
git clone --depth 1 --no-tags https://github.com/rudyghill/arithmetic-logic-unit.git f:/verilog_sva_gh_scraper/data/full_repos/150329835
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-5HighPassFirFilter.git f:/verilog_sva_gh_scraper/data/full_repos/151958185
git clone --depth 1 --no-tags https://github.com/FelipeNasci/urna_Eletronica.git f:/verilog_sva_gh_scraper/data/full_repos/152638895
git clone --depth 1 --no-tags https://github.com/krishnasree45/Computer-architecture-lab-codes.git f:/verilog_sva_gh_scraper/data/full_repos/152456508
git clone --depth 1 --no-tags https://github.com/NavyashreeChandraiah/Advanced-Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/150900802
git clone --depth 1 --no-tags https://github.com/Abdelrahmanhm23/GP-Work.git f:/verilog_sva_gh_scraper/data/full_repos/150552626
git clone --depth 1 --no-tags https://github.com/f6fvy/fpga_bouncing_balls.git f:/verilog_sva_gh_scraper/data/full_repos/150108241
git clone --depth 1 --no-tags https://github.com/secworks/ocb.git f:/verilog_sva_gh_scraper/data/full_repos/150252223
git clone --depth 1 --no-tags https://github.com/mksoc/ISA-filter-design.git f:/verilog_sva_gh_scraper/data/full_repos/152216761
git clone --depth 1 --no-tags https://github.com/crazyalpha/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/144562271
git clone --depth 1 --no-tags https://github.com/zyldgd/16Channel.git f:/verilog_sva_gh_scraper/data/full_repos/143533535
git clone --depth 1 --no-tags https://github.com/sgosiaco/eec180b.git f:/verilog_sva_gh_scraper/data/full_repos/150193440
git clone --depth 1 --no-tags https://github.com/Nevertorlate/vivado-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/151941846
git clone --depth 1 --no-tags https://github.com/nqHITSZ/AdderTreeGenerateScript.git f:/verilog_sva_gh_scraper/data/full_repos/151809410
git clone --depth 1 --no-tags https://github.com/reed-foster/u8.git f:/verilog_sva_gh_scraper/data/full_repos/143638862
git clone --depth 1 --no-tags https://github.com/amitabhyadav/verilog_code_repo.git f:/verilog_sva_gh_scraper/data/full_repos/145864912
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/TSConf_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/144908866
