Design space exploration of FinFET cache