AArch64 LB+rel+CSEL-CSEL
{
0:X10=x; 1:X10=x;
0:X2=y; 1:X2=y;
1:X4=1; 1:X5=2;
}
P0            | P1                  ;
LDR W9,[X10]  | LDR W1, [X2]        ;
MOV W11,#1    | CMP W1, #1          ;
STLR W11,[X2] | CSEL W3, W4, W5, EQ ;
              | CMP W3,#1           ;
              | CSEL W3, W4, W5, EQ ;
              | STR W3,[X10]        ;
exists(1:X1=1 /\ 0:X9=1)
