$date
	Fri Mar 31 16:34:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ADLATCH $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " ARST $end
$var reg 2 # D [1:0] $end
$var reg 1 $ EN $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
bx #
x"
bx !
$end
#10000
1$
#20000
0$
#30000
1$
#40000
b0 #
0$
#45000
b11 !
1"
#50000
b0 !
0"
1$
#60000
0$
#70000
1$
#80000
0$
#90000
b1 !
b1 #
1$
#95000
b11 !
1"
#100000
0"
0$
#110000
b1 !
1$
#120000
0$
#130000
1$
#140000
b10 #
0$
#145000
b11 !
1"
#150000
b10 !
0"
1$
#160000
0$
#170000
1$
#180000
0$
#190000
b11 !
b11 #
1$
#195000
1"
#200000
0"
0$
#210000
1$
#220000
0$
#230000
1$
#240000
0$
