Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e285eb1ac484b03994c5505815d003f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sp_rd_tb_behav xil_defaultlib.sp_rd_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/SuperMario/fpga/sp_rd/sp_rd.srcs/sources_1/ip/ila_sp_rd/sim/ila_sp_rd.v" Line 49. Module ila_sp_rd has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/SuperMario/fpga/chip/src/Top_Digital.v" Line 3. Module Top_Digital has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/SuperMario/fpga/chip/src/CentralController.v" Line 17. Module CentralController has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/SuperMario/fpga/sp_rd/sp_rd.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.ila_sp_rd
Compiling module xil_defaultlib.sp_rd
Compiling module xil_defaultlib.CentralController
Compiling module xil_defaultlib.ADC_Counter
Compiling module xil_defaultlib.Top_Digital
Compiling module xil_defaultlib.supermario
Compiling module xil_defaultlib.sp_rd_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sp_rd_tb_behav
