<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Technical Blogs - Kaustubh Pandey</title>
    <meta name="description" content="Technical insights on VLSI design, hardware development, and emerging technologies in semiconductor engineering by Kaustubh Pandey.">
    <link rel="stylesheet" href="style.css">

    <!-- Fonts -->
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar" id="navbar">
        <div class="nav-container">
            <div class="nav-brand">
                <a href="index.html" class="nav-logo">KP</a>
            </div>

            <ul class="nav-menu" id="nav-menu">
                <li><a href="index.html#home" class="nav-link">Home</a></li>
                <li><a href="index.html#about" class="nav-link">About</a></li>
                <li><a href="index.html#projects" class="nav-link">Projects</a></li>
                <li><a href="index.html#skills" class="nav-link">Skills</a></li>
                <li><a href="blogs.html" class="nav-link active">Blogs</a></li>
                <li><a href="index.html#resume" class="nav-link">Resume</a></li>
                <li><a href="index.html#contact" class="nav-link">Contact</a></li>
            </ul>

            <div class="nav-controls">
                <button class="theme-toggle" id="theme-toggle" aria-label="Toggle theme">
                    <span class="theme-toggle-icon">üåô</span>
                </button>
            </div>

            <div class="nav-hamburger" id="nav-hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <!-- Blog Hero Section -->
    <section class="blog-hero">
        <div class="container">
            <div class="blog-hero-content">
                <h1 class="blog-hero-title">Technical Blogs</h1>
                <p class="blog-hero-description">
                    Sharing insights on VLSI design, hardware development, and emerging technologies in semiconductor engineering.
                </p>
            </div>
        </div>
    </section>

    <!-- Main Blogs Section -->
    <section class="blogs">
        <div class="container">
            <!-- Blog Categories Filter -->
            <div class="blog-filters">
                <button class="filter-btn active" data-filter="all">All Posts</button>
                <button class="filter-btn" data-filter="vlsi">VLSI Design</button>
                <button class="filter-btn" data-filter="hardware">Hardware</button>
                <button class="filter-btn" data-filter="ai">AI Hardware</button>
                <button class="filter-btn" data-filter="fpga">FPGA</button>
                <button class="filter-btn" data-filter="semiconductor">Semiconductor</button>
            </div>

            <!-- Blogs Grid -->
            <div class="blogs-grid">
                <div class="blog-card" data-category="vlsi">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üîß</span>
                            <p>RTL-to-GDSII</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">VLSI Design</span>
                        <h3>Understanding RTL-to-GDSII Flow: A Complete Guide</h3>
                        <p class="blog-excerpt">
                            Exploring the complete semiconductor design flow from Register Transfer Level to GDSII layout, covering synthesis, place & route, and physical verification steps.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">8 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="hardware">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>‚ö°</span>
                            <p>Signal Integrity</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">Hardware Design</span>
                        <h3>High-Speed PCB Design: Signal Integrity Fundamentals</h3>
                        <p class="blog-excerpt">
                            Deep dive into signal integrity challenges in high-speed PCB design, covering transmission lines, crosstalk, and design guidelines for optimal performance.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">12 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="ai">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üß†</span>
                            <p>AI Hardware</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">AI Hardware</span>
                        <h3>The Evolution of AI Compute: From CPUs to Neuromorphic Chips</h3>
                        <p class="blog-excerpt">
                            Analyzing the evolution of AI compute hardware, from traditional processors to specialized AI accelerators, TPUs, and neuromorphic architectures.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">15 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="fpga">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üíª</span>
                            <p>FPGA Development</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">FPGA</span>
                        <h3>FPGA Development with Xilinx Vivado: A Practical Guide</h3>
                        <p class="blog-excerpt">
                            Comprehensive guide to FPGA development using Xilinx Vivado, covering project setup, synthesis optimization, and debugging techniques.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">10 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="hardware">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üöó</span>
                            <p>Project MANAS</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">Hardware Engineering</span>
                        <h3>Building Autonomous UGV Hardware: Project MANAS Insights</h3>
                        <p class="blog-excerpt">
                            Behind-the-scenes look at Project MANAS hardware development, covering power distribution, sensor integration, and CAN bus implementation.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">14 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="semiconductor">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üî¨</span>
                            <p>Semiconductor Tech</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">Semiconductor Technology</span>
                        <h3>Future of Semiconductor Technology: Trends and Innovations</h3>
                        <p class="blog-excerpt">
                            Exploring emerging trends in semiconductor technology, from EUV lithography to quantum computing implications for chip design.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">11 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="vlsi">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üéõÔ∏è</span>
                            <p>PID Control</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">VLSI Design</span>
                        <h3>Digital PID Controller Design in Verilog: From Theory to FPGA</h3>
                        <p class="blog-excerpt">
                            Step-by-step guide to implementing a digital PID controller in Verilog, covering algorithm design, fixed-point arithmetic, and FPGA synthesis.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">13 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="hardware">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üî•</span>
                            <p>Thermal Design</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">Hardware Design</span>
                        <h3>Thermal Management in High-Power Electronics: Design Strategies</h3>
                        <p class="blog-excerpt">
                            Comprehensive overview of thermal management techniques for high-power electronic systems, covering heat sinks, thermal interface materials, and cooling strategies.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">9 min read</span>
                        </div>
                    </div>
                </div>

                <div class="blog-card" data-category="ai">
                    <div class="blog-image">
                        <div class="blog-placeholder">
                            <span>üî¢</span>
                            <p>Systolic Arrays</p>
                        </div>
                    </div>
                    <div class="blog-content">
                        <span class="blog-category">AI Hardware</span>
                        <h3>Systolic Arrays for AI Acceleration: Architecture and Implementation</h3>
                        <p class="blog-excerpt">
                            Deep dive into systolic array architectures for AI workloads, covering design principles, dataflow patterns, and hardware implementation considerations.
                        </p>
                        <div class="blog-meta">
                            <span class="blog-date">Coming Soon</span>
                            <span class="blog-read-time">16 min read</span>
                        </div>
                    </div>
                </div>
            </div>

            <!-- Blog CTA Section -->
            <div class="blogs-cta">
                <h3>Stay Updated</h3>
                <p>More technical articles coming soon! Follow me on LinkedIn for updates and industry insights.</p>
                <a href="https://www.linkedin.com/in/kaustubh-pandey-b42082218" target="_blank" class="btn btn--primary">Follow on LinkedIn</a>
            </div>

            <!-- Newsletter Signup -->
            <div class="newsletter-section">
                <div class="newsletter-content">
                    <h3>Subscribe to Newsletter</h3>
                    <p>Get notified when new technical articles are published. No spam, just valuable content about VLSI design and hardware engineering.</p>

                    <form class="newsletter-form" id="newsletter-form">
                        <div class="newsletter-form-group">
                            <input type="email" id="newsletter-email" name="email" placeholder="Enter your email address" class="form-control newsletter-input" required>
                            <button type="submit" class="btn btn--primary">Subscribe</button>
                        </div>
                    </form>
                </div>
            </div>
        </div>
    </section>

    <!-- Footer -->
    <footer class="footer">
        <div class="container">
            <div class="footer-content">
                <p>&copy; 2024 Kaustubh Pandey. Built with passion for VLSI design and innovation.</p>

                <div class="footer-links">
                    <a href="mailto:kaustubhofficial.kp@gmail.com" class="footer-icon" aria-label="Email">
                        <svg viewBox="0 0 24 24" fill="currentColor">
                            <path d="M20 4H4c-1.1 0-1.99.9-1.99 2L2 18c0 1.1.9 2 2 2h16c1.1 0 2-.9 2-2V6c0-1.1-.9-2-2-2zm0 4l-8 5-8-5V6l8 5 8-5v2z"/>
                        </svg>
                    </a>

                    <a href="https://www.linkedin.com/in/kaustubh-pandey-b42082218" target="_blank" class="footer-icon" aria-label="LinkedIn">
                        <svg viewBox="0 0 24 24" fill="currentColor">
                            <path d="M20.447 20.452h-3.554v-5.569c0-1.328-.027-3.037-1.852-3.037-1.853 0-2.136 1.445-2.136 2.939v5.667H9.351V9h3.414v1.561h.046c.477-.9 1.637-1.85 3.37-1.85 3.601 0 4.267 2.37 4.267 5.455v6.286zM5.337 7.433c-1.144 0-2.063-.926-2.063-2.065 0-1.138.92-2.063 2.063-2.063 1.14 0 2.064.925 2.064 2.063 0 1.139-.925 2.065-2.064 2.065zm1.782 13.019H3.555V9h3.564v11.452zM22.225 0H1.771C.792 0 0 .774 0 1.729v20.542C0 23.227.792 24 1.771 24h20.451C23.2 24 24 23.227 24 22.271V1.729C24 .774 23.2 0 22.222 0h.003z"/>
                        </svg>
                    </a>

                    <a href="https://github.com/KPkaustubhKP" target="_blank" class="footer-icon" aria-label="GitHub">
                        <svg viewBox="0 0 24 24" fill="currentColor">
                            <path d="M12 0c-6.626 0-12 5.373-12 12 0 5.302 3.438 9.8 8.207 11.387.599.111.793-.261.793-.577v-2.234c-3.338.726-4.033-1.416-4.033-1.416-.546-1.387-1.333-1.756-1.333-1.756-1.089-.745.083-.729.083-.729 1.205.084 1.839 1.237 1.839 1.237 1.07 1.834 2.807 1.304 3.492.997.107-.775.418-1.305.762-1.604-2.665-.305-5.467-1.334-5.467-5.931 0-1.311.469-2.381 1.236-3.221-.124-.303-.535-1.524.117-3.176 0 0 1.008-.322 3.301 1.23.957-.266 1.983-.399 3.003-.404 1.02.005 2.047.138 3.006.404 2.291-1.552 3.297-1.23 3.297-1.23.653 1.653.242 2.874.118 3.176.77.84 1.235 1.911 1.235 3.221 0 4.609-2.807 5.624-5.479 5.921.43.372.823 1.102.823 2.222v3.293c0 .319.192.694.801.576 4.765-1.589 8.199-6.086 8.199-11.386 0-6.627-5.373-12-12-12z"/>
                        </svg>
                    </a>

                    <a href="https://instagram.com/yourinstagram" target="_blank" class="footer-icon" aria-label="Instagram">
                        <svg viewBox="0 0 24 24" fill="currentColor">
                            <path d="M12 2.163c3.204 0 3.584.012 4.85.07 3.252.148 4.771 1.691 4.919 4.919.058 1.265.069 1.645.069 4.849 0 3.205-.012 3.584-.069 4.849-.149 3.225-1.664 4.771-4.919 4.919-1.266.058-1.644.07-4.85.07-3.204 0-3.584-.012-4.849-.07-3.26-.149-4.771-1.699-4.919-4.92-.058-1.265-.07-1.644-.07-4.849 0-3.204.013-3.583.07-4.849.149-3.227 1.664-4.771 4.919-4.919 1.266-.057 1.645-.069 4.849-.069zm0-2.163c-3.259 0-3.667.014-4.947.072-4.358.2-6.78 2.618-6.98 6.98-.059 1.281-.073 1.689-.073 4.948 0 3.259.014 3.668.072 4.948.2 4.358 2.618 6.78 6.98 6.98 1.281.058 1.689.072 4.948.072 3.259 0 3.668-.014 4.948-.072 4.354-.2 6.782-2.618 6.979-6.98.059-1.28.073-1.689.073-4.948 0-3.259-.014-3.667-.072-4.947-.196-4.354-2.617-6.78-6.979-6.98-1.281-.059-1.69-.073-4.949-.073zm0 5.838c-3.403 0-6.162 2.759-6.162 6.162s2.759 6.163 6.162 6.163 6.162-2.759 6.162-6.163c0-3.403-2.759-6.162-6.162-6.162zm0 10.162c-2.209 0-4-1.79-4-4 0-2.209 1.791-4 4-4s4 1.791 4 4c0 2.21-1.791 4-4 4zm6.406-11.845c-.796 0-1.441.645-1.441 1.44s.645 1.44 1.441 1.44c.795 0 1.439-.645 1.439-1.44s-.644-1.44-1.439-1.44z"/>
                        </svg>
                    </a>
                </div>
            </div>
        </div>
    </footer>

    <script src="app.js"></script>
</body>
</html>
