library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Demux1 is
 port(

   Z : in STD_LOGIC;
     S0,S1: in STD_LOGIC;
       A,B,C,D : out STD_LOGIC
  );
end Demux1;

architecture bhv of Demux1 is
begin
process (Z,S0,S1) is
begin
  if (S0 ='0' and S1 = '0') then
      A <= Z;
  elsif (S0 ='1' and S1 = '0') then
      B <= Z;
  elsif (S0 ='0' and S1 = '1') then
      C <= Z;
  else
      D <= Z;
  end if;

end process;
end bhv;