Analysis & Synthesis report for MultiCore
Mon Aug 28 20:21:24 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Aug 28 20:21:24 2017           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; MultiCore                                   ;
; Top-level Entity Name       ; interconexion                               ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; interconexion      ; MultiCore          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+
; N/A    ; Qsys         ; 16.1    ; N/A          ; N/A          ; |interconexion  ; interconexion.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Aug 28 20:20:54 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v
    Info (12023): Found entity 1: interconexion File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v
    Info (12023): Found entity 1: interconexion File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_irq_mapper.sv
    Info (12023): Found entity 1: interconexion_irq_mapper File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v
    Info (12023): Found entity 1: interconexion_mm_interconnect_0 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_rsp_mux File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_rsp_demux_001 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_cmd_mux_001 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_cmd_mux File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_cmd_demux File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_router_006_default_decode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: interconexion_mm_interconnect_0_router_006 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_router_005_default_decode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: interconexion_mm_interconnect_0_router_005 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_router_004_default_decode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: interconexion_mm_interconnect_0_router_004 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_router_002_default_decode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: interconexion_mm_interconnect_0_router_002 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: interconexion_mm_interconnect_0_router_default_decode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: interconexion_mm_interconnect_0_router File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_sdram.v
    Info (12023): Found entity 1: interconexion_sdram_input_efifo_module File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 21
    Info (12023): Found entity 2: interconexion_sdram File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios.v
    Info (12023): Found entity 1: interconexion_nios File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v
    Info (12023): Found entity 1: interconexion_nios_cpu_test_bench File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu.v
    Info (12023): Found entity 1: interconexion_nios_cpu_register_bank_a_module File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 21
    Info (12023): Found entity 2: interconexion_nios_cpu_register_bank_b_module File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 87
    Info (12023): Found entity 3: interconexion_nios_cpu_nios2_oci_debug File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 153
    Info (12023): Found entity 4: interconexion_nios_cpu_nios2_oci_break File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 295
    Info (12023): Found entity 5: interconexion_nios_cpu_nios2_oci_xbrk File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 588
    Info (12023): Found entity 6: interconexion_nios_cpu_nios2_oci_dbrk File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 795
    Info (12023): Found entity 7: interconexion_nios_cpu_nios2_oci_itrace File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 982
    Info (12023): Found entity 8: interconexion_nios_cpu_nios2_oci_td_mode File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1115
    Info (12023): Found entity 9: interconexion_nios_cpu_nios2_oci_dtrace File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1183
    Info (12023): Found entity 10: interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1265
    Info (12023): Found entity 11: interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1337
    Info (12023): Found entity 12: interconexion_nios_cpu_nios2_oci_fifo_cnt_inc File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1380
    Info (12023): Found entity 13: interconexion_nios_cpu_nios2_oci_fifo File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1427
    Info (12023): Found entity 14: interconexion_nios_cpu_nios2_oci_pib File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1913
    Info (12023): Found entity 15: interconexion_nios_cpu_nios2_oci_im File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 1936
    Info (12023): Found entity 16: interconexion_nios_cpu_nios2_performance_monitors File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2006
    Info (12023): Found entity 17: interconexion_nios_cpu_nios2_avalon_reg File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2023
    Info (12023): Found entity 18: interconexion_nios_cpu_ociram_sp_ram_module File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2116
    Info (12023): Found entity 19: interconexion_nios_cpu_nios2_ocimem File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2181
    Info (12023): Found entity 20: interconexion_nios_cpu_nios2_oci File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2362
    Info (12023): Found entity 21: interconexion_nios_cpu File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: interconexion_nios_cpu_debug_slave_sysclk File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: interconexion_nios_cpu_debug_slave_wrapper File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: interconexion_nios_cpu_debug_slave_tck File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/interconexion_jtag_uart_0.v
    Info (12023): Found entity 1: interconexion_jtag_uart_0_sim_scfifo_w File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: interconexion_jtag_uart_0_scfifo_w File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: interconexion_jtag_uart_0_sim_scfifo_r File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: interconexion_jtag_uart_0_scfifo_r File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: interconexion_jtag_uart_0 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps.v
    Info (12023): Found entity 1: interconexion_hps File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io.v
    Info (12023): Found entity 1: interconexion_hps_hps_io File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv
    Info (12023): Found entity 1: interconexion_hps_hps_io_border File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: interconexion_hps_fpga_interfaces File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at interconexion_sdram.v(318): conditional expression evaluates to a constant File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at interconexion_sdram.v(328): conditional expression evaluates to a constant File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at interconexion_sdram.v(338): conditional expression evaluates to a constant File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at interconexion_sdram.v(682): conditional expression evaluates to a constant File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/submodules/interconexion_sdram.v Line: 682
Error (12181): Top-level entity "interconexion" is ambiguous
    Error (12180): Instance could be entity "interconexion" in file interconexion/synthesis/interconexion.v compiled in library interconexion File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v Line: 6
    Error (12180): Instance could be entity "interconexion" in file interconexion/synthesis/interconexion.v compiled in library work File: /home/sebastian95/Documents/ProyectoArqui2/interconexion/synthesis/interconexion.v Line: 6
Info (12127): Elaborating entity "interconexion" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file /home/sebastian95/Documents/ProyectoArqui2/output_files/MultiCore.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 6 warnings
    Error: Peak virtual memory: 985 megabytes
    Error: Processing ended: Mon Aug 28 20:25:31 2017
    Error: Elapsed time: 00:04:37
    Error: Total CPU time (on all processors): 00:04:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/sebastian95/Documents/ProyectoArqui2/output_files/MultiCore.map.smsg.


