/*
  This file was generated from genopc.c on Jun 30 2023.
  Do not edit.
*/

OP_NEOP16,	/* 00.0000 */
OP_NOP16,	/* 00.0000 */
OP_NEOP32,	/* 00.0000 */
OP_MOV64_LLK,	/* 00.0000 */
OP_ADD32_S,	/* 00.0000 */
OP_ADD32_D,	/* 00.0000 */
OP_SUB32_S,	/* 00.0000 */
OP_SUB32_D,	/* 00.0000 */
OP_MOV32_SLK,	/* 00.0000 */
OP_MOV32_WK,	/* 00.0000 */
OP_MOV32_BZK,	/* 00.0000 */
OP_MOV16_L,	/* 00.0001 */
OP_MOV16_W,	/* 00.0001 */
OP_MOV32_L,	/* 00.0001 */
OP_MOV32_W,	/* 00.0001 */
OP_MOV32_B,	/* 00.0001 */
OP_MOV32_BZ,	/* 00.0001 */
OP_MOV32_LWUSR,	/* 00.0001 */
OP_MOV32_WWUSR,	/* 00.0001 */
OP_MOV32_BWUSR,	/* 00.0001 */
OP_MOV32_BZWUSR,	/* 00.0001 */
OP_MOV32_LUSRW,	/* 00.0001 */
OP_MOV32_WUSRW,	/* 00.0001 */
OP_MOV32_BUSRW,	/* 00.0001 */
OP_MOV32_LUSRUSR,	/* 00.0001 */
OP_MOV32_WUSRUSR,	/* 00.0001 */
OP_MOV32_BUSRUSR,	/* 00.0001 */
OP_MOVR32_W,	/* 00.0001 */
OP_MOVR32_L,	/* 00.0001 */
OP_MOV64_FK,	/* 00.0001 */
OP_MAX32_S,	/* 00.0001 */
OP_MAX32_D,	/* 00.0001 */
OP_MAXNM32_S,	/* 00.0001 */
OP_MAXNM32_D,	/* 00.0001 */
OP_MIN32_S,	/* 00.0001 */
OP_MIN32_D,	/* 00.0001 */
OP_MINNM32_S,	/* 00.0001 */
OP_MINNM32_D,	/* 00.0001 */
OP_EXCH32,	/* 00.0001 */
OP_MOV16_WFP,	/* 00.0010 */
OP_MOV32_WFSR,	/* 00.0010 */
OP_MAC32_S,	/* 00.0010 */
OP_MAC32_D,	/* 00.0010 */
OP_MUL32_S,	/* 00.0010 */
OP_MUL32_D,	/* 00.0010 */
OP_DIV32_S,	/* 00.0010 */
OP_DIV32_D,	/* 00.0010 */
OP_MOV32_FPFPLLO,	/* 00.0010 */
OP_MOV32_FPFPLLO2,	/* 00.0010 */
OP_MOV16_FPW,	/* 00.0011 */
OP_MOV32_FSRW,	/* 00.0011 */
OP_MOV32_S,	/* 00.0011 */
OP_MOV32_D,	/* 00.0011 */
OP_MOVC32_S,	/* 00.0011 */
OP_MOVC32_D,	/* 00.0011 */
OP_MOV32_FPLLOFP,	/* 00.0011 */
OP_MOV32_FPLLOFP2,	/* 00.0011 */
OP_MOV16_WK,	/* 00.0100 */
OP_MOVS32_LK,	/* 00.0100 */
OP_MOVS32_LKUSR,	/* 00.0100 */
OP_MOVS32_WK,	/* 00.0100 */
OP_MOVS32_WKUSR,	/* 00.0100 */
OP_MOVS32_BK,	/* 00.0100 */
OP_MOVS32_BKUSR,	/* 00.0100 */
OP_MOV32_BK,	/* 00.0100 */
OP_CLR32_L,	/* 00.0100 */
OP_CLR32_LUSR,	/* 00.0100 */
OP_CLR32_W,	/* 00.0100 */
OP_CLR32_WUSR,	/* 00.0100 */
OP_CLR32_B,	/* 00.0100 */
OP_CLR32_BUSR,	/* 00.0100 */
OP_SETM32_L,	/* 00.0100 */
OP_SETM32_LUSR,	/* 00.0100 */
OP_SETM32_W,	/* 00.0100 */
OP_SETM32_WUSR,	/* 00.0100 */
OP_SETM32_B,	/* 00.0100 */
OP_SETM32_BUSR,	/* 00.0100 */
OP_NEG32_S,	/* 00.0100 */
OP_NEG32_D,	/* 00.0100 */
OP_SQRT32_S,	/* 00.0100 */
OP_SQRT32_D,	/* 00.0100 */
OP_ABS32_S,	/* 00.0100 */
OP_ABS32_D,	/* 00.0100 */
OP_CPS32_S,	/* 00.0101 */
OP_CPS32_D,	/* 00.0101 */
OP_CPN32_S,	/* 00.0101 */
OP_CPN32_D,	/* 00.0101 */
OP_CPQ32_S,	/* 00.0101 */
OP_CPQ32_D,	/* 00.0101 */
OP_MOV16_W14K,	/* 00.0101 */
OP_COS32_S,	/* 00.0110 */
OP_SIN32_S,	/* 00.0110 */
OP_MOV16_KW,	/* 00.0110 */
OP_F2LI32_S,	/* 00.0111 */
OP_F2LI32_SE,	/* 00.0111 */
OP_F2LI32_SZ,	/* 00.0111 */
OP_F2LI32_SP,	/* 00.0111 */
OP_F2LI32_SN,	/* 00.0111 */
OP_F2LI32_D,	/* 00.0111 */
OP_F2LI32_DE,	/* 00.0111 */
OP_F2LI32_DZ,	/* 00.0111 */
OP_F2LI32_DP,	/* 00.0111 */
OP_F2LI32_DN,	/* 00.0111 */
OP_DI2F32_S,	/* 00.0111 */
OP_DI2F32_SE,	/* 00.0111 */
OP_DI2F32_SZ,	/* 00.0111 */
OP_DI2F32_SP,	/* 00.0111 */
OP_DI2F32_SN,	/* 00.0111 */
OP_DI2F32_D,	/* 00.0111 */
OP_DI2F32_DE,	/* 00.0111 */
OP_DI2F32_DZ,	/* 00.0111 */
OP_DI2F32_DP,	/* 00.0111 */
OP_DI2F32_DN,	/* 00.0111 */
OP_F2DI32_S,	/* 00.0111 */
OP_F2DI32_SE,	/* 00.0111 */
OP_F2DI32_SZ,	/* 00.0111 */
OP_F2DI32_SP,	/* 00.0111 */
OP_F2DI32_SN,	/* 00.0111 */
OP_F2DI32_D,	/* 00.0111 */
OP_F2DI32_DE,	/* 00.0111 */
OP_F2DI32_DZ,	/* 00.0111 */
OP_F2DI32_DP,	/* 00.0111 */
OP_F2DI32_DN,	/* 00.0111 */
OP_LI2F32_S,	/* 00.0111 */
OP_LI2F32_SE,	/* 00.0111 */
OP_LI2F32_SZ,	/* 00.0111 */
OP_LI2F32_SP,	/* 00.0111 */
OP_LI2F32_SN,	/* 00.0111 */
OP_LI2F32_D,	/* 00.0111 */
OP_LI2F32_DE,	/* 00.0111 */
OP_LI2F32_DZ,	/* 00.0111 */
OP_LI2F32_DP,	/* 00.0111 */
OP_LI2F32_DN,	/* 00.0111 */
OP_MOV16_KW14,	/* 00.0111 */
OP_MOV32_FL,	/* 00.1000 */
OP_MOV32_FW,	/* 00.1000 */
OP_AND32_LFSR,	/* 00.1000 */
OP_IOR32_LFSR,	/* 00.1000 */
OP_FCSWL32_L,	/* 00.1000 */
OP_FCSWH32_L,	/* 00.1000 */
OP_MOV16_LN,	/* 00.1000 */
OP_FLIM32_S,	/* 00.1001 */
OP_FLIM32_D,	/* 00.1001 */
OP_MULSS16_L,	/* 00.1010 */
OP_MULSS16_W,	/* 00.1010 */
OP_MULW16_SS,	/* 00.1010 */
OP_MUL16_SS,	/* 00.1010 */
OP_MULSS32_SD,	/* 00.1010 */
OP_MULSS32_SL,	/* 00.1010 */
OP_MULSS32_SW,	/* 00.1010 */
OP_MULW32_SSW,	/* 00.1010 */
OP_MUL32_SS,	/* 00.1010 */
OP_TST32_S,	/* 00.1010 */
OP_TST32_D,	/* 00.1010 */
OP_MULUS32_UD,	/* 00.1010 */
OP_MULUS32_UL,	/* 00.1010 */
OP_MULUS32_UW,	/* 00.1010 */
OP_MUL32_UW,	/* 00.1010 */
OP_MOV32_LF,	/* 00.1010 */
OP_MOV32_WF,	/* 00.1010 */
OP_MULUU16_L,	/* 00.1011 */
OP_MULUU16_W,	/* 00.1011 */
OP_MUL16_UU,	/* 00.1011 */
OP_MULUU32_UD,	/* 00.1011 */
OP_MULUU32_UL,	/* 00.1011 */
OP_MULUU32_UW,	/* 00.1011 */
OP_MUL32_UU,	/* 00.1011 */
OP_MULSU32_SD,	/* 00.1011 */
OP_MULSU32_SL,	/* 00.1011 */
OP_MULSU32_SW,	/* 00.1011 */
OP_MULW32_SUW,	/* 00.1011 */
OP_MUL32_SW,	/* 00.1011 */
OP_MOV32_FBZ,	/* 00.1100 */
OP__BLANK0_W,	/* 00.1101 */
OP_MOV16_POPLL,	/* 00.1110 */
OP_MOV16_POPW,	/* 00.1110 */
OP_POP16_POPL,	/* 00.1110 */
OP_POP16_POPL2,	/* 00.1110 */
OP_POP32_POPL3,	/* 00.1110 */
OP_MOV32_BF,	/* 00.1110 */
OP_MOV16_PSHLL,	/* 00.1111 */
OP_MOV16_PSHW,	/* 00.1111 */
OP_PUSH16_PSHL,	/* 00.1111 */
OP_PUSH16_PSHL2,	/* 00.1111 */
OP_PUSH32_PSHL3,	/* 00.1111 */
OP_ASR16_K,	/* 01.0000 */
OP_ASR32_LK,	/* 01.0000 */
OP_ASR32_WK,	/* 01.0000 */
OP_ASR32_LF,	/* 01.0000 */
OP_ASR32_LFWC,	/* 01.0000 */
OP_ASR32_LFW,	/* 01.0000 */
OP_ASR32_WF,	/* 01.0000 */
OP_ASR32_WFWC,	/* 01.0000 */
OP_ASR32_WFW,	/* 01.0000 */
OP_ASR32_BF,	/* 01.0000 */
OP_ASR32_BFWC,	/* 01.0000 */
OP_ASR32_BFW,	/* 01.0000 */
OP_ASR32_BZFWC,	/* 01.0000 */
OP_ASR32_BZFW,	/* 01.0000 */
OP_LSR16_K,	/* 01.0001 */
OP_LSR32_LK,	/* 01.0001 */
OP_LSR32_WK,	/* 01.0001 */
OP_LSR32_LF,	/* 01.0001 */
OP_LSR32_LFWC,	/* 01.0001 */
OP_LSR32_LFW,	/* 01.0001 */
OP_LSR32_WF,	/* 01.0001 */
OP_LSR32_WFWC,	/* 01.0001 */
OP_LSR32_WFW,	/* 01.0001 */
OP_LSR32_BF,	/* 01.0001 */
OP_LSR32_BFWC,	/* 01.0001 */
OP_LSR32_BFW,	/* 01.0001 */
OP_LSR32_BZFWC,	/* 01.0001 */
OP_LSR32_BZFW,	/* 01.0001 */
OP_SL16_K,	/* 01.0010 */
OP_SL32_LK,	/* 01.0010 */
OP_SL32_WK,	/* 01.0010 */
OP_SL32_LF,	/* 01.0010 */
OP_SL32_LFWC,	/* 01.0010 */
OP_SL32_LFW,	/* 01.0010 */
OP_SL32_WF,	/* 01.0010 */
OP_SL32_WFWC,	/* 01.0010 */
OP_SL32_WFW,	/* 01.0010 */
OP_SL32_BF,	/* 01.0010 */
OP_SL32_BFWC,	/* 01.0010 */
OP_SL32_BFW,	/* 01.0010 */
OP_SL32_BZFWC,	/* 01.0010 */
OP_SL32_BZFW,	/* 01.0010 */
OP_CLR32_LF,	/* 01.0011 */
OP_CLR32_WF,	/* 01.0011 */
OP_CLR32_BF,	/* 01.0011 */
OP_BRA32_PC1,	/* 01.0011 */
OP_BRA32_PC1A,	/* 01.0011 */
OP_BRA32_PC1B,	/* 01.0011 */
OP_BRA32_PC1C,	/* 01.0011 */
OP_PUSH16_PSHFSR,	/* 01.0011 */
OP_PUSH32_PSHFP,	/* 01.0011 */
OP_ASR16_L,	/* 01.0100 */
OP_ASR16_W,	/* 01.0100 */
OP_ASR32_L1,	/* 01.0100 */
OP_ASR32_W1,	/* 01.0100 */
OP_ASR32_B1,	/* 01.0100 */
OP_ASR32_BZ1,	/* 01.0100 */
OP_ASR32_L,	/* 01.0100 */
OP_ASR32_W,	/* 01.0100 */
OP_ASR32_B,	/* 01.0100 */
OP_ASR32_BZ,	/* 01.0100 */
OP_CP032_LF,	/* 01.0100 */
OP_CP032_WF,	/* 01.0100 */
OP_CP032_BF,	/* 01.0100 */
OP_BRA32_PC2,	/* 01.0100 */
OP_BRA32_PC2A,	/* 01.0100 */
OP_BRA32_PC2B,	/* 01.0100 */
OP_BRA32_PC2C,	/* 01.0100 */
OP_LSR16_L,	/* 01.0101 */
OP_LSR16_W,	/* 01.0101 */
OP_LSR32_L1,	/* 01.0101 */
OP_LSR32_W1,	/* 01.0101 */
OP_LSR32_B1,	/* 01.0101 */
OP_LSR32_BZ1,	/* 01.0101 */
OP_LSR32_L,	/* 01.0101 */
OP_LSR32_W,	/* 01.0101 */
OP_LSR32_B,	/* 01.0101 */
OP_LSR32_BZ,	/* 01.0101 */
OP_CP32_LF,	/* 01.0101 */
OP_CP32_WF,	/* 01.0101 */
OP_CP32_BF,	/* 01.0101 */
OP_CP32_LFW,	/* 01.0101 */
OP_CP32_WFW,	/* 01.0101 */
OP_CP32_BFW,	/* 01.0101 */
OP_BRA32_PC3,	/* 01.0101 */
OP_BRA32_PC3A,	/* 01.0101 */
OP_BRA32_PC3B,	/* 01.0101 */
OP_BRA32_PC3C,	/* 01.0101 */
OP_SL16_L,	/* 01.0110 */
OP_SL16_W,	/* 01.0110 */
OP_SL32_L1,	/* 01.0110 */
OP_SL32_W1,	/* 01.0110 */
OP_SL32_B1,	/* 01.0110 */
OP_SL32_BZ1,	/* 01.0110 */
OP_SL32_L,	/* 01.0110 */
OP_SL32_W,	/* 01.0110 */
OP_SL32_B,	/* 01.0110 */
OP_SL32_BZ,	/* 01.0110 */
OP_CPB32_LFWC,	/* 01.0110 */
OP_CPB32_WFWC,	/* 01.0110 */
OP_CPB32_BFWC,	/* 01.0110 */
OP_CPB32_LFW,	/* 01.0110 */
OP_CPB32_WFW,	/* 01.0110 */
OP_CPB32_BFW,	/* 01.0110 */
OP_BRA32_PC5,	/* 01.0110 */
OP_BRA32_PC5A,	/* 01.0110 */
OP_BRA32_PC5B,	/* 01.0110 */
OP_BRA32_PC5C,	/* 01.0110 */
OP_SETM32_LF,	/* 01.0111 */
OP_SETM32_WF,	/* 01.0111 */
OP_SETM32_BF,	/* 01.0111 */
OP_BRA32_PC4,	/* 01.0111 */
OP_BRA32_PC4A,	/* 01.0111 */
OP_BRA32_PC,	/* 01.0111 */
OP_POP16_POPFSR,	/* 01.0111 */
OP_POP32_POPFP,	/* 01.0111 */
OP_RLC16_L,	/* 01.1000 */
OP_RLC16_W,	/* 01.1000 */
OP_RLC32_L,	/* 01.1000 */
OP_RLC32_W,	/* 01.1000 */
OP_RLC32_B,	/* 01.1000 */
OP_RLC32_BZ,	/* 01.1000 */
OP_RLC32_LF,	/* 01.1000 */
OP_RLC32_LFWC,	/* 01.1000 */
OP_RLC32_LFW,	/* 01.1000 */
OP_RLC32_WF,	/* 01.1000 */
OP_RLC32_WFWC,	/* 01.1000 */
OP_RLC32_WFW,	/* 01.1000 */
OP_RLC32_BF,	/* 01.1000 */
OP_RLC32_BFWC,	/* 01.1000 */
OP_RLC32_BFW,	/* 01.1000 */
OP_RLC32_BZFWC,	/* 01.1000 */
OP_RLC32_BZFW,	/* 01.1000 */
OP_FBRA32_FPC1,	/* 01.1000 */
OP_RLNC16_L,	/* 01.1001 */
OP_RLNC16_W,	/* 01.1001 */
OP_RLNC32_L,	/* 01.1001 */
OP_RLNC32_W,	/* 01.1001 */
OP_RLNC32_B,	/* 01.1001 */
OP_RLNC32_BZ,	/* 01.1001 */
OP_RLNC32_LF,	/* 01.1001 */
OP_RLNC32_LFWC,	/* 01.1001 */
OP_RLNC32_LFW,	/* 01.1001 */
OP_RLNC32_WF,	/* 01.1001 */
OP_RLNC32_WFWC,	/* 01.1001 */
OP_RLNC32_WFW,	/* 01.1001 */
OP_RLNC32_BF,	/* 01.1001 */
OP_RLNC32_BFWC,	/* 01.1001 */
OP_RLNC32_BFW,	/* 01.1001 */
OP_RLNC32_BZFWC,	/* 01.1001 */
OP_RLNC32_BZFW,	/* 01.1001 */
OP_FBRA32_FPC4,	/* 01.1001 */
OP_RRC16_L,	/* 01.1010 */
OP_RRC16_W,	/* 01.1010 */
OP_RRC32_L,	/* 01.1010 */
OP_RRC32_W,	/* 01.1010 */
OP_RRC32_B,	/* 01.1010 */
OP_RRC32_BZ,	/* 01.1010 */
OP_RRC32_LF,	/* 01.1010 */
OP_RRC32_LFWC,	/* 01.1010 */
OP_RRC32_LFW,	/* 01.1010 */
OP_RRC32_WF,	/* 01.1010 */
OP_RRC32_WFWC,	/* 01.1010 */
OP_RRC32_WFW,	/* 01.1010 */
OP_RRC32_BF,	/* 01.1010 */
OP_RRC32_BFWC,	/* 01.1010 */
OP_RRC32_BFW,	/* 01.1010 */
OP_RRC32_BZFWC,	/* 01.1010 */
OP_RRC32_BZFW,	/* 01.1010 */
OP_FBRA32_FPC5,	/* 01.1010 */
OP_RRNC16_L,	/* 01.1011 */
OP_RRNC16_W,	/* 01.1011 */
OP_RRNC32_L,	/* 01.1011 */
OP_RRNC32_W,	/* 01.1011 */
OP_RRNC32_B,	/* 01.1011 */
OP_RRNC32_BZ,	/* 01.1011 */
OP_RRNC32_LF,	/* 01.1011 */
OP_RRNC32_LFWC,	/* 01.1011 */
OP_RRNC32_LFW,	/* 01.1011 */
OP_RRNC32_WF,	/* 01.1011 */
OP_RRNC32_WFWC,	/* 01.1011 */
OP_RRNC32_WFW,	/* 01.1011 */
OP_RRNC32_BF,	/* 01.1011 */
OP_RRNC32_BFWC,	/* 01.1011 */
OP_RRNC32_BFW,	/* 01.1011 */
OP_RRNC32_BZFWC,	/* 01.1011 */
OP_RRNC32_BZFW,	/* 01.1011 */
OP_FBRA32_FPC3,	/* 01.1011 */
OP_CP16_LNK,	/* 01.1100 */
OP_CP16_WNK,	/* 01.1100 */
OP_CP32_LNK,	/* 01.1100 */
OP_CP32_WNK,	/* 01.1100 */
OP_CP32_BNK,	/* 01.1100 */
OP_CP016_L,	/* 01.1100 */
OP_CP016_W,	/* 01.1100 */
OP_CP032_L,	/* 01.1100 */
OP_CP032_W,	/* 01.1100 */
OP_CP032_B,	/* 01.1100 */
OP_FBRA32_FPC2,	/* 01.1100 */
OP_DTB32_PC,	/* 01.1100 */
OP_CPB16_LK,	/* 01.1101 */
OP_CPB16_WK,	/* 01.1101 */
OP_CPB32_LK,	/* 01.1101 */
OP_CPB32_WK,	/* 01.1101 */
OP_CPB32_BK,	/* 01.1101 */
OP_MUL32_LFW,	/* 01.1101 */
OP_MUL32_WFW,	/* 01.1101 */
OP_MUL32_BFW,	/* 01.1101 */
OP_MUL32_LF,	/* 01.1101 */
OP_MUL32_WF,	/* 01.1101 */
OP_MUL32_BF,	/* 01.1101 */
OP_FBRA32_FPC6,	/* 01.1101 */
OP_CP16_L,	/* 01.1110 */
OP_CP16_W,	/* 01.1110 */
OP_CP32_L,	/* 01.1110 */
OP_CP32_W,	/* 01.1110 */
OP_CP32_B,	/* 01.1110 */
OP_FBRA32_FPC7,	/* 01.1110 */
OP_POP32_L,	/* 01.1110 */
OP_POP32,	/* 01.1110 */
OP_CPB16_L,	/* 01.1111 */
OP_CPB16_W,	/* 01.1111 */
OP_CPB32_L,	/* 01.1111 */
OP_CPB32_W,	/* 01.1111 */
OP_CPB32_B,	/* 01.1111 */
OP_PUSH32_L,	/* 01.1111 */
OP_PUSH32,	/* 01.1111 */
OP_BCLR16_B,	/* 10.0000 */
OP_BCLR16_W,	/* 10.0000 */
OP_BCLR16_L,	/* 10.0000 */
OP_BCLR32_L,	/* 10.0000 */
OP_BCLR32_W,	/* 10.0000 */
OP_BCLR32_B,	/* 10.0000 */
OP_BCLR32_BZ,	/* 10.0000 */
OP_BCLR32_,	/* 10.0000 */
OP_BCLR32_LUSR,	/* 10.0000 */
OP_BCLR32_WUSR,	/* 10.0000 */
OP_BCLR32_BUSR,	/* 10.0000 */
OP_BCLR32_FL,	/* 10.0000 */
OP_BCLR32_FW,	/* 10.0000 */
OP_BCLR32_FB,	/* 10.0000 */
OP_ADD32_KL,	/* 10.0000 */
OP_ADD32_KW,	/* 10.0000 */
OP_ADD32_KB,	/* 10.0000 */
OP_ADD32_KBZ,	/* 10.0000 */
OP_LAC32_DSP_LK,	/* 10.0000 */
OP_LAC32_DSP_WK,	/* 10.0000 */
OP_LAC32_DSP_L0K,	/* 10.0000 */
OP_LAC32_DSP_W0K,	/* 10.0000 */
OP_LLAC32_DSP_LK,	/* 10.0000 */
OP_LLAC32_DSP_WK,	/* 10.0000 */
OP_LLAC32_DSP_L0K,	/* 10.0000 */
OP_LLAC32_DSP_W0K,	/* 10.0000 */
OP_ADD32_DSP_LK,	/* 10.0000 */
OP_ADD32_DSP_WK,	/* 10.0000 */
OP_ADD32_DSP_L0K,	/* 10.0000 */
OP_ADD32_DSP_W0K,	/* 10.0000 */
OP_SUB32_DSP_LK,	/* 10.0000 */
OP_SUB32_DSP_WK,	/* 10.0000 */
OP_SUB32_DSP_L0K,	/* 10.0000 */
OP_SUB32_DSP_W0K,	/* 10.0000 */
OP_BSET16_B,	/* 10.0001 */
OP_BSET16_W,	/* 10.0001 */
OP_BSET16_L,	/* 10.0001 */
OP_BSET32_L,	/* 10.0001 */
OP_BSET32_W,	/* 10.0001 */
OP_BSET32_B,	/* 10.0001 */
OP_BSET32_BZ,	/* 10.0001 */
OP_BSET32_,	/* 10.0001 */
OP_BSET32_LUSR,	/* 10.0001 */
OP_BSET32_WUSR,	/* 10.0001 */
OP_BSET32_BUSR,	/* 10.0001 */
OP_BSET32_FL,	/* 10.0001 */
OP_BSET32_FW,	/* 10.0001 */
OP_BSET32_FB,	/* 10.0001 */
OP_ADDC32_KL,	/* 10.0001 */
OP_ADDC32_KW,	/* 10.0001 */
OP_ADDC32_KB,	/* 10.0001 */
OP_ADDC32_KBZ,	/* 10.0001 */
OP_BTG16_B,	/* 10.0010 */
OP_BTG16_W,	/* 10.0010 */
OP_BTG16_L,	/* 10.0010 */
OP_BTG32_L,	/* 10.0010 */
OP_BTG32_W,	/* 10.0010 */
OP_BTG32_B,	/* 10.0010 */
OP_BTG32_,	/* 10.0010 */
OP_BTG32_LUSR,	/* 10.0010 */
OP_BTG32_WUSR,	/* 10.0010 */
OP_BTG32_BUSR,	/* 10.0010 */
OP_BTG32_FB,	/* 10.0010 */
OP_BTG32_FW,	/* 10.0010 */
OP_BTG32_FL,	/* 10.0010 */
OP_SUB32_KL,	/* 10.0010 */
OP_SUB32_KW,	/* 10.0010 */
OP_SUB32_KB,	/* 10.0010 */
OP_SUB32_KBZ,	/* 10.0010 */
OP_CP32_LK,	/* 10.0010 */
OP_CP32_WK,	/* 10.0010 */
OP_CP32_BK,	/* 10.0010 */
OP_SAC32_DSP_LK,	/* 10.0010 */
OP_SAC32_DSP_WK,	/* 10.0010 */
OP_SAC32_DSP_L0K,	/* 10.0010 */
OP_SAC32_DSP_W0K,	/* 10.0010 */
OP_SAC32_DSP_LK_ALT2,	/* 10.0010 */
OP_SAC32_DSP_WK_ALT2,	/* 10.0010 */
OP_SAC32_DSP_L0K_ALT2,	/* 10.0010 */
OP_SAC32_DSP_W0K_ALT2,	/* 10.0010 */
OP_SLAC32_DSP_LK,	/* 10.0010 */
OP_SLAC32_DSP_LLK,	/* 10.0010 */
OP_SLAC32_DSP_L0K,	/* 10.0010 */
OP_SLAC32_DSP_LL0K,	/* 10.0010 */
OP_SLAC32_DSP_LK_ALT2,	/* 10.0010 */
OP_SLAC32_DSP_LLK_ALT2,	/* 10.0010 */
OP_SLAC32_DSP_L0K_ALT2,	/* 10.0010 */
OP_SLAC32_DSP_LL0K_ALT2,	/* 10.0010 */
OP_SACR32_DSP_LK,	/* 10.0010 */
OP_SACR32_DSP_WK,	/* 10.0010 */
OP_SACR32_DSP_L0K,	/* 10.0010 */
OP_SACR32_DSP_W0K,	/* 10.0010 */
OP_SAC32_DSP_RWK,	/* 10.0010 */
OP_SACR32_DSP_LK_ALT2,	/* 10.0010 */
OP_SACR32_DSP_WK_ALT2,	/* 10.0010 */
OP_SACR32_DSP_L0K_ALT2,	/* 10.0010 */
OP_SACR32_DSP_W0K_ALT2,	/* 10.0010 */
OP_SAC32_DSP_RWK_ALT2,	/* 10.0010 */
OP_SUAC32_DSP_LK,	/* 10.0010 */
OP_SUAC32_DSP_LLK,	/* 10.0010 */
OP_SUAC32_DSP_L0K,	/* 10.0010 */
OP_SUAC32_DSP_LL0K,	/* 10.0010 */
OP_SUAC32_DSP_LK_ALT2,	/* 10.0010 */
OP_SUAC32_DSP_LLK_ALT2,	/* 10.0010 */
OP_SUAC32_DSP_L0K_ALT2,	/* 10.0010 */
OP_SUAC32_DSP_LL0K_ALT2,	/* 10.0010 */
OP_BTST16_KLZ,	/* 10.0011 */
OP_BTST32_KLC,	/* 10.0011 */
OP_BTST32_KLZ,	/* 10.0011 */
OP_BTST32_KWC,	/* 10.0011 */
OP_BTST32_KWZ,	/* 10.0011 */
OP_BTST32_KBC,	/* 10.0011 */
OP_BTST32_KBZ,	/* 10.0011 */
OP_BTST16_,	/* 10.0011 */
OP_BTST32_L,	/* 10.0011 */
OP_BTST32_B,	/* 10.0011 */
OP_BTST32_FL,	/* 10.0011 */
OP_BTST32_FW,	/* 10.0011 */
OP_BTST32_FB,	/* 10.0011 */
OP_SUBB32_KL,	/* 10.0011 */
OP_SUBB32_KW,	/* 10.0011 */
OP_SUBB32_KB,	/* 10.0011 */
OP_SUBB32_KBZ,	/* 10.0011 */
OP_SUBB32_KL1,	/* 10.0011 */
OP_SUBB32_KW1,	/* 10.0011 */
OP_SUBB32_KB1,	/* 10.0011 */
OP_CPB32_KL,	/* 10.0011 */
OP_CPB32_KW,	/* 10.0011 */
OP_CPB32_KB,	/* 10.0011 */
OP_BTSTS16_BZ,	/* 10.0100 */
OP_BTSTS16_LZ,	/* 10.0100 */
OP_BTSTS32_LC,	/* 10.0100 */
OP_BTSTS32_LZ,	/* 10.0100 */
OP_BTSTS32_WC,	/* 10.0100 */
OP_BTSTS32_WZ,	/* 10.0100 */
OP_BTSTS32_BC,	/* 10.0100 */
OP_BTSTS32_BZ,	/* 10.0100 */
OP_BTSTS32_,	/* 10.0100 */
OP_BTSTS32_FL,	/* 10.0100 */
OP_BTSTS32_FW,	/* 10.0100 */
OP_BTSTS32_FB,	/* 10.0100 */
OP_AND32_KL,	/* 10.0100 */
OP_AND32_KW,	/* 10.0100 */
OP_AND32_KB,	/* 10.0100 */
OP_AND32_KBZ,	/* 10.0100 */
OP_AND32_KLUSR,	/* 10.0100 */
OP_AND32_KWUSR,	/* 10.0100 */
OP_AND32_KBUSR,	/* 10.0100 */
OP_AND32_KBZUSR,	/* 10.0100 */
OP_MAX32_DSP_L,	/* 10.0100 */
OP_MAX32_DSP_LV,	/* 10.0100 */
OP_MAX32_DSP_VL,	/* 10.0100 */
OP_MAX32_DSP_W,	/* 10.0100 */
OP_MAX32_DSP_WV,	/* 10.0100 */
OP_MAX32_DSP_VW,	/* 10.0100 */
OP_MAX32_DSP_IW,	/* 10.0100 */
OP_MAX32_DSP_VIW,	/* 10.0100 */
OP_MAX32_DSP_L_ALT2,	/* 10.0100 */
OP_MAX32_DSP_LV_ALT2,	/* 10.0100 */
OP_MAX32_DSP_VL_ALT2,	/* 10.0100 */
OP_MAX32_DSP_W_ALT2,	/* 10.0100 */
OP_MAX32_DSP_WV_ALT2,	/* 10.0100 */
OP_MAX32_DSP_VW_ALT2,	/* 10.0100 */
OP_MAX32_DSP_IW_ALT2,	/* 10.0100 */
OP_MAX32_DSP_VIW_ALT2,	/* 10.0100 */
OP_MIN32_DSP_L,	/* 10.0100 */
OP_MIN32_DSP_LV,	/* 10.0100 */
OP_MIN32_DSP_VL,	/* 10.0100 */
OP_MIN32_DSP_W,	/* 10.0100 */
OP_MIN32_DSP_WV,	/* 10.0100 */
OP_MIN32_DSP_VW,	/* 10.0100 */
OP_MIN32_DSP_IW,	/* 10.0100 */
OP_MIN32_DSP_VIW,	/* 10.0100 */
OP_MIN32_DSP_L_ALT2,	/* 10.0100 */
OP_MIN32_DSP_LV_ALT2,	/* 10.0100 */
OP_MIN32_DSP_VL_ALT2,	/* 10.0100 */
OP_MIN32_DSP_W_ALT2,	/* 10.0100 */
OP_MIN32_DSP_WV_ALT2,	/* 10.0100 */
OP_MIN32_DSP_VW_ALT2,	/* 10.0100 */
OP_MIN32_DSP_IW_ALT2,	/* 10.0100 */
OP_MIN32_DSP_VIW_ALT2,	/* 10.0100 */
OP_SACR32_DSP_LW,	/* 10.0100 */
OP_SACR32_DSP_WW,	/* 10.0100 */
OP_SACR32_DSP_LW_ALT2,	/* 10.0100 */
OP_SACR32_DSP_WW_ALT2,	/* 10.0100 */
OP_NORM32_DSP_L,	/* 10.0100 */
OP_NORM32_DSP_W,	/* 10.0100 */
OP_BSW16_LZ,	/* 10.0101 */
OP_BSW16_WZ,	/* 10.0101 */
OP_BSW32_LC,	/* 10.0101 */
OP_BSW32_WC,	/* 10.0101 */
OP_BSW32_BC,	/* 10.0101 */
OP_BSW32_LZ,	/* 10.0101 */
OP_BSW32_WZ,	/* 10.0101 */
OP_BSW32_BZ,	/* 10.0101 */
OP_BFINS64_KL,	/* 10.0101 */
OP_BFINS64_KW,	/* 10.0101 */
OP_IOR32_KL,	/* 10.0101 */
OP_IOR32_KW,	/* 10.0101 */
OP_IOR32_KB,	/* 10.0101 */
OP_IOR32_KBZ,	/* 10.0101 */
OP_IOR32_KLUSR,	/* 10.0101 */
OP_IOR32_KWUSR,	/* 10.0101 */
OP_IOR32_KBUSR,	/* 10.0101 */
OP_IOR32_KBZUSR,	/* 10.0101 */
OP_BTST16_WLZ,	/* 10.0110 */
OP_BTST16_WWZ,	/* 10.0110 */
OP_BTST32_WLC,	/* 10.0110 */
OP_BTST32_WLZ2,	/* 10.0110 */
OP_BTST32_WWC,	/* 10.0110 */
OP_BTST32_WWZ2,	/* 10.0110 */
OP_BTST32_WBC,	/* 10.0110 */
OP_BTST32_WBZ,	/* 10.0110 */
OP_BFINS64_L,	/* 10.0110 */
OP_BFINS64_W,	/* 10.0110 */
OP_BFEXT64_L,	/* 10.0110 */
OP_BFEXT64_W,	/* 10.0110 */
OP_RETLW32_L,	/* 10.0110 */
OP_RETLW32_W,	/* 10.0110 */
OP_RETLW32_B,	/* 10.0110 */
OP_RETLW32_BZ,	/* 10.0110 */
OP_SFTAC32_DSP_L,	/* 10.0110 */
OP_SFTAC32_DSP_W,	/* 10.0110 */
OP_SFTAC32_DSP_LK,	/* 10.0110 */
OP_LUAC32_DSP_LK,	/* 10.0110 */
OP_LUAC32_DSP_WK,	/* 10.0110 */
OP_LUAC32_DSP_L0K,	/* 10.0110 */
OP_LUAC32_DSP_W0K,	/* 10.0110 */
OP__BLANK10_W,	/* 10.0111 */
OP_XOR32_KL,	/* 10.1000 */
OP_XOR32_KW,	/* 10.1000 */
OP_XOR32_KB,	/* 10.1000 */
OP_XOR32_KBZ,	/* 10.1000 */
OP_XOR32_KLUSR,	/* 10.1000 */
OP_XOR32_KWUSR,	/* 10.1000 */
OP_XOR32_KBUSR,	/* 10.1000 */
OP_XOR32_KBZUSR,	/* 10.1000 */
OP_SQRAC32_DSP_L,	/* 10.1000 */
OP_SQRAC32_DSP_W,	/* 10.1000 */
OP_SQRAC32_DSP_LAWB,	/* 10.1000 */
OP_SQRAC32_DSP_WAWB,	/* 10.1000 */
OP_MAC32_DSP_L,	/* 10.1000 */
OP_MAC32_DSP_W,	/* 10.1000 */
OP_MAC32_DSP_LAWB,	/* 10.1000 */
OP_MAC32_DSP_WAWB,	/* 10.1000 */
OP_SQRSC32_DSP_L,	/* 10.1000 */
OP_SQRSC32_DSP_W,	/* 10.1000 */
OP_SQRSC32_DSP_LAWB,	/* 10.1000 */
OP_SQRSC32_DSP_WAWB,	/* 10.1000 */
OP_MSC32_DSP_L,	/* 10.1000 */
OP_MSC32_DSP_W,	/* 10.1000 */
OP_MSC32_DSP_LAWB,	/* 10.1000 */
OP_MSC32_DSP_WAWB,	/* 10.1000 */
OP_TST32_LFF,	/* 10.1001 */
OP_TST32_WFF,	/* 10.1001 */
OP_TST32_BFF,	/* 10.1001 */
OP_TST32_LFW0,	/* 10.1001 */
OP_TST32_LFW,	/* 10.1001 */
OP_TST32_WFW0,	/* 10.1001 */
OP_TST32_WFW,	/* 10.1001 */
OP_TST32_BZFW0,	/* 10.1001 */
OP_TST32_BZFW,	/* 10.1001 */
OP_TST32_BFW0,	/* 10.1001 */
OP_TST32_BFW,	/* 10.1001 */
OP_INC32_LF,	/* 10.1010 */
OP_INC32_LFWC,	/* 10.1010 */
OP_INC32_LFW,	/* 10.1010 */
OP_INC32_WF,	/* 10.1010 */
OP_INC32_WFWC,	/* 10.1010 */
OP_INC32_WFW,	/* 10.1010 */
OP_INC32_BF,	/* 10.1010 */
OP_INC32_BFWC,	/* 10.1010 */
OP_INC32_BFW,	/* 10.1010 */
OP_INC32_BZFWC,	/* 10.1010 */
OP_INC32_BZFW,	/* 10.1010 */
OP_RCALL32_PC,	/* 10.1010 */
OP_MPY32_DSP_L,	/* 10.1010 */
OP_MPY32_DSP_W,	/* 10.1010 */
OP_MPY32_DSP_LAWB,	/* 10.1010 */
OP_MPY32_DSP_WAWB,	/* 10.1010 */
OP_MPYN32_DSP_L,	/* 10.1010 */
OP_MPYN32_DSP_W,	/* 10.1010 */
OP_MPYN32_DSP_LAWB,	/* 10.1010 */
OP_MPYN32_DSP_WAWB,	/* 10.1010 */
OP_MPY32_DSP_NW,	/* 10.1010 */
OP_SQR32_DSP_L,	/* 10.1010 */
OP_SQR32_DSP_W,	/* 10.1010 */
OP_SQR32_DSP_LAWB,	/* 10.1010 */
OP_SQR32_DSP_WAWB,	/* 10.1010 */
OP_SQRN32_DSP_L,	/* 10.1010 */
OP_SQRN32_DSP_W,	/* 10.1010 */
OP_SQRN32_DSP_LAWB,	/* 10.1010 */
OP_SQRN32_DSP_WAWB,	/* 10.1010 */
OP_LNK32,	/* 10.1010 */
OP_REPEAT32,	/* 10.1010 */
OP_DEC32_LF,	/* 10.1011 */
OP_DEC32_LFWC,	/* 10.1011 */
OP_DEC32_LFW,	/* 10.1011 */
OP_DEC32_WF,	/* 10.1011 */
OP_DEC32_WFWC,	/* 10.1011 */
OP_DEC32_WFW,	/* 10.1011 */
OP_DEC32_BF,	/* 10.1011 */
OP_DEC32_BFWC,	/* 10.1011 */
OP_DEC32_BFW,	/* 10.1011 */
OP_DEC32_BZFWC,	/* 10.1011 */
OP_DEC32_BZFW,	/* 10.1011 */
OP_BRA32_WPC,	/* 10.1011 */
OP_CALL32_W,	/* 10.1011 */
OP_GOTO32_W,	/* 10.1011 */
OP_RCALL32_W,	/* 10.1011 */
OP_CTXTSWP32,	/* 10.1100 */
OP_ED32_DSP_L,	/* 10.1100 */
OP_ED32_DSP_W,	/* 10.1100 */
OP_ED32_DSP_LAWB,	/* 10.1100 */
OP_ED32_DSP_WAWB,	/* 10.1100 */
OP_EDAC32_DSP_L,	/* 10.1100 */
OP_EDAC32_DSP_W,	/* 10.1100 */
OP_EDAC32_DSP_LAWB,	/* 10.1100 */
OP_EDAC32_DSP_WAWB,	/* 10.1100 */
OP_COM32_LF,	/* 10.1100 */
OP_COM32_LFWC,	/* 10.1100 */
OP_COM32_LFW,	/* 10.1100 */
OP_COM32_WF,	/* 10.1100 */
OP_COM32_WFWC,	/* 10.1100 */
OP_COM32_WFW,	/* 10.1100 */
OP_COM32_BF,	/* 10.1100 */
OP_COM32_BFWC,	/* 10.1100 */
OP_COM32_BFW,	/* 10.1100 */
OP_COM32_BZF,	/* 10.1100 */
OP_COM32_BZFWC,	/* 10.1100 */
OP_COM32_BZFW,	/* 10.1100 */
OP_REPEAT32_W,	/* 10.1100 */
OP_NEG32_LF,	/* 10.1101 */
OP_NEG32_LFWC,	/* 10.1101 */
OP_NEG32_LFW,	/* 10.1101 */
OP_NEG32_WF,	/* 10.1101 */
OP_NEG32_WFWC,	/* 10.1101 */
OP_NEG32_WFW,	/* 10.1101 */
OP_NEG32_BF,	/* 10.1101 */
OP_NEG32_BFWC,	/* 10.1101 */
OP_NEG32_BFW,	/* 10.1101 */
OP_NEG32_BZFWC,	/* 10.1101 */
OP_NEG32_BZFW,	/* 10.1101 */
OP_GOTO32_K,	/* 10.1101 */
OP_INC232_LF,	/* 10.1110 */
OP_INC232_LFWC,	/* 10.1110 */
OP_INC232_LFW,	/* 10.1110 */
OP_INC232_WF,	/* 10.1110 */
OP_INC232_WFWC,	/* 10.1110 */
OP_INC232_WFW,	/* 10.1110 */
OP_INC232_BF,	/* 10.1110 */
OP_INC232_BFWC,	/* 10.1110 */
OP_INC232_BFW,	/* 10.1110 */
OP_INC232_BZFWC,	/* 10.1110 */
OP_INC232_BZFW,	/* 10.1110 */
OP_DISICTL32_L,	/* 10.1110 */
OP_DISICTL32_WL,	/* 10.1110 */
OP_DISICTL32_W,	/* 10.1110 */
OP_DISICTL32_WW,	/* 10.1110 */
OP_DEC232_LF,	/* 10.1111 */
OP_DEC232_LFWC,	/* 10.1111 */
OP_DEC232_LFW,	/* 10.1111 */
OP_DEC232_WF,	/* 10.1111 */
OP_DEC232_WFWC,	/* 10.1111 */
OP_DEC232_WFW,	/* 10.1111 */
OP_DEC232_BF,	/* 10.1111 */
OP_DEC232_BFWC,	/* 10.1111 */
OP_DEC232_BFW,	/* 10.1111 */
OP_DEC232_BZFWC,	/* 10.1111 */
OP_DEC232_BZFW,	/* 10.1111 */
OP_CALL32,	/* 10.1111 */
OP_ADD16_L,	/* 11.0000 */
OP_ADD16_W,	/* 11.0000 */
OP_ADD32_L,	/* 11.0000 */
OP_ADD32_W,	/* 11.0000 */
OP_ADD32_B,	/* 11.0000 */
OP_ADD32_BZ,	/* 11.0000 */
OP_ADD32_LFC,	/* 11.0000 */
OP_ADD32_LFC2,	/* 11.0000 */
OP_ADD32_LF,	/* 11.0000 */
OP_ADD32_LFW,	/* 11.0000 */
OP_ADD32_WFC,	/* 11.0000 */
OP_ADD32_WFC2,	/* 11.0000 */
OP_ADD32_WF,	/* 11.0000 */
OP_ADD32_WFW,	/* 11.0000 */
OP_ADD32_BFC,	/* 11.0000 */
OP_ADD32_BFC2,	/* 11.0000 */
OP_ADD32_BF,	/* 11.0000 */
OP_ADD32_BFW,	/* 11.0000 */
OP_ADD32_BZFC,	/* 11.0000 */
OP_ADD32_BZFC2,	/* 11.0000 */
OP_ADD32_BZF,	/* 11.0000 */
OP_ADD32_BZFW,	/* 11.0000 */
OP_ADD32_BZFW2,	/* 11.0000 */
OP_ADD32_LK,	/* 11.0000 */
OP_ADD32_WK,	/* 11.0000 */
OP_ADD32_BK,	/* 11.0000 */
OP_ADD32_BZK,	/* 11.0000 */
OP_INC32_LK,	/* 11.0000 */
OP_INC32_BK,	/* 11.0000 */
OP_INC32_WK,	/* 11.0000 */
OP_INC232_LK,	/* 11.0000 */
OP_INC232_BK,	/* 11.0000 */
OP_INC232_WK,	/* 11.0000 */
OP_ASRM32_LK,	/* 11.0000 */
OP_ASRM32_LK2,	/* 11.0000 */
OP_LSRM32_LK,	/* 11.0000 */
OP_LSRM32_LK2,	/* 11.0000 */
OP_SLM32_K,	/* 11.0000 */
OP_SLM32_K2,	/* 11.0000 */
OP_ADDC16_L,	/* 11.0001 */
OP_ADDC16_W,	/* 11.0001 */
OP_ADDC32_L,	/* 11.0001 */
OP_ADDC32_W,	/* 11.0001 */
OP_ADDC32_B,	/* 11.0001 */
OP_ADDC32_BZ,	/* 11.0001 */
OP_ADDC32_LFC,	/* 11.0001 */
OP_ADDC32_LFC2,	/* 11.0001 */
OP_ADDC32_LF,	/* 11.0001 */
OP_ADDC32_LFW,	/* 11.0001 */
OP_ADDC32_F,	/* 11.0001 */
OP_ADDC32_WF,	/* 11.0001 */
OP_ADDC32_WFW,	/* 11.0001 */
OP_ADDC32_BFC,	/* 11.0001 */
OP_ADDC32_BFC2,	/* 11.0001 */
OP_ADDC32_BF,	/* 11.0001 */
OP_ADDC32_BFW,	/* 11.0001 */
OP_ADDC32_BZFW,	/* 11.0001 */
OP_ADDC32_LK,	/* 11.0001 */
OP_ADDC32_WK,	/* 11.0001 */
OP_ADDC32_BK,	/* 11.0001 */
OP_ADDC32_BZK,	/* 11.0001 */
OP_LSRM32_L,	/* 11.0001 */
OP_LSRM32_L2,	/* 11.0001 */
OP_ASRM32_LW,	/* 11.0001 */
OP_ASRM32_LW2,	/* 11.0001 */
OP_SLM32_L,	/* 11.0001 */
OP_SUB16_L,	/* 11.0010 */
OP_SUB16_W,	/* 11.0010 */
OP_SUB32_L,	/* 11.0010 */
OP_SUB32_W,	/* 11.0010 */
OP_SUB32_B,	/* 11.0010 */
OP_SUB32_BZ,	/* 11.0010 */
OP_SUBR32_LFC,	/* 11.0010 */
OP_SUBR32_LFC2,	/* 11.0010 */
OP_SUBR32_LF,	/* 11.0010 */
OP_SUBR32_LFW,	/* 11.0010 */
OP_SUBR32_LFW2,	/* 11.0010 */
OP_SUBR32_F,	/* 11.0010 */
OP_SUBR32_F2,	/* 11.0010 */
OP_SUBR32_WF,	/* 11.0010 */
OP_SUBR32_WFW,	/* 11.0010 */
OP_SUBR32_BFC,	/* 11.0010 */
OP_SUBR32_BFC2,	/* 11.0010 */
OP_SUBR32_BF,	/* 11.0010 */
OP_SUBR32_BFW,	/* 11.0010 */
OP_SUBR32_BFW2,	/* 11.0010 */
OP_SUBR32_BZFC,	/* 11.0010 */
OP_SUBR32_BZFC2,	/* 11.0010 */
OP_SUBR32_BZF,	/* 11.0010 */
OP_SUBR32_BZFW,	/* 11.0010 */
OP_SUB32_LK,	/* 11.0010 */
OP_SUB32_WK,	/* 11.0010 */
OP_SUB32_BK,	/* 11.0010 */
OP_SUB32_BZK,	/* 11.0010 */
OP_DEC32_WK,	/* 11.0010 */
OP_DEC32_BK,	/* 11.0010 */
OP_DEC232_WK,	/* 11.0010 */
OP_DEC232_BK,	/* 11.0010 */
OP_FLIM32_WL,	/* 11.0010 */
OP_FLIM32_WLV,	/* 11.0010 */
OP_FLIM32_WVL,	/* 11.0010 */
OP_FLIM32_WW,	/* 11.0010 */
OP_FLIM32_WWV,	/* 11.0010 */
OP_FLIM32_WVW,	/* 11.0010 */
OP_FLIM32_L,	/* 11.0010 */
OP_FLIM32_W,	/* 11.0010 */
OP_MIN32_L,	/* 11.0010 */
OP_MIN32_W,	/* 11.0010 */
OP_MAX32_L,	/* 11.0010 */
OP_MAX32_W,	/* 11.0010 */
OP_SUBB16_L,	/* 11.0011 */
OP_SUBB16_W,	/* 11.0011 */
OP_SUBB32_L,	/* 11.0011 */
OP_SUBB32_W,	/* 11.0011 */
OP_SUBB32_B,	/* 11.0011 */
OP_SUBB32_BZ,	/* 11.0011 */
OP_SUBBR32_LFC,	/* 11.0011 */
OP_SUBBR32_LFC2,	/* 11.0011 */
OP_SUBBR32_LF,	/* 11.0011 */
OP_SUBBR32_LFW,	/* 11.0011 */
OP_SUBBR32_LFW2,	/* 11.0011 */
OP_SUBBR32_WFC,	/* 11.0011 */
OP_SUBBR32_WFC2,	/* 11.0011 */
OP_SUBBR32_WF,	/* 11.0011 */
OP_SUBBR32_WFW,	/* 11.0011 */
OP_SUBBR32_WFW2,	/* 11.0011 */
OP_SUBBR32_BFC,	/* 11.0011 */
OP_SUBBR32_BFC2,	/* 11.0011 */
OP_SUBBR32_BF,	/* 11.0011 */
OP_SUBBR32_BFW,	/* 11.0011 */
OP_SUBBR32_BFW2,	/* 11.0011 */
OP_SUBBR32_BZFC,	/* 11.0011 */
OP_SUBBR32_BZFC2,	/* 11.0011 */
OP_SUBBR32_BZF,	/* 11.0011 */
OP_SUBBR32_BZFW,	/* 11.0011 */
OP_SUBBR32_BZFW2,	/* 11.0011 */
OP_SUBB32_LK,	/* 11.0011 */
OP_SUBB32_WK,	/* 11.0011 */
OP_SUBB32_BK,	/* 11.0011 */
OP_SUBB32_BZK,	/* 11.0011 */
OP_FF1L32_L,	/* 11.0011 */
OP_FF1L32_W,	/* 11.0011 */
OP_FF1R32_L,	/* 11.0011 */
OP_FF1R32_W,	/* 11.0011 */
OP_FBCL32_L,	/* 11.0011 */
OP_FBCL32_W,	/* 11.0011 */
OP_AND16_L,	/* 11.0100 */
OP_AND16_W,	/* 11.0100 */
OP_AND32_L,	/* 11.0100 */
OP_AND32_W,	/* 11.0100 */
OP_AND32_B,	/* 11.0100 */
OP_AND32_BZ,	/* 11.0100 */
OP_AND32_LUSRUSR,	/* 11.0100 */
OP_AND32_WUSRUSR,	/* 11.0100 */
OP_AND32_BUSRUSR,	/* 11.0100 */
OP_AND32_LUSRW,	/* 11.0100 */
OP_AND32_WUSRW,	/* 11.0100 */
OP_AND32_BUSRW,	/* 11.0100 */
OP_AND32_BZUSRW,	/* 11.0100 */
OP_AND32_LWUSR,	/* 11.0100 */
OP_AND32_WWUSR,	/* 11.0100 */
OP_AND32_BWUSR,	/* 11.0100 */
OP_AND32_LFC,	/* 11.0100 */
OP_AND32_LFC2,	/* 11.0100 */
OP_AND32_LF,	/* 11.0100 */
OP_AND32_LFW,	/* 11.0100 */
OP_AND32_F,	/* 11.0100 */
OP_AND32_F2,	/* 11.0100 */
OP_AND32_WF,	/* 11.0100 */
OP_AND32_WFW,	/* 11.0100 */
OP_AND32_BFC,	/* 11.0100 */
OP_AND32_BFC2,	/* 11.0100 */
OP_AND32_BF,	/* 11.0100 */
OP_AND32_BFW,	/* 11.0100 */
OP_AND32_BZFC,	/* 11.0100 */
OP_AND32_BZFC2,	/* 11.0100 */
OP_AND32_BZF,	/* 11.0100 */
OP_AND32_BZF2,	/* 11.0100 */
OP_AND32_LK,	/* 11.0100 */
OP_AND32_WK,	/* 11.0100 */
OP_AND32_BK,	/* 11.0100 */
OP_AND32_BZK,	/* 11.0100 */
OP_AND32_LUSRKUSR,	/* 11.0100 */
OP_AND32_WUSRKUSR,	/* 11.0100 */
OP_AND32_BUSRKUSR,	/* 11.0100 */
OP_AND32_LUSRK,	/* 11.0100 */
OP_AND32_WUSRK,	/* 11.0100 */
OP_AND32_BUSRK,	/* 11.0100 */
OP_AND32_LKUSR,	/* 11.0100 */
OP_AND32_WKUSR,	/* 11.0100 */
OP_AND32_BKUSR,	/* 11.0100 */
OP_AND32_BZKUSR,	/* 11.0100 */
OP_DIVF32_L,	/* 11.0100 */
OP_DIVF32_W,	/* 11.0100 */
OP_DIVS32_L,	/* 11.0100 */
OP_DIVS32_W,	/* 11.0100 */
OP_DIVU32_L,	/* 11.0100 */
OP_DIVU32_W,	/* 11.0100 */
OP_IOR16_L,	/* 11.0101 */
OP_IOR16_W,	/* 11.0101 */
OP_IOR32_L,	/* 11.0101 */
OP_IOR32_W,	/* 11.0101 */
OP_IOR32_B,	/* 11.0101 */
OP_IOR32_BZ,	/* 11.0101 */
OP_IOR32_LUSRUSR,	/* 11.0101 */
OP_IOR32_WUSRUSR,	/* 11.0101 */
OP_IOR32_BUSRSR,	/* 11.0101 */
OP_IOR32_LUSRW,	/* 11.0101 */
OP_IOR32_WUSRW,	/* 11.0101 */
OP_IOR32_BUSRW,	/* 11.0101 */
OP_IOR32_BZUSRW,	/* 11.0101 */
OP_IOR32_LWUSR,	/* 11.0101 */
OP_IOR32_WWUSR,	/* 11.0101 */
OP_IOR32_BWUSR,	/* 11.0101 */
OP_IOR32_LFC,	/* 11.0101 */
OP_IOR32_LFC2,	/* 11.0101 */
OP_IOR32_LF,	/* 11.0101 */
OP_IOR32_LFW,	/* 11.0101 */
OP_IOR32_F,	/* 11.0101 */
OP_IOR32_F2,	/* 11.0101 */
OP_IOR32_WF,	/* 11.0101 */
OP_IOR32_WFW,	/* 11.0101 */
OP_IOR32_BFC,	/* 11.0101 */
OP_IOR32_BFC2,	/* 11.0101 */
OP_IOR32_BF,	/* 11.0101 */
OP_IOR32_BFW,	/* 11.0101 */
OP_IOR32_BZFC,	/* 11.0101 */
OP_IOR32_BZFC2,	/* 11.0101 */
OP_IOR32_BZF,	/* 11.0101 */
OP_IOR32_BZFW,	/* 11.0101 */
OP_IOR32_LK,	/* 11.0101 */
OP_IOR32_WK,	/* 11.0101 */
OP_IOR32_BK,	/* 11.0101 */
OP_IOR32_BZK,	/* 11.0101 */
OP_IOR32_LUSRKUSR,	/* 11.0101 */
OP_IOR32_WUSRKUSR,	/* 11.0101 */
OP_IOR32_BUSRKUSR,	/* 11.0101 */
OP_IOR32_LUSRK,	/* 11.0101 */
OP_IOR32_WUSRK,	/* 11.0101 */
OP_IOR32_BUSRK,	/* 11.0101 */
OP_IOR32_LKUSR,	/* 11.0101 */
OP_IOR32_WKUSR,	/* 11.0101 */
OP_IOR32_BKUSR,	/* 11.0101 */
OP_IOR32_BZKUSR,	/* 11.0101 */
OP_DIVFL32_L,	/* 11.0101 */
OP_DIVSL32_L,	/* 11.0101 */
OP_DIVUL32_L,	/* 11.0101 */
OP_SUBR16_L,	/* 11.0110 */
OP_SUBR16_W,	/* 11.0110 */
OP_SUBR32_L,	/* 11.0110 */
OP_SUBR32_W,	/* 11.0110 */
OP_SUBR32_B,	/* 11.0110 */
OP_SUBR32_BZ,	/* 11.0110 */
OP_SUB32_LFC,	/* 11.0110 */
OP_SUB32_LFC2,	/* 11.0110 */
OP_SUB32_LF,	/* 11.0110 */
OP_SUB32_LFW,	/* 11.0110 */
OP_SUB32_LFW2,	/* 11.0110 */
OP_SUB32_F,	/* 11.0110 */
OP_SUB32_F2,	/* 11.0110 */
OP_SUB32_WF,	/* 11.0110 */
OP_SUB32_WFW,	/* 11.0110 */
OP_SUB32_BFC,	/* 11.0110 */
OP_SUB32_BFC2,	/* 11.0110 */
OP_SUB32_BF,	/* 11.0110 */
OP_SUB32_BFW,	/* 11.0110 */
OP_SUB32_BZFC,	/* 11.0110 */
OP_SUB32_BZFC2,	/* 11.0110 */
OP_SUB32_BZF,	/* 11.0110 */
OP_SUB32_BZFW,	/* 11.0110 */
OP_AND132_LK,	/* 11.0110 */
OP_AND132_WK,	/* 11.0110 */
OP_AND132_BK,	/* 11.0110 */
OP_AND132_BZK,	/* 11.0110 */
OP_AND132_LUSRKUSR,	/* 11.0110 */
OP_AND132_WUSRKUSR,	/* 11.0110 */
OP_AND132_BUSRKUSR,	/* 11.0110 */
OP_AND132_LUSRK,	/* 11.0110 */
OP_AND132_WUSRK,	/* 11.0110 */
OP_AND132_BUSRK,	/* 11.0110 */
OP_AND132_LKUSR,	/* 11.0110 */
OP_AND132_WKUSR,	/* 11.0110 */
OP_AND132_BKUSR,	/* 11.0110 */
OP_AND132_BZKUSR,	/* 11.0110 */
OP_SUBBR16_L,	/* 11.0111 */
OP_SUBBR16_W,	/* 11.0111 */
OP_SUBBR32_L,	/* 11.0111 */
OP_SUBBR32_W,	/* 11.0111 */
OP_SUBBR32_B,	/* 11.0111 */
OP_SUBBR32_BZ,	/* 11.0111 */
OP_SUBB32_LFC,	/* 11.0111 */
OP_SUBB32_LFC2,	/* 11.0111 */
OP_SUBB32_LF,	/* 11.0111 */
OP_SUBB32_LFW,	/* 11.0111 */
OP_SUBB32_LFW2,	/* 11.0111 */
OP_SUBB32_F,	/* 11.0111 */
OP_SUBB32_F2,	/* 11.0111 */
OP_SUBB32_WF,	/* 11.0111 */
OP_SUBB32_WFW,	/* 11.0111 */
OP_SUBB32_WFW2,	/* 11.0111 */
OP_SUBB32_BF,	/* 11.0111 */
OP_SUBB32_BF2,	/* 11.0111 */
OP_SUBB32_BF3,	/* 11.0111 */
OP_SUBB32_BFW,	/* 11.0111 */
OP_SUBB32_BFW2,	/* 11.0111 */
OP_SUBB32_BZF,	/* 11.0111 */
OP_SUBB32_BZF2,	/* 11.0111 */
OP_SUBB32_BZF3,	/* 11.0111 */
OP_SUBB32_BZFW,	/* 11.0111 */
OP_SUBB32_BZFW2,	/* 11.0111 */
OP_SUBBR32_LK,	/* 11.0111 */
OP_SUBBR32_WK,	/* 11.0111 */
OP_SUBBR32_BK,	/* 11.0111 */
OP_SUBBR32_BZK,	/* 11.0111 */
OP_XOR16_L,	/* 11.1000 */
OP_XOR16_W,	/* 11.1000 */
OP_XOR32_L,	/* 11.1000 */
OP_XOR32_W,	/* 11.1000 */
OP_XOR32_B,	/* 11.1000 */
OP_XOR32_BZ,	/* 11.1000 */
OP_XOR32_UL,	/* 11.1000 */
OP_XOR32_UW,	/* 11.1000 */
OP_XOR32_UB,	/* 11.1000 */
OP_XOR32_UBZ,	/* 11.1000 */
OP_XOR32_ULU,	/* 11.1000 */
OP_XOR32_UWU,	/* 11.1000 */
OP_XOR32_UBU,	/* 11.1000 */
OP_XOR32_LU,	/* 11.1000 */
OP_XOR32_WU,	/* 11.1000 */
OP_XOR32_BU,	/* 11.1000 */
OP_XOR32_LFC,	/* 11.1000 */
OP_XOR32_LFC2,	/* 11.1000 */
OP_XOR32_LF,	/* 11.1000 */
OP_XOR32_LFW,	/* 11.1000 */
OP_XOR32_LFW2,	/* 11.1000 */
OP_XOR32_F,	/* 11.1000 */
OP_XOR32_F2,	/* 11.1000 */
OP_XOR32_WF,	/* 11.1000 */
OP_XOR32_WFW,	/* 11.1000 */
OP_XOR32_WFW2,	/* 11.1000 */
OP_XOR32_BFC,	/* 11.1000 */
OP_XOR32_BFC2,	/* 11.1000 */
OP_XOR32_BF,	/* 11.1000 */
OP_XOR32_BFW,	/* 11.1000 */
OP_XOR32_BFW2,	/* 11.1000 */
OP_XOR32_BZFC,	/* 11.1000 */
OP_XOR32_BZFC2,	/* 11.1000 */
OP_XOR32_BZF,	/* 11.1000 */
OP_XOR32_BZFW,	/* 11.1000 */
OP_XOR32_BZFW2,	/* 11.1000 */
OP_XOR32_LK,	/* 11.1000 */
OP_XOR32_WK,	/* 11.1000 */
OP_XOR32_BK,	/* 11.1000 */
OP_XOR32_BZK,	/* 11.1000 */
OP_XOR32_ULK,	/* 11.1000 */
OP_XOR32_UWK,	/* 11.1000 */
OP_XOR32_UBK,	/* 11.1000 */
OP_XOR32_UBZK,	/* 11.1000 */
OP_XOR32_ULKU,	/* 11.1000 */
OP_XOR32_UWKU,	/* 11.1000 */
OP_XOR32_UBKU,	/* 11.1000 */
OP_XOR32_LKU,	/* 11.1000 */
OP_XOR32_WKU,	/* 11.1000 */
OP_XOR32_BKU,	/* 11.1000 */
OP_XOR32_BZKU,	/* 11.1000 */
OP_RETFIE16,	/* 11.1001 */
OP_RETURN16,	/* 11.1001 */
OP_BREAK16,	/* 11.1001 */
OP_ULNK16,	/* 11.1001 */
OP_CLRWDT16,	/* 11.1001 */
OP_CTXTSWP16_K,	/* 11.1001 */
OP_PWRSAV16,	/* 11.1001 */
OP_ADD16_DSP,	/* 11.1001 */
OP_SUB16_DSP,	/* 11.1001 */
OP_NEG16_DSP,	/* 11.1001 */
OP_MIN16_DSP,	/* 11.1001 */
OP_CLR16_DSP,	/* 11.1001 */
OP_MAX16_DSP,	/* 11.1001 */
OP_LNK16_LS,	/* 11.1001 */
OP_REPEAT16_LS,	/* 11.1001 */
OP_RETFIE32,	/* 11.1001 */
OP_RETURN32,	/* 11.1001 */
OP_BREAK32,	/* 11.1001 */
OP_ULNK32,	/* 11.1001 */
OP_CLRWDT32,	/* 11.1001 */
OP_CTXTSWP32_K,	/* 11.1001 */
OP_PWRSAV32,	/* 11.1001 */
OP_ADD32_DSP,	/* 11.1001 */
OP_SUB32_DSP,	/* 11.1001 */
OP_NEG32_DSP,	/* 11.1001 */
OP_MIN32_DSP,	/* 11.1001 */
OP_CLR32_DSP,	/* 11.1001 */
OP_MAX32_DSP,	/* 11.1001 */
OP_ADD16_LN,	/* 11.1010 */
OP_ADD16_LK,	/* 11.1010 */
OP_INC16_L1,	/* 11.1010 */
OP_INC216_L2,	/* 11.1010 */
OP_MULSS32_DK,	/* 11.1010 */
OP_MULSS32_LK,	/* 11.1010 */
OP_MULSS32_WK,	/* 11.1010 */
OP_MULUS32_DK,	/* 11.1010 */
OP_MULUS32_LK,	/* 11.1010 */
OP_MULUS32_WK,	/* 11.1010 */
OP_SUB16_K,	/* 11.1011 */
OP_SUB16_LN,	/* 11.1011 */
OP_DEC16_1,	/* 11.1011 */
OP_DEC216,	/* 11.1011 */
OP_MULSU32_D,	/* 11.1011 */
OP_MULSU32_L,	/* 11.1011 */
OP_MULSU32_W,	/* 11.1011 */
OP_MULUU32_D,	/* 11.1011 */
OP_MULUU32_L,	/* 11.1011 */
OP_MULUU32_W,	/* 11.1011 */
OP_MOVIF32_CMOVL,	/* 11.1011 */
OP_MOVIF32_CMOVW,	/* 11.1011 */
OP_MOVIF32_CMOVB,	/* 11.1011 */
OP_MOVIF32_CMOVBZ,	/* 11.1011 */
OP_SWAP32_W,	/* 11.1011 */
OP_SWAP32_B,	/* 11.1011 */
OP_SWAP32_BZ,	/* 11.1011 */
OP_SWAP32_L,	/* 11.1011 */
OP_COM16_L,	/* 11.1100 */
OP_COM16_W,	/* 11.1100 */
OP_COM32_L,	/* 11.1100 */
OP_COM32_W,	/* 11.1100 */
OP_COM32_B,	/* 11.1100 */
OP_COM32_BZ,	/* 11.1100 */
OP_MULISS32_DSP_LI,	/* 11.1100 */
OP_MULFSS32_DSP_LF,	/* 11.1100 */
OP_MULISS32_DSP_WI,	/* 11.1100 */
OP_MULFSS32_DSP_WF,	/* 11.1100 */
OP_MULIUS32_DSP_LI,	/* 11.1100 */
OP_MULFUS32_DSP_LF,	/* 11.1100 */
OP_MULIUS32_DSP_WI,	/* 11.1100 */
OP_MULFUS32_DSP_WF,	/* 11.1100 */
OP_BFINS32_L,	/* 11.1100 */
OP_BFINS32_W,	/* 11.1100 */
OP_BFEXT32_L,	/* 11.1100 */
OP_BFEXT32_W,	/* 11.1100 */
OP_NEG16_L,	/* 11.1101 */
OP_NEG16_W,	/* 11.1101 */
OP_NEG32_L,	/* 11.1101 */
OP_NEG32_W,	/* 11.1101 */
OP_NEG32_B,	/* 11.1101 */
OP_NEG32_BZ,	/* 11.1101 */
OP_SUBR16_LZK,	/* 11.1101 */
OP_SUBR16_WZK,	/* 11.1101 */
OP_SUBR32_LK,	/* 11.1101 */
OP_SUBR32_WK,	/* 11.1101 */
OP_SUBR32_BK,	/* 11.1101 */
OP_SUBR32_BZK,	/* 11.1101 */
OP_BOOTSWP32,	/* 11.1101 */
OP_RESET32,	/* 11.1101 */
OP_UFEX32,	/* 11.1101 */
OP_URUN32,	/* 11.1101 */
OP_SSTEP32,	/* 11.1101 */
OP_MULISU32_DSP_LI,	/* 11.1101 */
OP_MULFSU32_DSP_LF,	/* 11.1101 */
OP_MULISU32_DSP_WI,	/* 11.1101 */
OP_MULFSU32_DSP_WF,	/* 11.1101 */
OP_MULIUU32_DSP_LI,	/* 11.1101 */
OP_MULFUU32_DSP_LF,	/* 11.1101 */
OP_MULIUU32_DSP_WI,	/* 11.1101 */
OP_MULFUU32_DSP_WF,	/* 11.1101 */
OP_SE16_W,	/* 11.1110 */
OP_SE16_B,	/* 11.1110 */
OP_SE16_B2,	/* 11.1110 */
OP_SE32_W,	/* 11.1110 */
OP_SE32_B3,	/* 11.1110 */
OP_SE32_B4,	/* 11.1110 */
OP_MOV32_LOL,	/* 11.1110 */
OP_MOV32_LOW,	/* 11.1110 */
OP_MOV32_LOB,	/* 11.1110 */
OP_MOV32_LOBZ,	/* 11.1110 */
OP_MOV32_LLO,	/* 11.1110 */
OP_MOV32_WLO,	/* 11.1110 */
OP_MOV32_BLO,	/* 11.1110 */
OP_MULIUS32_DSP_LKI,	/* 11.1110 */
OP_MULFUS32_DSP_LKF,	/* 11.1110 */
OP_MULISS32_DSP_LKI,	/* 11.1110 */
OP_MULFSS32_DSP_LKF,	/* 11.1110 */
OP_MULIUS32_DSP_WKI,	/* 11.1110 */
OP_MULFUS32_DSP_WKF,	/* 11.1110 */
OP_MULISS32_DSP_WKI,	/* 11.1110 */
OP_MULFSS32_DSP_WKF,	/* 11.1110 */
OP_ZE16_W,	/* 11.1111 */
OP_ZE16_BZ,	/* 11.1111 */
OP_ZE16_BZ2,	/* 11.1111 */
OP_ZE32_W,	/* 11.1111 */
OP_ZE32_BZ3,	/* 11.1111 */
OP_ZE32_BZ4,	/* 11.1111 */
OP_NOPR32,	/* 11.1111 */
OP_MULISU32_DSP_LK,	/* 11.1111 */
OP_MULIUU32_DSP_LK,	/* 11.1111 */
OP_MULISU32_DSP_WK,	/* 11.1111 */
OP_MULIUU32_DSP_WK,	/* 11.1111 */
