INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab10_Task3/Lab10_Task3.srcs/sources_1/new/CLA_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab10_Task3/Lab10_Task3.srcs/sim_1/new/CLA_adder_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder_Sim
