library ieee;
use ieee.std_logic_1164.all;

entity shift32 is

  port(
      rst_n : in std_logic;
      mclk : in std_logic;
      in_ser : in std_logic;
      out_ser : out std_logic;
      out_par : out std_logic_vector(31 downto 0)
  );

end shift32;

architecture shift_arc of shift32 is
  -- kunne signal shift_register vÃ¦rt unngÃ¥tt her?
  signal shift_register : std_logic_vector(32 downto 0);
  
  component dff is
    port(
        rst_n     : in  std_logic;   -- Reset
        mclk      : in  std_logic;   -- Clock
        din       : in  std_logic;   -- Data in
        dout      : out std_logic    -- Data out
        );
  end component;
  begin
    instantiating_loop : for i in 0 to 31 generate komponent: dff
      port map(
              rst_n => rst_n,
              mclk => mclk,
              dout => shift_register(i+1),
              din => shift_register(i)
              );
    end generate;

  shift_register(0) <= in_ser;
  out_par <= shift_register(32 downto 1);
  out_ser <= shift_register(32);

end shift_arc;