FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"GENERIC_DELAY_OUT";
3"SCALER<5>";
4"SCALER<4>";
5"TUBII_RT_OUT";
6"VCC\G";
7"EXT_TRIG<4>";
8"EXT_TRIG<7>";
9"EXT_TRIG<6>";
10"EXT_TRIG<5>";
11"EXT_TRIG<3>";
12"EXT_TRIG<2>";
13"VCC\G";
14"MTCA_MIMIC_DATA_RDY";
15"SYNC24";
16"SYNC";
17"GT";
18"MTCA_MIMIC_TRIG2";
19"JX1_GUIDE_PIN2";
20"CLOCKS_DATA_RDY";
21"I2C_SDA";
22"EXT_TRIG<15>";
23"EXT_TRIG<12>";
24"V3P3\G";
25"GPIO1";
26"GPIO3";
27"GPIO5";
28"CNTRL_REG_CHK";
29"RESET_CLK";
30"CNTRL_RDY";
31"READ_CNTRL_REG_BIT";
32"SCALER<6>";
33"DATA";
34"EXT_TRIG<8>";
35"EXT_TRIG<10>";
36"EXT_TRIG<11>";
37"EXT_TRIG<9>";
38"EXT_TRIG<13>";
39"EXT_TRIG<14>";
40"V3P3\G";
41"GENERIC_DELAY_IN";
42"TELLIE_PRE_DELAY";
43"JX1_GUIDE_PIN1";
44"GPIO2";
45"I2C_SCL";
46"JX2_GUIDE_PIN2";
47"JX2_GUIDE_PIN1";
48"SMELLIE_PRE_DELAY";
49"JX1_SE_1";
50"JTAG_TDI";
51"EXT_TRIG<1>";
52"V3P3\G";
53"LE<0>";
54"V3P3\G";
55"CLK100_IN";
56"FPGA_DONE";
57"MTCA_MIMIC_TRIG1";
58"EXT_TRIG<0>";
59"CARRIER_SRST#";
60"CAEN_DATA_RDY";
61"GPIO4";
62"BCKP_CLK_IN_USE";
63"VCC\G";
64"VCC\G";
65"TELLIE_DELAY";
66"SMELLIE_PULSE";
67"SPKR";
68"LE<1>";
69"LE<2>";
70"JTAG_TMS";
71"GPIO0";
72"GENERIC_PULSE";
73"TELLIE_PULSE";
74"CLK";
75"GND\G";
76"SMELLIE_DELAY";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"43;
"100"
$PN"100"0;
"96"
$PN"96"75;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"75;
"88"
$PN"88"0;
"84"
$PN"84"18;
"82"
$PN"82"57;
"80"
$PN"80"52;
"76"
$PN"76"0;
"78"
$PN"78"52;
"74"
$PN"74"17;
"72"
$PN"72"75;
"70"
$PN"70"16;
"66"
$PN"66"75;
"68"
$PN"68"15;
"64"
$PN"64"0;
"62"
$PN"62"76;
"60"
$PN"60"64;
"58"
$PN"58"64;
"56"
$PN"56"65;
"52"
$PN"52"75;
"50"
$PN"50"73;
"54"
$PN"54"66;
"48"
$PN"48"0;
"46"
$PN"46"75;
"42"
$PN"42"67;
"40"
$PN"40"75;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"74;
"34"
$PN"34"75;
"32"
$PN"32"33;
"30"
$PN"30"14;
"28"
$PN"28"75;
"26"
$PN"26"0;
"24"
$PN"24"53;
"22"
$PN"22"75;
"20"
$PN"20"68;
"18"
$PN"18"69;
"16"
$PN"16"75;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"49;
"8"
$PN"8"56;
"6"
$PN"6"59;
"4"
$PN"4"50;
"2"
$PN"2"70;
"101"
$PN"101"19;
"99"
$PN"99"0;
"95"
$PN"95"75;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"75;
"87"
$PN"87"0;
"83"
$PN"83"22;
"81"
$PN"81"23;
"79"
$PN"79"24;
"75"
$PN"75"38;
"77"
$PN"77"75;
"73"
$PN"73"39;
"71"
$PN"71"75;
"69"
$PN"69"36;
"65"
$PN"65"75;
"67"
$PN"67"34;
"63"
$PN"63"37;
"61"
$PN"61"35;
"59"
$PN"59"63;
"57"
$PN"57"63;
"55"
$PN"55"0;
"51"
$PN"51"75;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"75;
"41"
$PN"41"0;
"39"
$PN"39"75;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"75;
"31"
$PN"31"41;
"29"
$PN"29"0;
"27"
$PN"27"75;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"75;
"19"
$PN"19"42;
"15"
$PN"15"75;
"17"
$PN"17"48;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"67;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"66;
%"OUTPORT"
"1","(-2800,2500)","2","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2800,2350)","2","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"47;
"100"
$PN"100"0;
"96"
$PN"96"1;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"1;
"88"
$PN"88"0;
"84"
$PN"84"51;
"82"
$PN"82"12;
"80"
$PN"80"40;
"76"
$PN"76"11;
"78"
$PN"78"40;
"74"
$PN"74"58;
"72"
$PN"72"1;
"70"
$PN"70"10;
"66"
$PN"66"1;
"68"
$PN"68"9;
"64"
$PN"64"8;
"62"
$PN"62"7;
"60"
$PN"60"13;
"58"
$PN"58"13;
"56"
$PN"56"0;
"52"
$PN"52"1;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"1;
"42"
$PN"42"5;
"40"
$PN"40"1;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"32;
"34"
$PN"34"1;
"32"
$PN"32"3;
"30"
$PN"30"4;
"28"
$PN"28"1;
"26"
$PN"26"29;
"24"
$PN"24"28;
"22"
$PN"22"1;
"20"
$PN"20"31;
"18"
$PN"18"30;
"16"
$PN"16"1;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"27;
"6"
$PN"6"26;
"4"
$PN"4"25;
"2"
$PN"2"21;
"101"
$PN"101"46;
"99"
$PN"99"0;
"95"
$PN"95"1;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"1;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"54;
"75"
$PN"75"0;
"77"
$PN"77"1;
"73"
$PN"73"0;
"71"
$PN"71"1;
"69"
$PN"69"0;
"65"
$PN"65"1;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"6;
"57"
$PN"57"6;
"55"
$PN"55"0;
"51"
$PN"51"1;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"0;
"45"
$PN"45"1;
"41"
$PN"41"55;
"39"
$PN"39"1;
"43"
$PN"43"62;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"1;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"1;
"25"
$PN"25"2;
"23"
$PN"23"72;
"21"
$PN"21"1;
"19"
$PN"19"60;
"15"
$PN"15"1;
"17"
$PN"17"20;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"44;
"7"
$PN"7"61;
"3"
$PN"3"71;
"1"
$PN"1"45;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"41;
%"OUTPORT"
"1","(-2800,3450)","2","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"35;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"37;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"34;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"36;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"39;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"30;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"OUTPORT"
"1","(-2800,3400)","2","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"INPORT"
"1","(700,3325)","0","standard","I50";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"OUTPORT"
"1","(700,3275)","2","standard","I51";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"58;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"OUTPORT"
"1","(-2800,3300)","2","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"53;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"55;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(-2800,1850)","0","standard","I64";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-2800,1800)","0","standard","I65";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-2800,2200)","0","standard","I66";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-2800,2150)","0","standard","I67";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(-2800,2050)","0","standard","I68";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"OUTPORT"
"1","(700,3175)","2","standard","I69";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(700,3125)","2","standard","I70";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(700,3025)","2","standard","I71";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"60;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"OUTPORT"
"1","(700,2875)","2","standard","I76";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,3150)","2","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
END.
