// Seed: 114475020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout id_19;
  inout id_18;
  output id_17;
  input id_16;
  inout id_15;
  output id_14;
  input id_13;
  input id_12;
  input id_11;
  output id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_19;
  assign id_6 = 1'b0;
  always begin
    id_1 = 1;
  end
  logic id_20;
  logic id_21;
  type_26 id_22 (
      .id_0(1),
      .id_1(id_17)
  );
  assign id_10 = 1;
  assign id_15 = 1;
endmodule
module module_1 (
    output id_0
);
endmodule
