// Seed: 2160056702
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_3[1!=?id_1] = $unsigned(50);
  ;
  module_0 modCall_1 ();
  wire id_5;
  ;
  assign id_4[id_1] = 1'b0;
  parameter id_6 = 1'b0 == -1'd0;
  wire [~  (  id_1  )  ==  1 : -1] id_7;
endmodule
