Analysis & Synthesis report for bomb
Tue Jan 03 21:01:45 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |bomb
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jan 03 21:01:45 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; bomb                                        ;
; Top-level Entity Name           ; bomb                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 567                                         ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; bomb               ; bomb               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path             ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+
; bomb.v                           ; yes             ; User Verilog HDL File  ; D:/cygwin/home/user/pro/col3/bomb/bomb.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 787         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1162        ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 409         ;
;     -- 5 input functions                    ; 199         ;
;     -- 4 input functions                    ; 125         ;
;     -- <=3 input functions                  ; 428         ;
;                                             ;             ;
; Dedicated logic registers                   ; 567         ;
;                                             ;             ;
; I/O pins                                    ; 108         ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 480         ;
; Total fan-out                               ; 7386        ;
; Average fan-out                             ; 3.80        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Entity Name  ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; |bomb                      ; 1162 (848)        ; 567 (389)    ; 0                 ; 0          ; 108  ; 0            ; |bomb                               ; bomb         ; work         ;
;    |Seven:s1|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s1                      ; Seven        ; work         ;
;    |Seven:s2|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s2                      ; Seven        ; work         ;
;    |Seven:s3|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s3                      ; Seven        ; work         ;
;    |Seven:s4|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s4                      ; Seven        ; work         ;
;    |Seven:s5|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s5                      ; Seven        ; work         ;
;    |Seven:s6|              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|Seven:s6                      ; Seven        ; work         ;
;    |VGA:comb_5|            ; 57 (57)           ; 36 (36)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|VGA:comb_5                    ; VGA          ; work         ;
;    |key:comb_4|            ; 55 (51)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|key:comb_4                    ; key          ; work         ;
;       |SevenSegment:seven| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |bomb|key:comb_4|SevenSegment:seven ; SevenSegment ; work         ;
;    |move:comb_4705|        ; 40 (40)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_4705                ; move         ; work         ;
;    |move:comb_4706|        ; 40 (40)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_4706                ; move         ; work         ;
;    |move:comb_4707|        ; 40 (40)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_4707                ; move         ; work         ;
;    |move:comb_4708|        ; 40 (40)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |bomb|move:comb_4708                ; move         ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; dotC[0]$latch                                       ; times[3]            ; yes                    ;
; dotC[1]$latch                                       ; times[3]            ; yes                    ;
; dotC[2]$latch                                       ; times[3]            ; yes                    ;
; dotC[3]$latch                                       ; times[3]            ; yes                    ;
; dotC[4]$latch                                       ; times[3]            ; yes                    ;
; dotC[5]$latch                                       ; times[3]            ; yes                    ;
; dotC[6]$latch                                       ; times[3]            ; yes                    ;
; dotC[7]$latch                                       ; times[3]            ; yes                    ;
; dotC[8]$latch                                       ; times[3]            ; yes                    ;
; dotC[9]$latch                                       ; times[3]            ; yes                    ;
; dotC[10]$latch                                      ; times[3]            ; yes                    ;
; dotC[11]$latch                                      ; times[3]            ; yes                    ;
; dotC[12]$latch                                      ; times[3]            ; yes                    ;
; dotC[13]$latch                                      ; times[3]            ; yes                    ;
; dotC[14]$latch                                      ; times[3]            ; yes                    ;
; dotC[15]$latch                                      ; times[3]            ; yes                    ;
; dotR[0]$latch                                       ; times[3]            ; yes                    ;
; dotR[1]$latch                                       ; times[3]            ; yes                    ;
; dotR[2]$latch                                       ; times[3]            ; yes                    ;
; dotR[3]$latch                                       ; times[3]            ; yes                    ;
; dotR[4]$latch                                       ; times[3]            ; yes                    ;
; dotR[5]$latch                                       ; times[3]            ; yes                    ;
; dotR[6]$latch                                       ; times[3]            ; yes                    ;
; dotR[7]$latch                                       ; times[3]            ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 567   ;
; Number of registers using Synchronous Clear  ; 259   ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 425   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 266   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; verf~reg0_emulated                     ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|key:comb_4|keypadDelay[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |bomb|key:comb_4|keypadRow[3]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |bomb|VGA:comb_5|countvs[8]          ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_4705|delayButton[20] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_4706|delayButton[11] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_4707|delayButton[21] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |bomb|move:comb_4708|delayButton[4]  ;
; 258:1              ; 4 bits    ; 688 LEs       ; 44 LEs               ; 644 LEs                ; Yes        ; |bomb|key:comb_4|keypadBuf[2]        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |bomb|Add1                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |bomb|VGA:comb_5|vga_g               ;
; 128:1              ; 2 bits    ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |bomb|Mux1                           ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |bomb|Mux2                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bomb ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; S0             ; 0     ; Signed Integer                              ;
; S1             ; 1     ; Signed Integer                              ;
; S2             ; 2     ; Signed Integer                              ;
; S3             ; 3     ; Signed Integer                              ;
; S4             ; 4     ; Signed Integer                              ;
; S5             ; 5     ; Signed Integer                              ;
; S6             ; 6     ; Signed Integer                              ;
; S7             ; 7     ; Signed Integer                              ;
; S8             ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 567                         ;
;     CLR               ; 156                         ;
;     CLR SCLR          ; 110                         ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA CLR SLD       ; 128                         ;
;     ENA SCLR          ; 104                         ;
;     ENA SLD           ; 3                           ;
;     SCLR              ; 35                          ;
; arriav_lcell_comb     ; 1170                        ;
;     arith             ; 258                         ;
;         1 data inputs ; 242                         ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 911                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 117                         ;
;         5 data inputs ; 191                         ;
;         6 data inputs ; 409                         ;
; boundary_port         ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Jan 03 21:01:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file bomb.v
    Info (12023): Found entity 1: bomb File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 1
    Info (12023): Found entity 2: Seven File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 421
    Info (12023): Found entity 3: move File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 449
    Info (12023): Found entity 4: key File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 485
    Info (12023): Found entity 5: SevenSegment File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 619
    Info (12023): Found entity 6: VGA File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 646
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(40): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 40
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(41): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 41
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(309): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 309
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(310): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 310
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(311): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 311
Critical Warning (10846): Verilog HDL Instantiation warning at bomb.v(312): instance has no name File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 312
Info (12127): Elaborating entity "bomb" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bomb.v(30): object "gameover" assigned a value but never read File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 30
Warning (10230): Verilog HDL assignment warning at bomb.v(53): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at bomb.v(124): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at bomb.v(136): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at bomb.v(136): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at bomb.v(136): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at bomb.v(141): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at bomb.v(141): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at bomb.v(141): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at bomb.v(146): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at bomb.v(146): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at bomb.v(146): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 146
Warning (10235): Verilog HDL Always Construct warning at bomb.v(151): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at bomb.v(151): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at bomb.v(151): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at bomb.v(156): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at bomb.v(156): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at bomb.v(156): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at bomb.v(161): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at bomb.v(161): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at bomb.v(161): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 161
Warning (10235): Verilog HDL Always Construct warning at bomb.v(166): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at bomb.v(166): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at bomb.v(166): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 166
Warning (10235): Verilog HDL Always Construct warning at bomb.v(171): variable "twinkle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at bomb.v(171): variable "pos" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at bomb.v(171): variable "twink" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 171
Warning (10270): Verilog HDL Case Statement warning at bomb.v(132): incomplete case statement has no default case item File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Warning (10240): Verilog HDL Always Construct warning at bomb.v(122): inferring latch(es) for variable "dotC", which holds its previous value in one or more paths through the always construct File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 122
Warning (10240): Verilog HDL Always Construct warning at bomb.v(122): inferring latch(es) for variable "dotR", which holds its previous value in one or more paths through the always construct File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 122
Warning (10230): Verilog HDL assignment warning at bomb.v(183): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 183
Warning (10230): Verilog HDL assignment warning at bomb.v(190): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 190
Warning (10230): Verilog HDL assignment warning at bomb.v(266): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 266
Warning (10230): Verilog HDL assignment warning at bomb.v(270): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 270
Warning (10230): Verilog HDL assignment warning at bomb.v(275): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 275
Warning (10230): Verilog HDL assignment warning at bomb.v(280): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 280
Warning (10230): Verilog HDL assignment warning at bomb.v(285): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 285
Warning (10230): Verilog HDL assignment warning at bomb.v(290): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 290
Warning (10230): Verilog HDL assignment warning at bomb.v(321): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 321
Warning (10230): Verilog HDL assignment warning at bomb.v(323): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 323
Warning (10230): Verilog HDL assignment warning at bomb.v(325): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 325
Warning (10230): Verilog HDL assignment warning at bomb.v(330): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 330
Warning (10230): Verilog HDL assignment warning at bomb.v(332): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 332
Warning (10230): Verilog HDL assignment warning at bomb.v(334): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 334
Warning (10230): Verilog HDL assignment warning at bomb.v(336): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 336
Warning (10230): Verilog HDL assignment warning at bomb.v(341): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 341
Warning (10230): Verilog HDL assignment warning at bomb.v(343): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 343
Warning (10230): Verilog HDL assignment warning at bomb.v(345): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 345
Warning (10230): Verilog HDL assignment warning at bomb.v(347): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 347
Warning (10230): Verilog HDL assignment warning at bomb.v(352): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 352
Warning (10230): Verilog HDL assignment warning at bomb.v(354): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 354
Warning (10230): Verilog HDL assignment warning at bomb.v(356): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 356
Warning (10230): Verilog HDL assignment warning at bomb.v(361): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 361
Warning (10230): Verilog HDL assignment warning at bomb.v(363): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 363
Warning (10230): Verilog HDL assignment warning at bomb.v(365): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 365
Warning (10230): Verilog HDL assignment warning at bomb.v(370): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 370
Warning (10230): Verilog HDL assignment warning at bomb.v(372): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 372
Warning (10230): Verilog HDL assignment warning at bomb.v(374): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 374
Warning (10230): Verilog HDL assignment warning at bomb.v(376): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 376
Warning (10230): Verilog HDL assignment warning at bomb.v(381): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 381
Warning (10230): Verilog HDL assignment warning at bomb.v(383): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 383
Warning (10230): Verilog HDL assignment warning at bomb.v(385): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 385
Warning (10230): Verilog HDL assignment warning at bomb.v(387): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 387
Warning (10230): Verilog HDL assignment warning at bomb.v(392): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 392
Warning (10230): Verilog HDL assignment warning at bomb.v(394): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 394
Warning (10230): Verilog HDL assignment warning at bomb.v(396): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 396
Warning (10230): Verilog HDL assignment warning at bomb.v(399): truncated value with size 32 to match size of target (4) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 399
Info (10041): Inferred latch for "dotR[0]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[1]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[2]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[3]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[4]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[5]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[6]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotR[7]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[0]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[1]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[2]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[3]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[4]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[5]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[6]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[7]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[8]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[9]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[10]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[11]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[12]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[13]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[14]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (10041): Inferred latch for "dotC[15]" at bomb.v(132) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 132
Info (12128): Elaborating entity "key" for hierarchy "key:comb_4" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 40
Info (12128): Elaborating entity "SevenSegment" for hierarchy "key:comb_4|SevenSegment:seven" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 498
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:comb_5" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 41
Warning (10230): Verilog HDL assignment warning at bomb.v(669): truncated value with size 16 to match size of target (11) File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 669
Info (12128): Elaborating entity "Seven" for hierarchy "Seven:s1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 301
Info (12128): Elaborating entity "move" for hierarchy "move:comb_4705" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 309
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "State[3]" is converted into an equivalent circuit using register "State[3]~_emulated" and latch "State[3]~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 193
    Warning (13310): Register "verf~reg0" is converted into an equivalent circuit using register "verf~reg0_emulated" and latch "verf~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 12
    Warning (13310): Register "second" is converted into an equivalent circuit using register "second~_emulated" and latch "second~1" File: D:/cygwin/home/user/pro/col3/bomb/bomb.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1383 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 94 output pins
    Info (21061): Implemented 1275 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 914 megabytes
    Info: Processing ended: Tue Jan 03 21:01:45 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg.


