 
****************************************
Report : qor
Design : vsdbabysoc
Version: T-2022.03-SP5-1
Date   : Wed Sep 27 17:38:01 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         12
  Leaf Cell Count:               2897
  Buf/Inv Cell Count:             616
  Buf Cell Count:                   6
  Inv Cell Count:                 610
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2277
  Sequential Cell Count:          620
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    12476.966207
  Noncombinational Area: 12637.119673
  Buf/Inv Area:           2328.483128
  Total Buffer Area:            28.78
  Total Inverter Area:        2299.71
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             25114.085880
  Design Area:           25114.085880


  Design Rules
  -----------------------------------
  Total Number of Nets:          2923
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ssirlab03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  6.18
  Mapping Optimization:                1.82
  -----------------------------------------
  Overall Compile Time:               14.87
  Overall Compile Wall Clock Time:    15.48

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
