# FPGA-StopWatch-VHDL-MidProject
Mid-course project for the "Programmable Logic Devices" course. A modular digital stopwatch built in VHDL for FPGA, with FSM controller, BCD counters, pulse generator, and 7-segment display. Includes Start/Stop, Clear, and Lap. Simulated in ModelSim and synthesized in Quartus for Cyclone V board.
