// Generated by CIRCT unknown git version
module fastram(	// file.cleaned.mlir:2:3
  input  [2:0] A,	// file.cleaned.mlir:2:25
  input        JP2,	// file.cleaned.mlir:2:37
               RW_n,	// file.cleaned.mlir:2:51
               UDS_n,	// file.cleaned.mlir:2:66
               LDS_n,	// file.cleaned.mlir:2:82
               AS_n,	// file.cleaned.mlir:2:98
               DS_n,	// file.cleaned.mlir:2:113
  input  [2:0] BASE_RAM,	// file.cleaned.mlir:2:128
  input        RAM_CONFIGURED_n,	// file.cleaned.mlir:2:147
  output       OE_BANK0_n,	// file.cleaned.mlir:2:175
               OE_BANK1_n,	// file.cleaned.mlir:2:196
               WE_BANK0_ODD_n,	// file.cleaned.mlir:2:217
               WE_BANK1_ODD_n,	// file.cleaned.mlir:2:242
               WE_BANK0_EVEN_n,	// file.cleaned.mlir:2:267
               WE_BANK1_EVEN_n,	// file.cleaned.mlir:2:293
               RAM_ACCESS	// file.cleaned.mlir:2:319
);

  wire _GEN = ~AS_n & ~RAM_CONFIGURED_n;	// file.cleaned.mlir:7:10, :8:10, :9:10
  wire _GEN_0 = _GEN & (A == BASE_RAM | A == BASE_RAM + 3'h1);	// file.cleaned.mlir:6:14, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10
  wire _GEN_1 = _GEN & JP2 & (A == BASE_RAM + 3'h2 | A == BASE_RAM + 3'h3);	// file.cleaned.mlir:4:14, :5:14, :9:10, :15:10, :16:10, :17:11, :18:11, :19:11, :20:11
  wire _GEN_2 = _GEN_0 & ~RW_n;	// file.cleaned.mlir:14:10, :27:11, :28:11
  wire _GEN_3 = _GEN_1 & ~RW_n;	// file.cleaned.mlir:20:11, :27:11, :32:11
  assign OE_BANK0_n = ~(_GEN_0 & RW_n & ~DS_n);	// file.cleaned.mlir:14:10, :22:11, :23:11, :24:11, :40:5
  assign OE_BANK1_n = ~(_GEN_1 & RW_n & ~DS_n);	// file.cleaned.mlir:20:11, :22:11, :25:11, :26:11, :40:5
  assign WE_BANK0_ODD_n = ~(_GEN_2 & ~LDS_n);	// file.cleaned.mlir:28:11, :29:11, :30:11, :31:11, :40:5
  assign WE_BANK1_ODD_n = ~(_GEN_3 & ~LDS_n);	// file.cleaned.mlir:29:11, :32:11, :33:11, :34:11, :40:5
  assign WE_BANK0_EVEN_n = ~(_GEN_2 & ~UDS_n);	// file.cleaned.mlir:28:11, :35:11, :36:11, :37:11, :40:5
  assign WE_BANK1_EVEN_n = ~(_GEN_3 & ~UDS_n);	// file.cleaned.mlir:32:11, :35:11, :38:11, :39:11, :40:5
  assign RAM_ACCESS = _GEN_1 | _GEN_0;	// file.cleaned.mlir:14:10, :20:11, :21:11, :40:5
endmodule

