ARM GAS  /tmp/cc3bhGll.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB220:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc3bhGll.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 71 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 71 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
ARM GAS  /tmp/cc3bhGll.s 			page 3


  45              		.loc 1 71 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 71 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 71 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 72 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 72 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 72 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 72 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 72 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  76:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  74              		.loc 1 76 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00100 		mvn	r0, #1
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 81 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
  90              	.LFE220:
  92              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
ARM GAS  /tmp/cc3bhGll.s 			page 4


  93              		.align	1
  94              		.global	HAL_ADC_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_ADC_MspInit:
 100              	.LVL1:
 101              	.LFB221:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 90 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 8
 105              		@ frame_needed = 0, uses_anonymous_args = 0
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 106              		.loc 1 91 3 view .LVU16
 107              		.loc 1 91 10 is_stmt 0 view .LVU17
 108 0000 0268     		ldr	r2, [r0]
 109              		.loc 1 91 5 view .LVU18
 110 0002 0E4B     		ldr	r3, .L12
 111 0004 9A42     		cmp	r2, r3
 112 0006 00D0     		beq	.L11
 113 0008 7047     		bx	lr
 114              	.L11:
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 115              		.loc 1 90 1 view .LVU19
 116 000a 00B5     		push	{lr}
 117              	.LCFI3:
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 14, -4
 120 000c 83B0     		sub	sp, sp, #12
 121              	.LCFI4:
 122              		.cfi_def_cfa_offset 16
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 123              		.loc 1 97 5 is_stmt 1 view .LVU20
 124              	.LBB4:
 125              		.loc 1 97 5 view .LVU21
 126 000e 0022     		movs	r2, #0
 127 0010 0192     		str	r2, [sp, #4]
 128              		.loc 1 97 5 view .LVU22
 129 0012 03F58C33 		add	r3, r3, #71680
 130 0016 596C     		ldr	r1, [r3, #68]
 131 0018 41F48071 		orr	r1, r1, #256
 132 001c 5964     		str	r1, [r3, #68]
 133              		.loc 1 97 5 view .LVU23
ARM GAS  /tmp/cc3bhGll.s 			page 5


 134 001e 5B6C     		ldr	r3, [r3, #68]
 135 0020 03F48073 		and	r3, r3, #256
 136 0024 0193     		str	r3, [sp, #4]
 137              		.loc 1 97 5 view .LVU24
 138 0026 019B     		ldr	r3, [sp, #4]
 139              	.LBE4:
 140              		.loc 1 97 5 view .LVU25
  98:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 141              		.loc 1 99 5 view .LVU26
 142 0028 0521     		movs	r1, #5
 143 002a 1220     		movs	r0, #18
 144              	.LVL2:
 145              		.loc 1 99 5 is_stmt 0 view .LVU27
 146 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 147              	.LVL3:
 100:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 148              		.loc 1 100 5 is_stmt 1 view .LVU28
 149 0030 1220     		movs	r0, #18
 150 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 151              	.LVL4:
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****   }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** }
 152              		.loc 1 107 1 is_stmt 0 view .LVU29
 153 0036 03B0     		add	sp, sp, #12
 154              	.LCFI5:
 155              		.cfi_def_cfa_offset 4
 156              		@ sp needed
 157 0038 5DF804FB 		ldr	pc, [sp], #4
 158              	.L13:
 159              		.align	2
 160              	.L12:
 161 003c 00200140 		.word	1073815552
 162              		.cfi_endproc
 163              	.LFE221:
 165              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_ADC_MspDeInit
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HAL_ADC_MspDeInit:
 173              	.LVL5:
 174              	.LFB222:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c **** /**
 110:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 111:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 113:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 114:Core/Src/stm32f4xx_hal_msp.c **** */
 115:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/cc3bhGll.s 			page 6


 116:Core/Src/stm32f4xx_hal_msp.c **** {
 175              		.loc 1 116 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		.loc 1 116 1 is_stmt 0 view .LVU31
 180 0000 08B5     		push	{r3, lr}
 181              	.LCFI6:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 3, -8
 184              		.cfi_offset 14, -4
 117:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 185              		.loc 1 117 3 is_stmt 1 view .LVU32
 186              		.loc 1 117 10 is_stmt 0 view .LVU33
 187 0002 0268     		ldr	r2, [r0]
 188              		.loc 1 117 5 view .LVU34
 189 0004 064B     		ldr	r3, .L18
 190 0006 9A42     		cmp	r2, r3
 191 0008 00D0     		beq	.L17
 192              	.LVL6:
 193              	.L14:
 118:Core/Src/stm32f4xx_hal_msp.c ****   {
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c ****   }
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** }
 194              		.loc 1 132 1 view .LVU35
 195 000a 08BD     		pop	{r3, pc}
 196              	.LVL7:
 197              	.L17:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 198              		.loc 1 123 5 is_stmt 1 view .LVU36
 199 000c 054A     		ldr	r2, .L18+4
 200 000e 536C     		ldr	r3, [r2, #68]
 201 0010 23F48073 		bic	r3, r3, #256
 202 0014 5364     		str	r3, [r2, #68]
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 203              		.loc 1 126 5 view .LVU37
 204 0016 1220     		movs	r0, #18
 205              	.LVL8:
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 206              		.loc 1 126 5 is_stmt 0 view .LVU38
 207 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 208              	.LVL9:
 209              		.loc 1 132 1 view .LVU39
 210 001c F5E7     		b	.L14
 211              	.L19:
ARM GAS  /tmp/cc3bhGll.s 			page 7


 212 001e 00BF     		.align	2
 213              	.L18:
 214 0020 00200140 		.word	1073815552
 215 0024 00380240 		.word	1073887232
 216              		.cfi_endproc
 217              	.LFE222:
 219              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_UART_MspInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	HAL_UART_MspInit:
 227              	.LVL10:
 228              	.LFB223:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** /**
 135:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 136:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 137:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 138:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f4xx_hal_msp.c **** */
 140:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 141:Core/Src/stm32f4xx_hal_msp.c **** {
 229              		.loc 1 141 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 32
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		.loc 1 141 1 is_stmt 0 view .LVU41
 234 0000 00B5     		push	{lr}
 235              	.LCFI7:
 236              		.cfi_def_cfa_offset 4
 237              		.cfi_offset 14, -4
 238 0002 89B0     		sub	sp, sp, #36
 239              	.LCFI8:
 240              		.cfi_def_cfa_offset 40
 142:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 241              		.loc 1 142 3 is_stmt 1 view .LVU42
 242              		.loc 1 142 20 is_stmt 0 view .LVU43
 243 0004 0023     		movs	r3, #0
 244 0006 0393     		str	r3, [sp, #12]
 245 0008 0493     		str	r3, [sp, #16]
 246 000a 0593     		str	r3, [sp, #20]
 247 000c 0693     		str	r3, [sp, #24]
 248 000e 0793     		str	r3, [sp, #28]
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 249              		.loc 1 143 3 is_stmt 1 view .LVU44
 250              		.loc 1 143 11 is_stmt 0 view .LVU45
 251 0010 0268     		ldr	r2, [r0]
 252              		.loc 1 143 5 view .LVU46
 253 0012 154B     		ldr	r3, .L24
 254 0014 9A42     		cmp	r2, r3
 255 0016 02D0     		beq	.L23
 256              	.LVL11:
 257              	.L20:
 144:Core/Src/stm32f4xx_hal_msp.c ****   {
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
ARM GAS  /tmp/cc3bhGll.s 			page 8


 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 153:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 154:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 155:Core/Src/stm32f4xx_hal_msp.c ****     */
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****   }
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c **** }
 258              		.loc 1 169 1 view .LVU47
 259 0018 09B0     		add	sp, sp, #36
 260              	.LCFI9:
 261              		.cfi_remember_state
 262              		.cfi_def_cfa_offset 4
 263              		@ sp needed
 264 001a 5DF804FB 		ldr	pc, [sp], #4
 265              	.LVL12:
 266              	.L23:
 267              	.LCFI10:
 268              		.cfi_restore_state
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 149 5 is_stmt 1 view .LVU48
 270              	.LBB5:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 271              		.loc 1 149 5 view .LVU49
 272 001e 0021     		movs	r1, #0
 273 0020 0191     		str	r1, [sp, #4]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 274              		.loc 1 149 5 view .LVU50
 275 0022 03F5FA33 		add	r3, r3, #128000
 276 0026 1A6C     		ldr	r2, [r3, #64]
 277 0028 42F40032 		orr	r2, r2, #131072
 278 002c 1A64     		str	r2, [r3, #64]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 149 5 view .LVU51
 280 002e 1A6C     		ldr	r2, [r3, #64]
 281 0030 02F40032 		and	r2, r2, #131072
 282 0034 0192     		str	r2, [sp, #4]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 283              		.loc 1 149 5 view .LVU52
 284 0036 019A     		ldr	r2, [sp, #4]
 285              	.LBE5:
ARM GAS  /tmp/cc3bhGll.s 			page 9


 149:Core/Src/stm32f4xx_hal_msp.c **** 
 286              		.loc 1 149 5 view .LVU53
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 287              		.loc 1 151 5 view .LVU54
 288              	.LBB6:
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 289              		.loc 1 151 5 view .LVU55
 290 0038 0291     		str	r1, [sp, #8]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 291              		.loc 1 151 5 view .LVU56
 292 003a 1A6B     		ldr	r2, [r3, #48]
 293 003c 42F00102 		orr	r2, r2, #1
 294 0040 1A63     		str	r2, [r3, #48]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 295              		.loc 1 151 5 view .LVU57
 296 0042 1B6B     		ldr	r3, [r3, #48]
 297 0044 03F00103 		and	r3, r3, #1
 298 0048 0293     		str	r3, [sp, #8]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 299              		.loc 1 151 5 view .LVU58
 300 004a 029B     		ldr	r3, [sp, #8]
 301              	.LBE6:
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 302              		.loc 1 151 5 view .LVU59
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 303              		.loc 1 156 5 view .LVU60
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 156 25 is_stmt 0 view .LVU61
 305 004c 0C23     		movs	r3, #12
 306 004e 0393     		str	r3, [sp, #12]
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 307              		.loc 1 157 5 is_stmt 1 view .LVU62
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 157 26 is_stmt 0 view .LVU63
 309 0050 0223     		movs	r3, #2
 310 0052 0493     		str	r3, [sp, #16]
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 311              		.loc 1 158 5 is_stmt 1 view .LVU64
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 312              		.loc 1 159 5 view .LVU65
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 313              		.loc 1 159 27 is_stmt 0 view .LVU66
 314 0054 0323     		movs	r3, #3
 315 0056 0693     		str	r3, [sp, #24]
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 316              		.loc 1 160 5 is_stmt 1 view .LVU67
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 317              		.loc 1 160 31 is_stmt 0 view .LVU68
 318 0058 0723     		movs	r3, #7
 319 005a 0793     		str	r3, [sp, #28]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 161 5 is_stmt 1 view .LVU69
 321 005c 03A9     		add	r1, sp, #12
 322 005e 0348     		ldr	r0, .L24+4
 323              	.LVL13:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 161 5 is_stmt 0 view .LVU70
ARM GAS  /tmp/cc3bhGll.s 			page 10


 325 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL14:
 327              		.loc 1 169 1 view .LVU71
 328 0064 D8E7     		b	.L20
 329              	.L25:
 330 0066 00BF     		.align	2
 331              	.L24:
 332 0068 00440040 		.word	1073759232
 333 006c 00000240 		.word	1073872896
 334              		.cfi_endproc
 335              	.LFE223:
 337              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 338              		.align	1
 339              		.global	HAL_UART_MspDeInit
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 344              	HAL_UART_MspDeInit:
 345              	.LVL15:
 346              	.LFB224:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c **** /**
 172:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 173:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 174:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 175:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 176:Core/Src/stm32f4xx_hal_msp.c **** */
 177:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 178:Core/Src/stm32f4xx_hal_msp.c **** {
 347              		.loc 1 178 1 is_stmt 1 view -0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		.loc 1 178 1 is_stmt 0 view .LVU73
 352 0000 08B5     		push	{r3, lr}
 353              	.LCFI11:
 354              		.cfi_def_cfa_offset 8
 355              		.cfi_offset 3, -8
 356              		.cfi_offset 14, -4
 179:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 357              		.loc 1 179 3 is_stmt 1 view .LVU74
 358              		.loc 1 179 11 is_stmt 0 view .LVU75
 359 0002 0268     		ldr	r2, [r0]
 360              		.loc 1 179 5 view .LVU76
 361 0004 064B     		ldr	r3, .L30
 362 0006 9A42     		cmp	r2, r3
 363 0008 00D0     		beq	.L29
 364              	.LVL16:
 365              	.L26:
 180:Core/Src/stm32f4xx_hal_msp.c ****   {
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cc3bhGll.s 			page 11


 188:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 189:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 190:Core/Src/stm32f4xx_hal_msp.c ****     */
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 366              		.loc 1 198 1 view .LVU77
 367 000a 08BD     		pop	{r3, pc}
 368              	.LVL17:
 369              	.L29:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 185 5 is_stmt 1 view .LVU78
 371 000c 054A     		ldr	r2, .L30+4
 372 000e 136C     		ldr	r3, [r2, #64]
 373 0010 23F40033 		bic	r3, r3, #131072
 374 0014 1364     		str	r3, [r2, #64]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 375              		.loc 1 191 5 view .LVU79
 376 0016 0C21     		movs	r1, #12
 377 0018 0348     		ldr	r0, .L30+8
 378              	.LVL18:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 191 5 is_stmt 0 view .LVU80
 380 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 381              	.LVL19:
 382              		.loc 1 198 1 view .LVU81
 383 001e F4E7     		b	.L26
 384              	.L31:
 385              		.align	2
 386              	.L30:
 387 0020 00440040 		.word	1073759232
 388 0024 00380240 		.word	1073887232
 389 0028 00000240 		.word	1073872896
 390              		.cfi_endproc
 391              	.LFE224:
 393              		.text
 394              	.Letext0:
 395              		.file 2 "/usr/local/arm-none-eabi/include/machine/_default_types.h"
 396              		.file 3 "/usr/local/arm-none-eabi/include/sys/_stdint.h"
 397              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 398              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 399              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 400              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 401              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 402              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 403              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 404              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cc3bhGll.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cc3bhGll.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc3bhGll.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc3bhGll.s:88     .text.HAL_MspInit:0000000000000040 $d
     /tmp/cc3bhGll.s:93     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc3bhGll.s:99     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc3bhGll.s:161    .text.HAL_ADC_MspInit:000000000000003c $d
     /tmp/cc3bhGll.s:166    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc3bhGll.s:172    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc3bhGll.s:214    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/cc3bhGll.s:220    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc3bhGll.s:226    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc3bhGll.s:332    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/cc3bhGll.s:338    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc3bhGll.s:344    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc3bhGll.s:387    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
