{"vcs1":{"timestamp_begin":1684261235.486796924, "rt":1.30, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261236.877416563, "rt":1.23, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684261238.183441459, "rt":0.50, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261234.843847946}
{"VCS_COMP_START_TIME": 1684261234.843847946}
{"VCS_COMP_END_TIME": 1684261240.254554221}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211888}}
