/* Generated by Yosys 0.43 (git sha1 ead4718e5, clang++ 15.0.0 -fPIC -Os) */

module circuit(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  input [4:0] x;
  wire [4:0] x;
  output [1:0] y;
  wire [1:0] y;
  INV _15_ (
    .A(x[3]),
    .Y(_13_)
  );
  INV _16_ (
    .A(x[4]),
    .Y(_14_)
  );
  INV _17_ (
    .A(x[2]),
    .Y(_00_)
  );
  XOR2 _18_ (
    .A(x[0]),
    .B(x[1]),
    .Y(_01_)
  );
  OR2 _19_ (
    .A(x[0]),
    .B(x[3]),
    .Y(_02_)
  );
  NAND3 _20_ (
    .A(x[0]),
    .B(_00_),
    .C(x[1]),
    .Y(_03_)
  );
  AOI22 _21_ (
    .A1(x[2]),
    .A2(_01_),
    .B1(_03_),
    .B2(_13_),
    .Y(_04_)
  );
  NAND3 _22_ (
    .A(x[0]),
    .B(x[3]),
    .C(_00_),
    .Y(_05_)
  );
  OAI211 _23_ (
    .A1(_13_),
    .A2(x[1]),
    .B1(_02_),
    .C1(_14_),
    .Y(_06_)
  );
  OAI211 _24_ (
    .A1(_14_),
    .A2(_04_),
    .B1(_05_),
    .C1(_06_),
    .Y(y[0])
  );
  OAI211 _25_ (
    .A1(x[0]),
    .A2(_00_),
    .B1(_03_),
    .C1(_13_),
    .Y(_07_)
  );
  AOI211 _26_ (
    .A1(x[2]),
    .A2(x[1]),
    .B1(_01_),
    .C1(_13_),
    .Y(_08_)
  );
  NOR2 _27_ (
    .A(x[4]),
    .B(_08_),
    .Y(_09_)
  );
  MUX2 _28_ (
    .A(x[0]),
    .B(_00_),
    .S(x[1]),
    .Y(_10_)
  );
  NOR4 _29_ (
    .A(x[0]),
    .B(_13_),
    .C(_00_),
    .D(x[1]),
    .Y(_11_)
  );
  AOI211 _30_ (
    .A1(_13_),
    .A2(_10_),
    .B1(_11_),
    .C1(_14_),
    .Y(_12_)
  );
  AOI21 _31_ (
    .A1(_07_),
    .A2(_09_),
    .B1(_12_),
    .Y(y[1])
  );
endmodule
