
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[5]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.11    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.14    0.04  180.04 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   29.81   31.70   17.99  198.03 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 41.84    8.50  206.53 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                206.53   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.qnt_cnt[5]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         10.89   10.89   library removal time
                                 10.89   data required time
-----------------------------------------------------------------------------
                                 10.89   data required time
                               -206.53   data arrival time
-----------------------------------------------------------------------------
                                195.64   slack (MET)


Startpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.58   15.31   38.19   38.19 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _007255_ (net)
                 15.31    0.02   38.20 ^ _091663_/B2 (OAI22x1_ASAP7_75t_R)
     1    0.63    5.98    7.07   45.27 v _091663_/Y (OAI22x1_ASAP7_75t_R)
                                         _013513_ (net)
                  5.98    0.01   45.28 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                 45.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          7.20    7.20   library hold time
                                  7.20   data required time
-----------------------------------------------------------------------------
                                  7.20   data required time
                                -45.28   data arrival time
-----------------------------------------------------------------------------
                                 38.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.31    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.17    0.06  180.06 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.04   37.45   18.48  198.54 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 79.42   23.22  221.75 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   67.36   15.56   29.56  251.31 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                217.29   69.03  320.34 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                320.34   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -23.03  876.97   library recovery time
                                876.97   data required time
-----------------------------------------------------------------------------
                                876.97   data required time
                               -320.34   data arrival time
-----------------------------------------------------------------------------
                                556.62   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.63   25.77   44.13   44.13 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 25.77    0.02   44.15 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.45   14.45   21.57   65.72 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 14.71    1.05   66.77 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.25   15.97   19.63   86.39 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 46.32   13.45   99.84 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   37.46   14.66   28.21  128.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 93.86   29.39  157.45 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   41.03   12.37   34.17  191.62 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                199.01   62.96  254.58 v _065666_/B (NOR2x2_ASAP7_75t_R)
     7   13.58   92.87   68.41  322.99 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
                                         _050833_ (net)
                 92.95    1.53  324.52 ^ _107544_/CI (FAx1_ASAP7_75t_R)
     4    6.85  159.65  148.65  473.17 v _107544_/SN (FAx1_ASAP7_75t_R)
                                         _050924_ (net)
                159.65    0.21  473.38 v _107561_/CI (FAx1_ASAP7_75t_R)
     2    4.10  106.88  125.50  598.88 v _107561_/SN (FAx1_ASAP7_75t_R)
                                         _050967_ (net)
                106.88    0.15  599.03 v _107562_/B (FAx1_ASAP7_75t_R)
     1    1.66   58.91   49.30  648.32 ^ _107562_/CON (FAx1_ASAP7_75t_R)
                                         _004797_ (net)
     1    0.81   33.87   18.85  667.17 v _107562_/SN (FAx1_ASAP7_75t_R)
                                         _050971_ (net)
                 33.87    0.02  667.19 v _099641_/A (INVx1_ASAP7_75t_R)
     1    2.22   21.61   17.22  684.40 ^ _099641_/Y (INVx1_ASAP7_75t_R)
                                         _050968_ (net)
                 21.61    0.02  684.42 ^ _107563_/B (FAx1_ASAP7_75t_R)
     1    1.66   30.37   23.18  707.60 v _107563_/CON (FAx1_ASAP7_75t_R)
                                         _004798_ (net)
     1    0.78   31.61   17.24  724.84 ^ _107563_/SN (FAx1_ASAP7_75t_R)
                                         _004794_ (net)
                 31.61    0.01  724.85 ^ _069154_/A (INVx1_ASAP7_75t_R)
     1    1.07   12.37   10.14  734.99 v _069154_/Y (INVx1_ASAP7_75t_R)
                                         _050969_ (net)
                 12.37    0.01  735.00 v _111784_/B (HAxp5_ASAP7_75t_R)
     2    1.99   42.65   40.60  775.61 v _111784_/SN (HAxp5_ASAP7_75t_R)
                                         _004795_ (net)
                 42.65    0.06  775.66 v _084263_/A (INVx1_ASAP7_75t_R)
     2    1.22   17.35   14.53  790.20 ^ _084263_/Y (INVx1_ASAP7_75t_R)
                                         _029479_ (net)
                 17.35    0.00  790.20 ^ _084264_/C (AND3x1_ASAP7_75t_R)
     2    1.42   15.33   24.63  814.84 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
                                         _029480_ (net)
                 15.33    0.02  814.86 ^ _084265_/A (AND3x1_ASAP7_75t_R)
     1    0.69   10.49   21.08  835.94 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
                                         _029481_ (net)
                 10.49    0.01  835.94 ^ _084270_/A2 (AO21x1_ASAP7_75t_R)
     1    0.97    9.24   14.65  850.59 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
                                         _029486_ (net)
                  9.24    0.01  850.60 ^ _084276_/A (XOR2x2_ASAP7_75t_R)
     1    3.25   15.35   25.94  876.54 v _084276_/Y (XOR2x2_ASAP7_75t_R)
                                         _029492_ (net)
                 15.52    0.87  877.41 v _084278_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.70   19.59    9.75  887.17 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
                                         _012628_ (net)
                 19.59    0.01  887.18 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                887.18   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -12.62  887.38   library setup time
                                887.38   data required time
-----------------------------------------------------------------------------
                                887.38   data required time
                               -887.18   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
     1    1.31    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.17    0.06  180.06 ^ input18/A (BUFx8_ASAP7_75t_R)
    23   36.04   37.45   18.48  198.54 ^ input18/Y (BUFx8_ASAP7_75t_R)
                                         net33 (net)
                 79.42   23.22  221.75 ^ load_slew19/A (BUFx16f_ASAP7_75t_R)
    43   67.36   15.56   29.56  251.31 ^ load_slew19/Y (BUFx16f_ASAP7_75t_R)
                                         net19 (net)
                217.29   69.03  320.34 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                320.34   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -23.03  876.97   library recovery time
                                876.97   data required time
-----------------------------------------------------------------------------
                                876.97   data required time
                               -320.34   data arrival time
-----------------------------------------------------------------------------
                                556.62   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    2.63   25.77   44.13   44.13 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _006978_ (net)
                 25.77    0.02   44.15 v _062933_/A (BUFx12f_ASAP7_75t_R)
     7   19.45   14.45   21.57   65.72 v _062933_/Y (BUFx12f_ASAP7_75t_R)
                                         _015266_ (net)
                 14.71    1.05   66.77 v _062936_/A (BUFx16f_ASAP7_75t_R)
    10   34.25   15.97   19.63   86.39 v _062936_/Y (BUFx16f_ASAP7_75t_R)
                                         _015268_ (net)
                 46.32   13.45   99.84 v _063276_/A (BUFx16f_ASAP7_75t_R)
    10   37.46   14.66   28.21  128.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
                                         _015389_ (net)
                 93.86   29.39  157.45 v _063277_/A (BUFx16f_ASAP7_75t_R)
    10   41.03   12.37   34.17  191.62 v _063277_/Y (BUFx16f_ASAP7_75t_R)
                                         _015390_ (net)
                199.01   62.96  254.58 v _065666_/B (NOR2x2_ASAP7_75t_R)
     7   13.58   92.87   68.41  322.99 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
                                         _050833_ (net)
                 92.95    1.53  324.52 ^ _107544_/CI (FAx1_ASAP7_75t_R)
     4    6.85  159.65  148.65  473.17 v _107544_/SN (FAx1_ASAP7_75t_R)
                                         _050924_ (net)
                159.65    0.21  473.38 v _107561_/CI (FAx1_ASAP7_75t_R)
     2    4.10  106.88  125.50  598.88 v _107561_/SN (FAx1_ASAP7_75t_R)
                                         _050967_ (net)
                106.88    0.15  599.03 v _107562_/B (FAx1_ASAP7_75t_R)
     1    1.66   58.91   49.30  648.32 ^ _107562_/CON (FAx1_ASAP7_75t_R)
                                         _004797_ (net)
     1    0.81   33.87   18.85  667.17 v _107562_/SN (FAx1_ASAP7_75t_R)
                                         _050971_ (net)
                 33.87    0.02  667.19 v _099641_/A (INVx1_ASAP7_75t_R)
     1    2.22   21.61   17.22  684.40 ^ _099641_/Y (INVx1_ASAP7_75t_R)
                                         _050968_ (net)
                 21.61    0.02  684.42 ^ _107563_/B (FAx1_ASAP7_75t_R)
     1    1.66   30.37   23.18  707.60 v _107563_/CON (FAx1_ASAP7_75t_R)
                                         _004798_ (net)
     1    0.78   31.61   17.24  724.84 ^ _107563_/SN (FAx1_ASAP7_75t_R)
                                         _004794_ (net)
                 31.61    0.01  724.85 ^ _069154_/A (INVx1_ASAP7_75t_R)
     1    1.07   12.37   10.14  734.99 v _069154_/Y (INVx1_ASAP7_75t_R)
                                         _050969_ (net)
                 12.37    0.01  735.00 v _111784_/B (HAxp5_ASAP7_75t_R)
     2    1.99   42.65   40.60  775.61 v _111784_/SN (HAxp5_ASAP7_75t_R)
                                         _004795_ (net)
                 42.65    0.06  775.66 v _084263_/A (INVx1_ASAP7_75t_R)
     2    1.22   17.35   14.53  790.20 ^ _084263_/Y (INVx1_ASAP7_75t_R)
                                         _029479_ (net)
                 17.35    0.00  790.20 ^ _084264_/C (AND3x1_ASAP7_75t_R)
     2    1.42   15.33   24.63  814.84 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
                                         _029480_ (net)
                 15.33    0.02  814.86 ^ _084265_/A (AND3x1_ASAP7_75t_R)
     1    0.69   10.49   21.08  835.94 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
                                         _029481_ (net)
                 10.49    0.01  835.94 ^ _084270_/A2 (AO21x1_ASAP7_75t_R)
     1    0.97    9.24   14.65  850.59 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
                                         _029486_ (net)
                  9.24    0.01  850.60 ^ _084276_/A (XOR2x2_ASAP7_75t_R)
     1    3.25   15.35   25.94  876.54 v _084276_/Y (XOR2x2_ASAP7_75t_R)
                                         _029492_ (net)
                 15.52    0.87  877.41 v _084278_/A2 (OAI21x1_ASAP7_75t_R)
     1    0.70   19.59    9.75  887.17 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
                                         _012628_ (net)
                 19.59    0.01  887.18 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                887.18   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                        -12.62  887.38   library setup time
                                887.38   data required time
-----------------------------------------------------------------------------
                                887.38   data required time
                               -887.18   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
51.852577209472656

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1620

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
6.236978054046631

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2707

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  44.13   44.13 v fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  21.58   65.72 v _062933_/Y (BUFx12f_ASAP7_75t_R)
  20.68   86.39 v _062936_/Y (BUFx16f_ASAP7_75t_R)
  41.66  128.05 v _063276_/Y (BUFx16f_ASAP7_75t_R)
  63.57  191.62 v _063277_/Y (BUFx16f_ASAP7_75t_R)
 131.37  322.99 ^ _065666_/Y (NOR2x2_ASAP7_75t_R)
 150.18  473.17 v _107544_/SN (FAx1_ASAP7_75t_R)
 125.71  598.88 v _107561_/SN (FAx1_ASAP7_75t_R)
  49.45  648.32 ^ _107562_/CON (FAx1_ASAP7_75t_R)
  18.85  667.17 v _107562_/SN (FAx1_ASAP7_75t_R)
  17.23  684.40 ^ _099641_/Y (INVx1_ASAP7_75t_R)
  23.20  707.60 v _107563_/CON (FAx1_ASAP7_75t_R)
  17.24  724.84 ^ _107563_/SN (FAx1_ASAP7_75t_R)
  10.15  734.99 v _069154_/Y (INVx1_ASAP7_75t_R)
  40.62  775.61 v _111784_/SN (HAxp5_ASAP7_75t_R)
  14.59  790.20 ^ _084263_/Y (INVx1_ASAP7_75t_R)
  24.64  814.84 ^ _084264_/Y (AND3x1_ASAP7_75t_R)
  21.10  835.94 ^ _084265_/Y (AND3x1_ASAP7_75t_R)
  14.66  850.59 ^ _084270_/Y (AO21x1_ASAP7_75t_R)
  25.95  876.54 v _084276_/Y (XOR2x2_ASAP7_75t_R)
  10.63  887.17 ^ _084278_/Y (OAI21x1_ASAP7_75t_R)
   0.01  887.18 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
         887.18   data arrival time

 900.00  900.00   clock clk (rise edge)
   0.00  900.00   clock network delay (ideal)
   0.00  900.00   clock reconvergence pessimism
         900.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_6.macu.mult_res[18]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
 -12.62  887.38   library setup time
         887.38   data required time
---------------------------------------------------------
         887.38   data required time
        -887.18   data arrival time
---------------------------------------------------------
           0.20   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  38.19   38.19 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.09   45.27 v _091663_/Y (OAI22x1_ASAP7_75t_R)
   0.01   45.28 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          45.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_1.macu.result[6]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   7.20    7.20   library hold time
           7.20   data required time
---------------------------------------------------------
           7.20   data required time
         -45.28   data arrival time
---------------------------------------------------------
          38.09   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
887.1761

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.1990

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.022431

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-02   2.91e-03   8.44e-07   1.85e-02  19.1%
Combinational          3.17e-02   4.63e-02   3.94e-06   7.80e-02  80.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.72e-02   4.92e-02   4.78e-06   9.64e-02 100.0%
                          49.0%      51.0%       0.0%
