
RosaElefant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b14  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080b14  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009c  20000438  00080f50  00020438  2**3
                  ALLOC
  3 .stack        00000404  200004d4  00080fec  00020438  2**0
                  ALLOC
  4 .heap         00000200  200008d8  000813f0  00020438  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007d80  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001585  00000000  00000000  00028236  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000177e  00000000  00000000  000297bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002e8  00000000  00000000  0002af39  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000268  00000000  00000000  0002b221  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000130f6  00000000  00000000  0002b489  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005368  00000000  00000000  0003e57f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055c4b  00000000  00000000  000438e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000864  00000000  00000000  00099534  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d8 08 00 20 65 01 08 00 61 01 08 00 61 01 08 00     ... e...a...a...
   80010:	61 01 08 00 61 01 08 00 61 01 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 01 08 00 61 01 08 00 00 00 00 00 61 01 08 00     a...a.......a...
   8003c:	89 08 08 00 61 01 08 00 61 01 08 00 61 01 08 00     ....a...a...a...
   8004c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   8005c:	61 01 08 00 29 07 08 00 61 01 08 00 00 00 00 00     a...)...a.......
   8006c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
	...
   80084:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   80094:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 01 08 00 61 01 08 00 61 01 08 00     ....a...a...a...
   800b4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800c4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800d4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800e4:	61 01 08 00 61 01 08 00 e1 03 08 00 61 01 08 00     a...a.......a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000438 	.word	0x20000438
   80110:	00000000 	.word	0x00000000
   80114:	00080b14 	.word	0x00080b14

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080b14 	.word	0x00080b14
   80154:	2000043c 	.word	0x2000043c
   80158:	00080b14 	.word	0x00080b14
   8015c:	00000000 	.word	0x00000000

00080160 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80160:	e7fe      	b.n	80160 <Dummy_Handler>
	...

00080164 <Reset_Handler>:
{
   80164:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80166:	4b11      	ldr	r3, [pc, #68]	; (801ac <Reset_Handler+0x48>)
   80168:	4a11      	ldr	r2, [pc, #68]	; (801b0 <Reset_Handler+0x4c>)
   8016a:	429a      	cmp	r2, r3
   8016c:	d009      	beq.n	80182 <Reset_Handler+0x1e>
   8016e:	4b0f      	ldr	r3, [pc, #60]	; (801ac <Reset_Handler+0x48>)
   80170:	4a0f      	ldr	r2, [pc, #60]	; (801b0 <Reset_Handler+0x4c>)
   80172:	e003      	b.n	8017c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80174:	6811      	ldr	r1, [r2, #0]
   80176:	6019      	str	r1, [r3, #0]
   80178:	3304      	adds	r3, #4
   8017a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8017c:	490d      	ldr	r1, [pc, #52]	; (801b4 <Reset_Handler+0x50>)
   8017e:	428b      	cmp	r3, r1
   80180:	d3f8      	bcc.n	80174 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80182:	4b0d      	ldr	r3, [pc, #52]	; (801b8 <Reset_Handler+0x54>)
   80184:	e002      	b.n	8018c <Reset_Handler+0x28>
                *pDest++ = 0;
   80186:	2200      	movs	r2, #0
   80188:	601a      	str	r2, [r3, #0]
   8018a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8018c:	4a0b      	ldr	r2, [pc, #44]	; (801bc <Reset_Handler+0x58>)
   8018e:	4293      	cmp	r3, r2
   80190:	d3f9      	bcc.n	80186 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80192:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x5c>)
   80194:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80198:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8019c:	4a09      	ldr	r2, [pc, #36]	; (801c4 <Reset_Handler+0x60>)
   8019e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   801a0:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x64>)
   801a2:	4798      	blx	r3
        main();
   801a4:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x68>)
   801a6:	4798      	blx	r3
   801a8:	e7fe      	b.n	801a8 <Reset_Handler+0x44>
   801aa:	bf00      	nop
   801ac:	20000000 	.word	0x20000000
   801b0:	00080b14 	.word	0x00080b14
   801b4:	20000434 	.word	0x20000434
   801b8:	20000438 	.word	0x20000438
   801bc:	200004d4 	.word	0x200004d4
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	00080905 	.word	0x00080905
   801cc:	000807e5 	.word	0x000807e5

000801d0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   801d4:	4a20      	ldr	r2, [pc, #128]	; (80258 <SystemInit+0x88>)
   801d6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   801dc:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801de:	4b1f      	ldr	r3, [pc, #124]	; (8025c <SystemInit+0x8c>)
   801e0:	6a1b      	ldr	r3, [r3, #32]
   801e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   801e6:	d107      	bne.n	801f8 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801e8:	4a1d      	ldr	r2, [pc, #116]	; (80260 <SystemInit+0x90>)
   801ea:	4b1c      	ldr	r3, [pc, #112]	; (8025c <SystemInit+0x8c>)
   801ec:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801ee:	4b1b      	ldr	r3, [pc, #108]	; (8025c <SystemInit+0x8c>)
   801f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   801f2:	f013 0f01 	tst.w	r3, #1
   801f6:	d0fa      	beq.n	801ee <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   801f8:	4a1a      	ldr	r2, [pc, #104]	; (80264 <SystemInit+0x94>)
   801fa:	4b18      	ldr	r3, [pc, #96]	; (8025c <SystemInit+0x8c>)
   801fc:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   801fe:	4b17      	ldr	r3, [pc, #92]	; (8025c <SystemInit+0x8c>)
   80200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80202:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80206:	d0fa      	beq.n	801fe <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80208:	4a14      	ldr	r2, [pc, #80]	; (8025c <SystemInit+0x8c>)
   8020a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8020c:	f023 0303 	bic.w	r3, r3, #3
   80210:	f043 0301 	orr.w	r3, r3, #1
   80214:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80216:	4b11      	ldr	r3, [pc, #68]	; (8025c <SystemInit+0x8c>)
   80218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8021a:	f013 0f08 	tst.w	r3, #8
   8021e:	d0fa      	beq.n	80216 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80220:	4a11      	ldr	r2, [pc, #68]	; (80268 <SystemInit+0x98>)
   80222:	4b0e      	ldr	r3, [pc, #56]	; (8025c <SystemInit+0x8c>)
   80224:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80226:	4b0d      	ldr	r3, [pc, #52]	; (8025c <SystemInit+0x8c>)
   80228:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8022a:	f013 0f02 	tst.w	r3, #2
   8022e:	d0fa      	beq.n	80226 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80230:	2211      	movs	r2, #17
   80232:	4b0a      	ldr	r3, [pc, #40]	; (8025c <SystemInit+0x8c>)
   80234:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80236:	4b09      	ldr	r3, [pc, #36]	; (8025c <SystemInit+0x8c>)
   80238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8023a:	f013 0f08 	tst.w	r3, #8
   8023e:	d0fa      	beq.n	80236 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80240:	2212      	movs	r2, #18
   80242:	4b06      	ldr	r3, [pc, #24]	; (8025c <SystemInit+0x8c>)
   80244:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80246:	4b05      	ldr	r3, [pc, #20]	; (8025c <SystemInit+0x8c>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f013 0f08 	tst.w	r3, #8
   8024e:	d0fa      	beq.n	80246 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80250:	4a06      	ldr	r2, [pc, #24]	; (8026c <SystemInit+0x9c>)
   80252:	4b07      	ldr	r3, [pc, #28]	; (80270 <SystemInit+0xa0>)
   80254:	601a      	str	r2, [r3, #0]
   80256:	4770      	bx	lr
   80258:	400e0a00 	.word	0x400e0a00
   8025c:	400e0600 	.word	0x400e0600
   80260:	00370809 	.word	0x00370809
   80264:	01370809 	.word	0x01370809
   80268:	200d3f01 	.word	0x200d3f01
   8026c:	0501bd00 	.word	0x0501bd00
   80270:	20000000 	.word	0x20000000

00080274 <can_init_controller>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init_controller(uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80274:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80276:	180f      	adds	r7, r1, r0
   80278:	2f08      	cmp	r7, #8
   8027a:	bfd4      	ite	le
   8027c:	2300      	movle	r3, #0
   8027e:	2301      	movgt	r3, #1
   80280:	2808      	cmp	r0, #8
   80282:	bf98      	it	ls
   80284:	2908      	cmpls	r1, #8
   80286:	d85d      	bhi.n	80344 <can_init_controller+0xd0>
   80288:	4605      	mov	r5, r0
   8028a:	2b00      	cmp	r3, #0
   8028c:	d15a      	bne.n	80344 <can_init_controller+0xd0>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8028e:	4a2e      	ldr	r2, [pc, #184]	; (80348 <can_init_controller+0xd4>)
   80290:	6813      	ldr	r3, [r2, #0]
   80292:	f023 0301 	bic.w	r3, r3, #1
   80296:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80298:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8029a:	4b2c      	ldr	r3, [pc, #176]	; (8034c <can_init_controller+0xd8>)
   8029c:	f44f 7140 	mov.w	r1, #768	; 0x300
   802a0:	6459      	str	r1, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   802a2:	6f19      	ldr	r1, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   802a4:	f021 0103 	bic.w	r1, r1, #3
   802a8:	6719      	str	r1, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   802aa:	2103      	movs	r1, #3
   802ac:	6059      	str	r1, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   802ae:	6659      	str	r1, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   802b0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   802b4:	4926      	ldr	r1, [pc, #152]	; (80350 <can_init_controller+0xdc>)
   802b6:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   802ba:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
   802be:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
   802c2:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
	
	// Set baudrate, Phase1, Phase2, propagation delay, and SJW for CAN bus timing
	CAN0->CAN_BR = CAN_BR_PHASE2(3)       // Phase 2 segment = 3 TQ
   802c6:	4b23      	ldr	r3, [pc, #140]	; (80354 <can_init_controller+0xe0>)
   802c8:	6153      	str	r3, [r2, #20]

	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   802ca:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   802cc:	e019      	b.n	80302 <can_init_controller+0x8e>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   802ce:	491e      	ldr	r1, [pc, #120]	; (80348 <can_init_controller+0xd4>)
   802d0:	f100 0310 	add.w	r3, r0, #16
   802d4:	015b      	lsls	r3, r3, #5
   802d6:	18ca      	adds	r2, r1, r3
   802d8:	2600      	movs	r6, #0
   802da:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   802dc:	eb01 1240 	add.w	r2, r1, r0, lsl #5
   802e0:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   802e4:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   802e8:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   802ec:	50ce      	str	r6, [r1, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   802ee:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   802f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802f6:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   802fa:	2301      	movs	r3, #1
   802fc:	4083      	lsls	r3, r0
   802fe:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80300:	3001      	adds	r0, #1
   80302:	42b8      	cmp	r0, r7
   80304:	dde3      	ble.n	802ce <can_init_controller+0x5a>
   80306:	2300      	movs	r3, #0
   80308:	e00d      	b.n	80326 <can_init_controller+0xb2>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8030a:	490f      	ldr	r1, [pc, #60]	; (80348 <can_init_controller+0xd4>)
   8030c:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80310:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   80314:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80318:	f103 0210 	add.w	r2, r3, #16
   8031c:	0152      	lsls	r2, r2, #5
   8031e:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80322:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80324:	3301      	adds	r3, #1
   80326:	42ab      	cmp	r3, r5
   80328:	dbef      	blt.n	8030a <can_init_controller+0x96>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8032a:	4b07      	ldr	r3, [pc, #28]	; (80348 <can_init_controller+0xd4>)
   8032c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8032e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80332:	4a09      	ldr	r2, [pc, #36]	; (80358 <can_init_controller+0xe4>)
   80334:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80336:	681a      	ldr	r2, [r3, #0]
   80338:	f042 0201 	orr.w	r2, r2, #1
   8033c:	601a      	str	r2, [r3, #0]

	return 0;
   8033e:	2000      	movs	r0, #0
}
   80340:	bcf0      	pop	{r4, r5, r6, r7}
   80342:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   80344:	2001      	movs	r0, #1
   80346:	e7fb      	b.n	80340 <can_init_controller+0xcc>
   80348:	400b4000 	.word	0x400b4000
   8034c:	400e0e00 	.word	0x400e0e00
   80350:	1000102b 	.word	0x1000102b
   80354:	00221333 	.word	0x00221333
   80358:	e000e100 	.word	0xe000e100

0008035c <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   8035c:	014b      	lsls	r3, r1, #5
   8035e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80362:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80366:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8036a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8036e:	d033      	beq.n	803d8 <can_receive+0x7c>
{
   80370:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80372:	014b      	lsls	r3, r1, #5
   80374:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80378:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8037c:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80380:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80384:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80388:	f3c5 458a 	ubfx	r5, r5, #18, #11
   8038c:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   8038e:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   80392:	f3c5 4503 	ubfx	r5, r5, #16, #4
   80396:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80398:	2300      	movs	r3, #0
   8039a:	e003      	b.n	803a4 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   8039c:	18c6      	adds	r6, r0, r3
   8039e:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   803a0:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   803a2:	3301      	adds	r3, #1
   803a4:	42ab      	cmp	r3, r5
   803a6:	da05      	bge.n	803b4 <can_receive+0x58>
			if(i < 4)
   803a8:	2b03      	cmp	r3, #3
   803aa:	dcf7      	bgt.n	8039c <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   803ac:	18c6      	adds	r6, r0, r3
   803ae:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   803b0:	0a24      	lsrs	r4, r4, #8
   803b2:	e7f6      	b.n	803a2 <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   803b4:	4b09      	ldr	r3, [pc, #36]	; (803dc <can_receive+0x80>)
   803b6:	f101 0210 	add.w	r2, r1, #16
   803ba:	0152      	lsls	r2, r2, #5
   803bc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   803c0:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   803c2:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   803c6:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   803ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   803ce:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   803d2:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   803d4:	bc70      	pop	{r4, r5, r6}
   803d6:	4770      	bx	lr
		return 1;
   803d8:	2001      	movs	r0, #1
   803da:	4770      	bx	lr
   803dc:	400b4000 	.word	0x400b4000

000803e0 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler(void)
{
   803e0:	b510      	push	{r4, lr}
   803e2:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   803e4:	4b15      	ldr	r3, [pc, #84]	; (8043c <CAN0_Handler+0x5c>)
   803e6:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   803e8:	f014 0f06 	tst.w	r4, #6
   803ec:	d019      	beq.n	80422 <CAN0_Handler+0x42>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   803ee:	f014 0f02 	tst.w	r4, #2
   803f2:	d108      	bne.n	80406 <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   803f4:	f014 0f04 	tst.w	r4, #4
   803f8:	d00a      	beq.n	80410 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   803fa:	2102      	movs	r1, #2
   803fc:	a801      	add	r0, sp, #4
   803fe:	4b10      	ldr	r3, [pc, #64]	; (80440 <CAN0_Handler+0x60>)
   80400:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80402:	2300      	movs	r3, #0
   80404:	e009      	b.n	8041a <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   80406:	2101      	movs	r1, #1
   80408:	a801      	add	r0, sp, #4
   8040a:	4b0d      	ldr	r3, [pc, #52]	; (80440 <CAN0_Handler+0x60>)
   8040c:	4798      	blx	r3
   8040e:	e7f8      	b.n	80402 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80410:	480c      	ldr	r0, [pc, #48]	; (80444 <CAN0_Handler+0x64>)
   80412:	4b0d      	ldr	r3, [pc, #52]	; (80448 <CAN0_Handler+0x68>)
   80414:	4798      	blx	r3
   80416:	e7f4      	b.n	80402 <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   80418:	3301      	adds	r3, #1
   8041a:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8041e:	4293      	cmp	r3, r2
   80420:	dbfa      	blt.n	80418 <CAN0_Handler+0x38>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80422:	f014 0f01 	tst.w	r4, #1
   80426:	d002      	beq.n	8042e <CAN0_Handler+0x4e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80428:	2201      	movs	r2, #1
   8042a:	4b04      	ldr	r3, [pc, #16]	; (8043c <CAN0_Handler+0x5c>)
   8042c:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8042e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80432:	4b06      	ldr	r3, [pc, #24]	; (8044c <CAN0_Handler+0x6c>)
   80434:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80438:	b004      	add	sp, #16
   8043a:	bd10      	pop	{r4, pc}
   8043c:	400b4000 	.word	0x400b4000
   80440:	0008035d 	.word	0x0008035d
   80444:	00080a74 	.word	0x00080a74
   80448:	000806e1 	.word	0x000806e1
   8044c:	e000e100 	.word	0xe000e100

00080450 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80450:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80452:	b2c8      	uxtb	r0, r1
   80454:	4b01      	ldr	r3, [pc, #4]	; (8045c <printchar+0xc>)
   80456:	4798      	blx	r3
   80458:	bd08      	pop	{r3, pc}
   8045a:	bf00      	nop
   8045c:	00080705 	.word	0x00080705

00080460 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80464:	4607      	mov	r7, r0
   80466:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80468:	1e15      	subs	r5, r2, #0
   8046a:	dd02      	ble.n	80472 <prints+0x12>
   8046c:	460a      	mov	r2, r1
   8046e:	2100      	movs	r1, #0
   80470:	e004      	b.n	8047c <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80472:	f04f 0820 	mov.w	r8, #32
   80476:	e00e      	b.n	80496 <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80478:	3101      	adds	r1, #1
   8047a:	3201      	adds	r2, #1
   8047c:	7810      	ldrb	r0, [r2, #0]
   8047e:	2800      	cmp	r0, #0
   80480:	d1fa      	bne.n	80478 <prints+0x18>
		if (len >= width) width = 0;
   80482:	42a9      	cmp	r1, r5
   80484:	da01      	bge.n	8048a <prints+0x2a>
		else width -= len;
   80486:	1a6d      	subs	r5, r5, r1
   80488:	e000      	b.n	8048c <prints+0x2c>
		if (len >= width) width = 0;
   8048a:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   8048c:	f013 0f02 	tst.w	r3, #2
   80490:	d106      	bne.n	804a0 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80492:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   80496:	f013 0401 	ands.w	r4, r3, #1
   8049a:	d00a      	beq.n	804b2 <prints+0x52>
	register int pc = 0, padchar = ' ';
   8049c:	2400      	movs	r4, #0
   8049e:	e010      	b.n	804c2 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   804a0:	f04f 0830 	mov.w	r8, #48	; 0x30
   804a4:	e7f7      	b.n	80496 <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   804a6:	4641      	mov	r1, r8
   804a8:	4638      	mov	r0, r7
   804aa:	4b0d      	ldr	r3, [pc, #52]	; (804e0 <prints+0x80>)
   804ac:	4798      	blx	r3
			++pc;
   804ae:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   804b0:	3d01      	subs	r5, #1
   804b2:	2d00      	cmp	r5, #0
   804b4:	dcf7      	bgt.n	804a6 <prints+0x46>
   804b6:	e004      	b.n	804c2 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   804b8:	4638      	mov	r0, r7
   804ba:	4b09      	ldr	r3, [pc, #36]	; (804e0 <prints+0x80>)
   804bc:	4798      	blx	r3
		++pc;
   804be:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   804c0:	3601      	adds	r6, #1
   804c2:	7831      	ldrb	r1, [r6, #0]
   804c4:	2900      	cmp	r1, #0
   804c6:	d1f7      	bne.n	804b8 <prints+0x58>
   804c8:	e005      	b.n	804d6 <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   804ca:	4641      	mov	r1, r8
   804cc:	4638      	mov	r0, r7
   804ce:	4b04      	ldr	r3, [pc, #16]	; (804e0 <prints+0x80>)
   804d0:	4798      	blx	r3
		++pc;
   804d2:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   804d4:	3d01      	subs	r5, #1
   804d6:	2d00      	cmp	r5, #0
   804d8:	dcf7      	bgt.n	804ca <prints+0x6a>
	}

	return pc;
}
   804da:	4620      	mov	r0, r4
   804dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   804e0:	00080451 	.word	0x00080451

000804e4 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   804e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   804e6:	b085      	sub	sp, #20
   804e8:	4607      	mov	r7, r0
   804ea:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   804ec:	b151      	cbz	r1, 80504 <printi+0x20>
   804ee:	461e      	mov	r6, r3
   804f0:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   804f2:	b113      	cbz	r3, 804fa <printi+0x16>
   804f4:	2a0a      	cmp	r2, #10
   804f6:	d012      	beq.n	8051e <printi+0x3a>
	register int t, neg = 0, pc = 0;
   804f8:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   804fa:	ad04      	add	r5, sp, #16
   804fc:	2300      	movs	r3, #0
   804fe:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80502:	e018      	b.n	80536 <printi+0x52>
		print_buf[0] = '0';
   80504:	2330      	movs	r3, #48	; 0x30
   80506:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   8050a:	2300      	movs	r3, #0
   8050c:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80510:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80512:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80514:	a901      	add	r1, sp, #4
   80516:	4638      	mov	r0, r7
   80518:	4c1b      	ldr	r4, [pc, #108]	; (80588 <printi+0xa4>)
   8051a:	47a0      	blx	r4
   8051c:	e029      	b.n	80572 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   8051e:	2900      	cmp	r1, #0
   80520:	db01      	blt.n	80526 <printi+0x42>
	register int t, neg = 0, pc = 0;
   80522:	2600      	movs	r6, #0
   80524:	e7e9      	b.n	804fa <printi+0x16>
		u = -i;
   80526:	424c      	negs	r4, r1
		neg = 1;
   80528:	2601      	movs	r6, #1
   8052a:	e7e6      	b.n	804fa <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   8052c:	3330      	adds	r3, #48	; 0x30
   8052e:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80532:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80536:	b14c      	cbz	r4, 8054c <printi+0x68>
		t = u % b;
   80538:	fbb4 f3f2 	udiv	r3, r4, r2
   8053c:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80540:	2b09      	cmp	r3, #9
   80542:	ddf3      	ble.n	8052c <printi+0x48>
			t += letbase - '0' - 10;
   80544:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80548:	440b      	add	r3, r1
   8054a:	e7ef      	b.n	8052c <printi+0x48>
	}

	if (neg) {
   8054c:	b156      	cbz	r6, 80564 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   8054e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80550:	b11b      	cbz	r3, 8055a <printi+0x76>
   80552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80554:	f013 0f02 	tst.w	r3, #2
   80558:	d10d      	bne.n	80576 <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8055a:	232d      	movs	r3, #45	; 0x2d
   8055c:	f805 3c01 	strb.w	r3, [r5, #-1]
   80560:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80562:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80564:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80566:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80568:	4629      	mov	r1, r5
   8056a:	4638      	mov	r0, r7
   8056c:	4c06      	ldr	r4, [pc, #24]	; (80588 <printi+0xa4>)
   8056e:	47a0      	blx	r4
   80570:	4430      	add	r0, r6
}
   80572:	b005      	add	sp, #20
   80574:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80576:	212d      	movs	r1, #45	; 0x2d
   80578:	4638      	mov	r0, r7
   8057a:	4b04      	ldr	r3, [pc, #16]	; (8058c <printi+0xa8>)
   8057c:	4798      	blx	r3
			--width;
   8057e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80580:	3b01      	subs	r3, #1
   80582:	930a      	str	r3, [sp, #40]	; 0x28
   80584:	e7ee      	b.n	80564 <printi+0x80>
   80586:	bf00      	nop
   80588:	00080461 	.word	0x00080461
   8058c:	00080451 	.word	0x00080451

00080590 <print>:

static int print( char **out, const char *format, va_list args )
{
   80590:	b5f0      	push	{r4, r5, r6, r7, lr}
   80592:	b089      	sub	sp, #36	; 0x24
   80594:	4606      	mov	r6, r0
   80596:	460c      	mov	r4, r1
   80598:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   8059a:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   8059c:	e081      	b.n	806a2 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   8059e:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   805a0:	2301      	movs	r3, #1
   805a2:	e08b      	b.n	806bc <print+0x12c>
			}
			while (*format == '0') {
				++format;
   805a4:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   805a6:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   805aa:	7822      	ldrb	r2, [r4, #0]
   805ac:	2a30      	cmp	r2, #48	; 0x30
   805ae:	d0f9      	beq.n	805a4 <print+0x14>
   805b0:	2200      	movs	r2, #0
   805b2:	e006      	b.n	805c2 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   805b4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   805b8:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   805ba:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   805be:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   805c0:	3401      	adds	r4, #1
   805c2:	7821      	ldrb	r1, [r4, #0]
   805c4:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   805c8:	b2c0      	uxtb	r0, r0
   805ca:	2809      	cmp	r0, #9
   805cc:	d9f2      	bls.n	805b4 <print+0x24>
			}
			if( *format == 's' ) {
   805ce:	2973      	cmp	r1, #115	; 0x73
   805d0:	d018      	beq.n	80604 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   805d2:	2964      	cmp	r1, #100	; 0x64
   805d4:	d022      	beq.n	8061c <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   805d6:	2978      	cmp	r1, #120	; 0x78
   805d8:	d02f      	beq.n	8063a <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   805da:	2958      	cmp	r1, #88	; 0x58
   805dc:	d03c      	beq.n	80658 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   805de:	2975      	cmp	r1, #117	; 0x75
   805e0:	d049      	beq.n	80676 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   805e2:	2963      	cmp	r1, #99	; 0x63
   805e4:	d15c      	bne.n	806a0 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   805e6:	9905      	ldr	r1, [sp, #20]
   805e8:	1d08      	adds	r0, r1, #4
   805ea:	9005      	str	r0, [sp, #20]
   805ec:	7809      	ldrb	r1, [r1, #0]
   805ee:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   805f2:	2100      	movs	r1, #0
   805f4:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   805f8:	a907      	add	r1, sp, #28
   805fa:	4630      	mov	r0, r6
   805fc:	4f34      	ldr	r7, [pc, #208]	; (806d0 <print+0x140>)
   805fe:	47b8      	blx	r7
   80600:	4405      	add	r5, r0
				continue;
   80602:	e04d      	b.n	806a0 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80604:	9905      	ldr	r1, [sp, #20]
   80606:	1d08      	adds	r0, r1, #4
   80608:	9005      	str	r0, [sp, #20]
   8060a:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   8060c:	b121      	cbz	r1, 80618 <print+0x88>
   8060e:	4630      	mov	r0, r6
   80610:	4f2f      	ldr	r7, [pc, #188]	; (806d0 <print+0x140>)
   80612:	47b8      	blx	r7
   80614:	4405      	add	r5, r0
				continue;
   80616:	e043      	b.n	806a0 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80618:	492e      	ldr	r1, [pc, #184]	; (806d4 <print+0x144>)
   8061a:	e7f8      	b.n	8060e <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   8061c:	9905      	ldr	r1, [sp, #20]
   8061e:	1d08      	adds	r0, r1, #4
   80620:	9005      	str	r0, [sp, #20]
   80622:	6809      	ldr	r1, [r1, #0]
   80624:	2061      	movs	r0, #97	; 0x61
   80626:	9002      	str	r0, [sp, #8]
   80628:	9301      	str	r3, [sp, #4]
   8062a:	9200      	str	r2, [sp, #0]
   8062c:	2301      	movs	r3, #1
   8062e:	220a      	movs	r2, #10
   80630:	4630      	mov	r0, r6
   80632:	4f29      	ldr	r7, [pc, #164]	; (806d8 <print+0x148>)
   80634:	47b8      	blx	r7
   80636:	4405      	add	r5, r0
				continue;
   80638:	e032      	b.n	806a0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8063a:	9905      	ldr	r1, [sp, #20]
   8063c:	1d08      	adds	r0, r1, #4
   8063e:	9005      	str	r0, [sp, #20]
   80640:	6809      	ldr	r1, [r1, #0]
   80642:	2061      	movs	r0, #97	; 0x61
   80644:	9002      	str	r0, [sp, #8]
   80646:	9301      	str	r3, [sp, #4]
   80648:	9200      	str	r2, [sp, #0]
   8064a:	2300      	movs	r3, #0
   8064c:	2210      	movs	r2, #16
   8064e:	4630      	mov	r0, r6
   80650:	4f21      	ldr	r7, [pc, #132]	; (806d8 <print+0x148>)
   80652:	47b8      	blx	r7
   80654:	4405      	add	r5, r0
				continue;
   80656:	e023      	b.n	806a0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80658:	9905      	ldr	r1, [sp, #20]
   8065a:	1d08      	adds	r0, r1, #4
   8065c:	9005      	str	r0, [sp, #20]
   8065e:	6809      	ldr	r1, [r1, #0]
   80660:	2041      	movs	r0, #65	; 0x41
   80662:	9002      	str	r0, [sp, #8]
   80664:	9301      	str	r3, [sp, #4]
   80666:	9200      	str	r2, [sp, #0]
   80668:	2300      	movs	r3, #0
   8066a:	2210      	movs	r2, #16
   8066c:	4630      	mov	r0, r6
   8066e:	4f1a      	ldr	r7, [pc, #104]	; (806d8 <print+0x148>)
   80670:	47b8      	blx	r7
   80672:	4405      	add	r5, r0
				continue;
   80674:	e014      	b.n	806a0 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80676:	9905      	ldr	r1, [sp, #20]
   80678:	1d08      	adds	r0, r1, #4
   8067a:	9005      	str	r0, [sp, #20]
   8067c:	6809      	ldr	r1, [r1, #0]
   8067e:	2061      	movs	r0, #97	; 0x61
   80680:	9002      	str	r0, [sp, #8]
   80682:	9301      	str	r3, [sp, #4]
   80684:	9200      	str	r2, [sp, #0]
   80686:	2300      	movs	r3, #0
   80688:	220a      	movs	r2, #10
   8068a:	4630      	mov	r0, r6
   8068c:	4f12      	ldr	r7, [pc, #72]	; (806d8 <print+0x148>)
   8068e:	47b8      	blx	r7
   80690:	4405      	add	r5, r0
				continue;
   80692:	e005      	b.n	806a0 <print+0x110>
			++format;
   80694:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80696:	7821      	ldrb	r1, [r4, #0]
   80698:	4630      	mov	r0, r6
   8069a:	4b10      	ldr	r3, [pc, #64]	; (806dc <print+0x14c>)
   8069c:	4798      	blx	r3
			++pc;
   8069e:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   806a0:	3401      	adds	r4, #1
   806a2:	7823      	ldrb	r3, [r4, #0]
   806a4:	b163      	cbz	r3, 806c0 <print+0x130>
		if (*format == '%') {
   806a6:	2b25      	cmp	r3, #37	; 0x25
   806a8:	d1f5      	bne.n	80696 <print+0x106>
			++format;
   806aa:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   806ac:	7863      	ldrb	r3, [r4, #1]
   806ae:	b13b      	cbz	r3, 806c0 <print+0x130>
			if (*format == '%') goto out;
   806b0:	2b25      	cmp	r3, #37	; 0x25
   806b2:	d0ef      	beq.n	80694 <print+0x104>
			if (*format == '-') {
   806b4:	2b2d      	cmp	r3, #45	; 0x2d
   806b6:	f43f af72 	beq.w	8059e <print+0xe>
			width = pad = 0;
   806ba:	2300      	movs	r3, #0
   806bc:	4614      	mov	r4, r2
   806be:	e774      	b.n	805aa <print+0x1a>
		}
	}
	if (out) **out = '\0';
   806c0:	b116      	cbz	r6, 806c8 <print+0x138>
   806c2:	6833      	ldr	r3, [r6, #0]
   806c4:	2200      	movs	r2, #0
   806c6:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   806c8:	4628      	mov	r0, r5
   806ca:	b009      	add	sp, #36	; 0x24
   806cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   806ce:	bf00      	nop
   806d0:	00080461 	.word	0x00080461
   806d4:	00080aa0 	.word	0x00080aa0
   806d8:	000804e5 	.word	0x000804e5
   806dc:	00080451 	.word	0x00080451

000806e0 <printf>:

int printf(const char *format, ...)
{
   806e0:	b40f      	push	{r0, r1, r2, r3}
   806e2:	b500      	push	{lr}
   806e4:	b083      	sub	sp, #12
   806e6:	aa04      	add	r2, sp, #16
   806e8:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   806ec:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   806ee:	2000      	movs	r0, #0
   806f0:	4b03      	ldr	r3, [pc, #12]	; (80700 <printf+0x20>)
   806f2:	4798      	blx	r3
}
   806f4:	b003      	add	sp, #12
   806f6:	f85d eb04 	ldr.w	lr, [sp], #4
   806fa:	b004      	add	sp, #16
   806fc:	4770      	bx	lr
   806fe:	bf00      	nop
   80700:	00080591 	.word	0x00080591

00080704 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80704:	4b07      	ldr	r3, [pc, #28]	; (80724 <uart_putchar+0x20>)
   80706:	695b      	ldr	r3, [r3, #20]
   80708:	f013 0f02 	tst.w	r3, #2
   8070c:	d008      	beq.n	80720 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   8070e:	4b05      	ldr	r3, [pc, #20]	; (80724 <uart_putchar+0x20>)
   80710:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80712:	4b04      	ldr	r3, [pc, #16]	; (80724 <uart_putchar+0x20>)
   80714:	695b      	ldr	r3, [r3, #20]
   80716:	f413 7f00 	tst.w	r3, #512	; 0x200
   8071a:	d0fa      	beq.n	80712 <uart_putchar+0xe>
	return 0;
   8071c:	2000      	movs	r0, #0
   8071e:	4770      	bx	lr
	return 1;
   80720:	2001      	movs	r0, #1
}
   80722:	4770      	bx	lr
   80724:	400e0800 	.word	0x400e0800

00080728 <UART_Handler>:

void UART_Handler(void)
{
   80728:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   8072a:	4b15      	ldr	r3, [pc, #84]	; (80780 <UART_Handler+0x58>)
   8072c:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   8072e:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80732:	d003      	beq.n	8073c <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80734:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80738:	4a11      	ldr	r2, [pc, #68]	; (80780 <UART_Handler+0x58>)
   8073a:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   8073c:	f013 0f01 	tst.w	r3, #1
   80740:	d012      	beq.n	80768 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80742:	4810      	ldr	r0, [pc, #64]	; (80784 <UART_Handler+0x5c>)
   80744:	7842      	ldrb	r2, [r0, #1]
   80746:	1c53      	adds	r3, r2, #1
   80748:	4259      	negs	r1, r3
   8074a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   8074e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80752:	bf58      	it	pl
   80754:	424b      	negpl	r3, r1
   80756:	7801      	ldrb	r1, [r0, #0]
   80758:	428b      	cmp	r3, r1
   8075a:	d006      	beq.n	8076a <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   8075c:	4908      	ldr	r1, [pc, #32]	; (80780 <UART_Handler+0x58>)
   8075e:	6988      	ldr	r0, [r1, #24]
   80760:	4908      	ldr	r1, [pc, #32]	; (80784 <UART_Handler+0x5c>)
   80762:	440a      	add	r2, r1
   80764:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80766:	704b      	strb	r3, [r1, #1]
   80768:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   8076a:	4807      	ldr	r0, [pc, #28]	; (80788 <UART_Handler+0x60>)
   8076c:	4b07      	ldr	r3, [pc, #28]	; (8078c <UART_Handler+0x64>)
   8076e:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80770:	4b04      	ldr	r3, [pc, #16]	; (80784 <UART_Handler+0x5c>)
   80772:	7859      	ldrb	r1, [r3, #1]
   80774:	4a02      	ldr	r2, [pc, #8]	; (80780 <UART_Handler+0x58>)
   80776:	6992      	ldr	r2, [r2, #24]
   80778:	440b      	add	r3, r1
   8077a:	709a      	strb	r2, [r3, #2]
			return;
   8077c:	bd08      	pop	{r3, pc}
   8077e:	bf00      	nop
   80780:	400e0800 	.word	0x400e0800
   80784:	20000460 	.word	0x20000460
   80788:	00080aa8 	.word	0x00080aa8
   8078c:	000806e1 	.word	0x000806e1

00080790 <pwm_init>:
//P value = MCK/(PRESCALER*PV)

void pwm_init(){
	
	//setter pin PB13 til å bruke Peripheral B-funksjonaliteten (i dette tilfellet PWM)
	PIOB->PIO_ABSR |= PIO_ABSR_P13; 
   80790:	4b11      	ldr	r3, [pc, #68]	; (807d8 <pwm_init+0x48>)
   80792:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80794:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80798:	671a      	str	r2, [r3, #112]	; 0x70
	//Deaktiverer vanlig PIO-kontroll av pinnen slik at periferien (PWM) kan overta kontrollen.
	PIOB->PIO_PDR |= PIO_PDR_P13;
   8079a:	685a      	ldr	r2, [r3, #4]
   8079c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   807a0:	605a      	str	r2, [r3, #4]
	
	// PMC_PCR aktiverer periferiklokken for PWM. Klokken settes til å bruke masterklokken (MCK), og ID_PWM er ID-en til PWM-modulen (36). Dette gjør at PWM-enheten får strøm og kan operere.
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_PWM << PMC_PCR_PID_Pos);
   807a2:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
   807a6:	4a0d      	ldr	r2, [pc, #52]	; (807dc <pwm_init+0x4c>)
   807a8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	// Aktiverer klokken for PWM-modulen ved å sette riktig bit i PMC
	PMC->PMC_PCER1 |= 1 << (ID_PWM - 32);
   807ac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   807b0:	f042 0210 	orr.w	r2, r2, #16
   807b4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	
	//Enable channel 1. Dette gjør at kanal 1 begynner å generere et PWM-signal
	PWM->PWM_ENA |= PWM_ENA_CHID1; 
   807b8:	4b09      	ldr	r3, [pc, #36]	; (807e0 <pwm_init+0x50>)
   807ba:	685a      	ldr	r2, [r3, #4]
   807bc:	f042 0202 	orr.w	r2, r2, #2
   807c0:	605a      	str	r2, [r3, #4]
	
	// Setter opp PWM-klokke A til en frekvens på 1 MHz ved å dividere MCK (84 MHz) med DIVA (84).
	PWM->PWM_CLK =  PWM_CLK_DIVA(DIVA);
   807c2:	2254      	movs	r2, #84	; 0x54
   807c4:	601a      	str	r2, [r3, #0]
	
	// Konfigurerer PWM-kanal 1 til å bruke klokke A som kilde
	PWM->PWM_CH_NUM[1].PWM_CMR = PWM_CMR_CPRE_CLKA;
   807c6:	220b      	movs	r2, #11
   807c8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	
	// Setter periodeverdien (CPRD) til CPRDA, som representerer en periode på 20 ms (50 Hz).
	PWM->PWM_CH_NUM[1].PWM_CPRD = PWM_CPRD_CPRD(CPRDA);	
   807cc:	f644 6220 	movw	r2, #20000	; 0x4e20
   807d0:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
   807d4:	4770      	bx	lr
   807d6:	bf00      	nop
   807d8:	400e1000 	.word	0x400e1000
   807dc:	10000024 	.word	0x10000024
   807e0:	40094000 	.word	0x40094000

000807e4 <main>:
#include "../include/time.h"
#include "../include/pwm.h"
#include "../lib/can/can_controller.h"


int main(void) {
   807e4:	b500      	push	{lr}
   807e6:	b087      	sub	sp, #28
	SystemInit();  // Initialiser systemklokka og mikrokontrolleren
   807e8:	4b0f      	ldr	r3, [pc, #60]	; (80828 <main+0x44>)
   807ea:	4798      	blx	r3
	uart_init(84000000, 9600);  // Initialiser UART med ein baudrate på 9600
   807ec:	f44f 5116 	mov.w	r1, #9600	; 0x2580
   807f0:	480e      	ldr	r0, [pc, #56]	; (8082c <main+0x48>)
   807f2:	4b0f      	ldr	r3, [pc, #60]	; (80830 <main+0x4c>)
   807f4:	4798      	blx	r3
	can_init_controller(1,0);
   807f6:	2100      	movs	r1, #0
   807f8:	2001      	movs	r0, #1
   807fa:	4b0e      	ldr	r3, [pc, #56]	; (80834 <main+0x50>)
   807fc:	4798      	blx	r3
	uint8_t received_char;
	
	  // Initialiser PWM for servo
	servo_init();
   807fe:	4b0e      	ldr	r3, [pc, #56]	; (80838 <main+0x54>)
   80800:	4798      	blx	r3
	static uint16_t sucsesscout = 0;
	CAN_MESSAGE received_msg;


	while (1) {
		while(can_receive(&received_msg, 0)){} // leser fram til vi retunerer 0 -> suksess
   80802:	2100      	movs	r1, #0
   80804:	a803      	add	r0, sp, #12
   80806:	4b0d      	ldr	r3, [pc, #52]	; (8083c <main+0x58>)
   80808:	4798      	blx	r3
   8080a:	2800      	cmp	r0, #0
   8080c:	d1f9      	bne.n	80802 <main+0x1e>
			
		printf("motatt ID: %d,  Data: %c%c%d\n\r", received_msg.id, received_msg.data[0], received_msg.data[1], received_msg.data[2]);
   8080e:	f8bd 100c 	ldrh.w	r1, [sp, #12]
   80812:	f89d 200f 	ldrb.w	r2, [sp, #15]
   80816:	f89d 3010 	ldrb.w	r3, [sp, #16]
   8081a:	f89d 0011 	ldrb.w	r0, [sp, #17]
   8081e:	9000      	str	r0, [sp, #0]
   80820:	4807      	ldr	r0, [pc, #28]	; (80840 <main+0x5c>)
   80822:	4c08      	ldr	r4, [pc, #32]	; (80844 <main+0x60>)
   80824:	47a0      	blx	r4
	while (1) {
   80826:	e7ec      	b.n	80802 <main+0x1e>
   80828:	000801d1 	.word	0x000801d1
   8082c:	0501bd00 	.word	0x0501bd00
   80830:	000808ad 	.word	0x000808ad
   80834:	00080275 	.word	0x00080275
   80838:	00080849 	.word	0x00080849
   8083c:	0008035d 	.word	0x0008035d
   80840:	00080ac8 	.word	0x00080ac8
   80844:	000806e1 	.word	0x000806e1

00080848 <servo_init>:
 * Created: 02.10.2024 11:26:09
 *  Author: adriaeik
 */ 
#include "../include/servo.h"

void servo_init(void) {
   80848:	b508      	push	{r3, lr}
	pwm_init();
   8084a:	4b01      	ldr	r3, [pc, #4]	; (80850 <servo_init+0x8>)
   8084c:	4798      	blx	r3
   8084e:	bd08      	pop	{r3, pc}
   80850:	00080791 	.word	0x00080791

00080854 <time_init>:
static uint64_t now = 0;
    
__attribute__((constructor)) void time_init(void){
    // Clock calibration is set to '(num cycles for 1ms) / 8'
    // (SysTick is by default set to use 8x clock divisor)
    calib = SysTick->CALIB * 8;
   80854:	4a09      	ldr	r2, [pc, #36]	; (8087c <time_init+0x28>)
   80856:	68d3      	ldr	r3, [r2, #12]
   80858:	00db      	lsls	r3, r3, #3
   8085a:	2100      	movs	r1, #0
   8085c:	4808      	ldr	r0, [pc, #32]	; (80880 <time_init+0x2c>)
   8085e:	6003      	str	r3, [r0, #0]
   80860:	6041      	str	r1, [r0, #4]
    // Set reload at calib-1 ticks 
	SysTick->LOAD = (calib & SysTick_LOAD_RELOAD_Msk)-1;
   80862:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   80866:	3b01      	subs	r3, #1
   80868:	6053      	str	r3, [r2, #4]
    // Reset counter
	SysTick->VAL = 0; 
   8086a:	6091      	str	r1, [r2, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   8086c:	2120      	movs	r1, #32
   8086e:	4b05      	ldr	r3, [pc, #20]	; (80884 <time_init+0x30>)
   80870:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    // Set interrupt priority
	NVIC_SetPriority(SysTick_IRQn, 2);
	SysTick->CTRL = 
   80874:	2307      	movs	r3, #7
   80876:	6013      	str	r3, [r2, #0]
   80878:	4770      	bx	lr
   8087a:	bf00      	nop
   8087c:	e000e010 	.word	0xe000e010
   80880:	200004a8 	.word	0x200004a8
   80884:	e000ed00 	.word	0xe000ed00

00080888 <SysTick_Handler>:
	    ((1 << SysTick_CTRL_TICKINT_Pos)   & SysTick_CTRL_TICKINT_Msk)      |   // Enable interrupt
	    ((1 << SysTick_CTRL_ENABLE_Pos)    & SysTick_CTRL_ENABLE_Msk);	        // Enable SysTick
}    


void SysTick_Handler(void){
   80888:	b430      	push	{r4, r5}
    now += calib;
   8088a:	4906      	ldr	r1, [pc, #24]	; (808a4 <SysTick_Handler+0x1c>)
   8088c:	e9d1 2300 	ldrd	r2, r3, [r1]
   80890:	4805      	ldr	r0, [pc, #20]	; (808a8 <SysTick_Handler+0x20>)
   80892:	e9d0 4500 	ldrd	r4, r5, [r0]
   80896:	1912      	adds	r2, r2, r4
   80898:	416b      	adcs	r3, r5
   8089a:	e9c1 2300 	strd	r2, r3, [r1]
}
   8089e:	bc30      	pop	{r4, r5}
   808a0:	4770      	bx	lr
   808a2:	bf00      	nop
   808a4:	20000458 	.word	0x20000458
   808a8:	200004a8 	.word	0x200004a8

000808ac <uart_init>:
    rb->length--;
    return 1;
}

void uart_init(uint32_t cpufreq, uint32_t baudrate){
    PMC->PMC_PCER0 |= (1 << ID_UART);
   808ac:	4a12      	ldr	r2, [pc, #72]	; (808f8 <uart_init+0x4c>)
   808ae:	6913      	ldr	r3, [r2, #16]
   808b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   808b4:	6113      	str	r3, [r2, #16]
    
    // Set UART pins (A8, A9) to use alternate function (this disables regular IO)
    PIOA->PIO_PDR   |=   PIO_PA8 | PIO_PA9;
   808b6:	4b11      	ldr	r3, [pc, #68]	; (808fc <uart_init+0x50>)
   808b8:	685a      	ldr	r2, [r3, #4]
   808ba:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   808be:	605a      	str	r2, [r3, #4]
    // Set alternate function A (see tables 9-2, 34-2)
    PIOA->PIO_ABSR  &= ~(PIO_PA8 | PIO_PA9);
   808c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   808c2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   808c6:	671a      	str	r2, [r3, #112]	; 0x70
    
    // Configure UART settings
    UART->UART_CR   |= UART_CR_TXEN | UART_CR_RXEN;
   808c8:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   808cc:	681a      	ldr	r2, [r3, #0]
   808ce:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   808d2:	601a      	str	r2, [r3, #0]
    UART->UART_MR   |= UART_MR_PAR_NO;
   808d4:	685a      	ldr	r2, [r3, #4]
   808d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   808da:	605a      	str	r2, [r3, #4]
    UART->UART_BRGR = cpufreq / 16 / baudrate;
   808dc:	0900      	lsrs	r0, r0, #4
   808de:	fbb0 f1f1 	udiv	r1, r0, r1
   808e2:	6219      	str	r1, [r3, #32]
    
    
    // Configure interrupts on receive ready and errors
    UART->UART_IDR = 0xFFFFFFFF;
   808e4:	f04f 32ff 	mov.w	r2, #4294967295
   808e8:	60da      	str	r2, [r3, #12]
    UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   808ea:	22e1      	movs	r2, #225	; 0xe1
   808ec:	609a      	str	r2, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   808ee:	f44f 7280 	mov.w	r2, #256	; 0x100
   808f2:	4b03      	ldr	r3, [pc, #12]	; (80900 <uart_init+0x54>)
   808f4:	601a      	str	r2, [r3, #0]
   808f6:	4770      	bx	lr
   808f8:	400e0600 	.word	0x400e0600
   808fc:	400e0e00 	.word	0x400e0e00
   80900:	e000e100 	.word	0xe000e100

00080904 <__libc_init_array>:
   80904:	b570      	push	{r4, r5, r6, lr}
   80906:	4e0f      	ldr	r6, [pc, #60]	; (80944 <__libc_init_array+0x40>)
   80908:	4d0f      	ldr	r5, [pc, #60]	; (80948 <__libc_init_array+0x44>)
   8090a:	1b76      	subs	r6, r6, r5
   8090c:	10b6      	asrs	r6, r6, #2
   8090e:	bf18      	it	ne
   80910:	2400      	movne	r4, #0
   80912:	d005      	beq.n	80920 <__libc_init_array+0x1c>
   80914:	3401      	adds	r4, #1
   80916:	f855 3b04 	ldr.w	r3, [r5], #4
   8091a:	4798      	blx	r3
   8091c:	42a6      	cmp	r6, r4
   8091e:	d1f9      	bne.n	80914 <__libc_init_array+0x10>
   80920:	4e0a      	ldr	r6, [pc, #40]	; (8094c <__libc_init_array+0x48>)
   80922:	4d0b      	ldr	r5, [pc, #44]	; (80950 <__libc_init_array+0x4c>)
   80924:	f000 f8e2 	bl	80aec <_init>
   80928:	1b76      	subs	r6, r6, r5
   8092a:	10b6      	asrs	r6, r6, #2
   8092c:	bf18      	it	ne
   8092e:	2400      	movne	r4, #0
   80930:	d006      	beq.n	80940 <__libc_init_array+0x3c>
   80932:	3401      	adds	r4, #1
   80934:	f855 3b04 	ldr.w	r3, [r5], #4
   80938:	4798      	blx	r3
   8093a:	42a6      	cmp	r6, r4
   8093c:	d1f9      	bne.n	80932 <__libc_init_array+0x2e>
   8093e:	bd70      	pop	{r4, r5, r6, pc}
   80940:	bd70      	pop	{r4, r5, r6, pc}
   80942:	bf00      	nop
   80944:	00080af8 	.word	0x00080af8
   80948:	00080af8 	.word	0x00080af8
   8094c:	00080b04 	.word	0x00080b04
   80950:	00080af8 	.word	0x00080af8

00080954 <register_fini>:
   80954:	4b02      	ldr	r3, [pc, #8]	; (80960 <register_fini+0xc>)
   80956:	b113      	cbz	r3, 8095e <register_fini+0xa>
   80958:	4802      	ldr	r0, [pc, #8]	; (80964 <register_fini+0x10>)
   8095a:	f000 b805 	b.w	80968 <atexit>
   8095e:	4770      	bx	lr
   80960:	00000000 	.word	0x00000000
   80964:	00080975 	.word	0x00080975

00080968 <atexit>:
   80968:	2300      	movs	r3, #0
   8096a:	4601      	mov	r1, r0
   8096c:	461a      	mov	r2, r3
   8096e:	4618      	mov	r0, r3
   80970:	f000 b81e 	b.w	809b0 <__register_exitproc>

00080974 <__libc_fini_array>:
   80974:	b538      	push	{r3, r4, r5, lr}
   80976:	4c0a      	ldr	r4, [pc, #40]	; (809a0 <__libc_fini_array+0x2c>)
   80978:	4d0a      	ldr	r5, [pc, #40]	; (809a4 <__libc_fini_array+0x30>)
   8097a:	1b64      	subs	r4, r4, r5
   8097c:	10a4      	asrs	r4, r4, #2
   8097e:	d00a      	beq.n	80996 <__libc_fini_array+0x22>
   80980:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80984:	3b01      	subs	r3, #1
   80986:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8098a:	3c01      	subs	r4, #1
   8098c:	f855 3904 	ldr.w	r3, [r5], #-4
   80990:	4798      	blx	r3
   80992:	2c00      	cmp	r4, #0
   80994:	d1f9      	bne.n	8098a <__libc_fini_array+0x16>
   80996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8099a:	f000 b8b3 	b.w	80b04 <_fini>
   8099e:	bf00      	nop
   809a0:	00080b14 	.word	0x00080b14
   809a4:	00080b10 	.word	0x00080b10

000809a8 <__retarget_lock_acquire_recursive>:
   809a8:	4770      	bx	lr
   809aa:	bf00      	nop

000809ac <__retarget_lock_release_recursive>:
   809ac:	4770      	bx	lr
   809ae:	bf00      	nop

000809b0 <__register_exitproc>:
   809b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   809b4:	4d2c      	ldr	r5, [pc, #176]	; (80a68 <__register_exitproc+0xb8>)
   809b6:	4606      	mov	r6, r0
   809b8:	6828      	ldr	r0, [r5, #0]
   809ba:	4698      	mov	r8, r3
   809bc:	460f      	mov	r7, r1
   809be:	4691      	mov	r9, r2
   809c0:	f7ff fff2 	bl	809a8 <__retarget_lock_acquire_recursive>
   809c4:	4b29      	ldr	r3, [pc, #164]	; (80a6c <__register_exitproc+0xbc>)
   809c6:	681c      	ldr	r4, [r3, #0]
   809c8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   809cc:	2b00      	cmp	r3, #0
   809ce:	d03e      	beq.n	80a4e <__register_exitproc+0x9e>
   809d0:	685a      	ldr	r2, [r3, #4]
   809d2:	2a1f      	cmp	r2, #31
   809d4:	dc1c      	bgt.n	80a10 <__register_exitproc+0x60>
   809d6:	f102 0e01 	add.w	lr, r2, #1
   809da:	b176      	cbz	r6, 809fa <__register_exitproc+0x4a>
   809dc:	2101      	movs	r1, #1
   809de:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   809e2:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   809e6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   809ea:	4091      	lsls	r1, r2
   809ec:	4308      	orrs	r0, r1
   809ee:	2e02      	cmp	r6, #2
   809f0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   809f4:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   809f8:	d023      	beq.n	80a42 <__register_exitproc+0x92>
   809fa:	3202      	adds	r2, #2
   809fc:	f8c3 e004 	str.w	lr, [r3, #4]
   80a00:	6828      	ldr	r0, [r5, #0]
   80a02:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80a06:	f7ff ffd1 	bl	809ac <__retarget_lock_release_recursive>
   80a0a:	2000      	movs	r0, #0
   80a0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a10:	4b17      	ldr	r3, [pc, #92]	; (80a70 <__register_exitproc+0xc0>)
   80a12:	b30b      	cbz	r3, 80a58 <__register_exitproc+0xa8>
   80a14:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80a18:	f3af 8000 	nop.w
   80a1c:	4603      	mov	r3, r0
   80a1e:	b1d8      	cbz	r0, 80a58 <__register_exitproc+0xa8>
   80a20:	2000      	movs	r0, #0
   80a22:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80a26:	f04f 0e01 	mov.w	lr, #1
   80a2a:	6058      	str	r0, [r3, #4]
   80a2c:	6019      	str	r1, [r3, #0]
   80a2e:	4602      	mov	r2, r0
   80a30:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a34:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80a38:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80a3c:	2e00      	cmp	r6, #0
   80a3e:	d0dc      	beq.n	809fa <__register_exitproc+0x4a>
   80a40:	e7cc      	b.n	809dc <__register_exitproc+0x2c>
   80a42:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80a46:	4301      	orrs	r1, r0
   80a48:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80a4c:	e7d5      	b.n	809fa <__register_exitproc+0x4a>
   80a4e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80a52:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80a56:	e7bb      	b.n	809d0 <__register_exitproc+0x20>
   80a58:	6828      	ldr	r0, [r5, #0]
   80a5a:	f7ff ffa7 	bl	809ac <__retarget_lock_release_recursive>
   80a5e:	f04f 30ff 	mov.w	r0, #4294967295
   80a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80a66:	bf00      	nop
   80a68:	20000430 	.word	0x20000430
   80a6c:	00080ae8 	.word	0x00080ae8
   80a70:	00000000 	.word	0x00000000
   80a74:	304e4143 	.word	0x304e4143
   80a78:	73656d20 	.word	0x73656d20
   80a7c:	65676173 	.word	0x65676173
   80a80:	72726120 	.word	0x72726120
   80a84:	64657669 	.word	0x64657669
   80a88:	206e6920 	.word	0x206e6920
   80a8c:	2d6e6f6e 	.word	0x2d6e6f6e
   80a90:	64657375 	.word	0x64657375
   80a94:	69616d20 	.word	0x69616d20
   80a98:	786f626c 	.word	0x786f626c
   80a9c:	00000d0a 	.word	0x00000d0a
   80aa0:	6c756e28 	.word	0x6c756e28
   80aa4:	0000296c 	.word	0x0000296c
   80aa8:	3a525245 	.word	0x3a525245
   80aac:	52415520 	.word	0x52415520
   80ab0:	58522054 	.word	0x58522054
   80ab4:	66756220 	.word	0x66756220
   80ab8:	20726566 	.word	0x20726566
   80abc:	66207369 	.word	0x66207369
   80ac0:	0a6c6c75 	.word	0x0a6c6c75
   80ac4:	0000000d 	.word	0x0000000d
   80ac8:	61746f6d 	.word	0x61746f6d
   80acc:	49207474 	.word	0x49207474
   80ad0:	25203a44 	.word	0x25203a44
   80ad4:	20202c64 	.word	0x20202c64
   80ad8:	61746144 	.word	0x61746144
   80adc:	6325203a 	.word	0x6325203a
   80ae0:	64256325 	.word	0x64256325
   80ae4:	00000d0a 	.word	0x00000d0a

00080ae8 <_global_impure_ptr>:
   80ae8:	20000008                                ... 

00080aec <_init>:
   80aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80aee:	bf00      	nop
   80af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80af2:	bc08      	pop	{r3}
   80af4:	469e      	mov	lr, r3
   80af6:	4770      	bx	lr

00080af8 <__init_array_start>:
   80af8:	00080955 	.word	0x00080955

00080afc <__frame_dummy_init_array_entry>:
   80afc:	00080119 00080855                       ....U...

00080b04 <_fini>:
   80b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b06:	bf00      	nop
   80b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80b0a:	bc08      	pop	{r3}
   80b0c:	469e      	mov	lr, r3
   80b0e:	4770      	bx	lr

00080b10 <__fini_array_start>:
   80b10:	000800f5 	.word	0x000800f5
