// Seed: 1207630745
module module_0;
  supply1 id_1;
  wire id_2;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output logic id_6,
    output supply0 id_7,
    output supply0 id_8
);
  assign id_7 = -1;
  initial @(posedge id_5) id_6 <= id_5 - id_1;
  assign id_7 = id_5;
  parameter id_10 = id_10;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign id_8 = 1;
endmodule
