

================================================================
== Vitis HLS Report for 'l3'
================================================================
* Date:           Sun Feb  8 22:48:15 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   786031|   852281|  15.721 ms|  17.046 ms|  786032|  852282|     none|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_704  |generic_tanh_double_s  |        2|       55|  40.000 ns|  1.100 us|    2|   55|     none|
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3  |     1016|     1016|          4|          1|          1|  1014|       yes|
        |- MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5        |   785000|   851250|  628 ~ 681|          -|          -|  1250|        no|
        | + VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7           |      608|      608|         17|          8|          1|    75|       yes|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    719|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        7|   30|    4429|   8409|    -|
|Memory           |       22|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    627|    -|
|Register         |        -|    -|    1066|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       29|   34|    5495|   9819|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|   15|       5|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                   |control_r_s_axi                 |        0|   0|   170|   296|    0|
    |control_s_axi_U                     |control_s_axi                   |        0|   0|    36|    40|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U30   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|   275|   558|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U25  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U26  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U24   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U27   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|   128|   320|    0|
    |fpext_32ns_64_2_no_dsp_1_U29        |fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U28      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |grp_generic_tanh_double_s_fu_704    |generic_tanh_double_s           |        5|   9|  2726|  5438|    0|
    |gmem_m_axi_U                        |gmem_m_axi                      |        2|   0|   512|   580|    0|
    |mul_6ns_9ns_13_1_1_U31              |mul_6ns_9ns_13_1_1              |        0|   0|     0|    51|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        7|  30|  4429|  8409|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_4ns_8_4_1_U32  |mac_muladd_4ns_5ns_4ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_4ns_8_4_1_U33  |mac_muladd_4ns_5ns_4ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_4ns_8_4_1_U34  |mac_muladd_4ns_5ns_4ns_8_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_4ns_8_4_1_U35  |mac_muladd_4ns_5ns_4ns_8_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Weights_CPU_U  |Layer2_Weights_CPU  |       16|  0|   0|    0|  7800|   32|     1|       249600|
    |l2_buf_0_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    |l2_buf_1_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    |l2_buf_2_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    |l2_buf_3_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    |l2_buf_4_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    |l2_buf_5_U            |l2_buf_0            |        1|  0|   0|    0|   169|   32|     1|         5408|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                    |       22|  0|   0|    0|  8814|  224|     7|       282048|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_754_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln56_fu_766_p2                 |         +|   0|  0|  11|           3|           1|
    |add_ln57_1_fu_850_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln57_fu_812_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln58_fu_844_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln70_1_fu_905_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln70_fu_917_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln71_1_fu_1482_p2              |         +|   0|  0|  14|           6|           1|
    |add_ln71_fu_1004_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln72_fu_1477_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln75_1_fu_1417_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln75_fu_1170_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln76_1_fu_1354_p2              |         +|   0|  0|  14|          13|          13|
    |add_ln76_2_fu_1102_p2              |         +|   0|  0|  13|           5|           1|
    |add_ln76_fu_1275_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln77_fu_1461_p2                |         +|   0|  0|  11|           3|           2|
    |add_ln79_1_fu_1389_p2              |         +|   0|  0|  14|          13|          13|
    |add_ln79_fu_1368_p2                |         +|   0|  0|  14|          13|          13|
    |empty_47_fu_1063_p2                |         +|   0|  0|  13|           4|           4|
    |empty_48_fu_1129_p2                |         +|   0|  0|  13|           5|           5|
    |empty_50_fu_1165_p2                |         +|   0|  0|  13|           4|           4|
    |p_mid134_fu_1359_p2                |         +|   0|  0|  13|           4|           4|
    |p_mid161_fu_1217_p2                |         +|   0|  0|  13|           4|           4|
    |p_mid169_fu_1232_p2                |         +|   0|  0|  13|           5|           5|
    |p_mid1_fu_1307_p2                  |         +|   0|  0|  13|           5|           5|
    |tmp1_fu_1120_p2                    |         +|   0|  0|  13|           4|           4|
    |tmp1_mid1_fu_1297_p2               |         +|   0|  0|  13|           4|           4|
    |empty_49_fu_1159_p2                |         -|   0|  0|  14|           9|           9|
    |p_mid130_fu_1337_p2                |         -|   0|  0|  14|           9|           9|
    |p_mid183_fu_1262_p2                |         -|   0|  0|  14|           9|           9|
    |and_ln56_fu_798_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_998_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln75_fu_1096_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_629                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_760_p2                |      icmp|   0|  0|  11|          10|           5|
    |icmp_ln57_fu_772_p2                |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln58_fu_792_p2                |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln70_fu_911_p2                |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln71_fu_923_p2                |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln72_fu_992_p2                |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln75_fu_1072_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln76_fu_1078_p2               |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln77_fu_1090_p2               |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln79_1_fu_1401_p2             |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln79_fu_1395_p2               |      icmp|   0|  0|   8|           3|           1|
    |or_ln57_fu_818_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_967_p2                  |        or|   0|  0|  13|          13|           1|
    |or_ln71_fu_1010_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_1281_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_1379_p2                 |        or|   0|  0|   3|           3|           1|
    |select_ln56_1_fu_804_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln56_fu_778_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln57_1_fu_832_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln57_2_fu_856_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln57_fu_824_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln70_2_fu_929_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln70_3_fu_980_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln70_4_fu_952_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln70_fu_960_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln71_1_fu_1031_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln71_2_fu_1039_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln71_3_fu_1488_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln71_fu_1015_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln75_1_fu_1187_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln75_2_fu_1210_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln75_3_fu_1226_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln75_4_fu_1268_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln75_5_fu_1426_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln75_fu_1176_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln76_1_fu_1343_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln76_2_fu_1431_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln76_3_fu_1472_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln76_4_fu_1466_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln76_fu_1285_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln79_1_fu_1454_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln79_fu_1447_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln56_fu_786_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_987_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln75_fu_1084_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 719|         305|         344|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Layer2_Weights_CPU_address0                 |   20|          4|   13|         52|
    |ap_NS_fsm                                   |  181|         41|    1|         41|
    |ap_enable_reg_pp0_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                     |    9|          2|    1|          2|
    |ap_phi_mux_c_1_phi_fu_561_p4                |    9|          2|    3|          6|
    |ap_phi_mux_c_phi_fu_424_p4                  |    9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten107_phi_fu_526_p4  |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten36_phi_fu_550_p4   |    9|          2|    5|         10|
    |ap_phi_mux_m_phi_fu_538_p4                  |    9|          2|    3|          6|
    |ap_phi_mux_n_phi_fu_573_p4                  |    9|          2|    3|          6|
    |ap_phi_mux_y_phi_fu_446_p4                  |    9|          2|    4|          8|
    |ap_phi_reg_pp1_iter0_phi_ln79_reg_590       |   14|          3|   32|         96|
    |c_1_reg_557                                 |    9|          2|    3|          6|
    |c_reg_420                                   |    9|          2|    3|          6|
    |gmem_blk_n_AR                               |    9|          2|    1|          2|
    |gmem_blk_n_AW                               |    9|          2|    1|          2|
    |gmem_blk_n_B                                |    9|          2|    1|          2|
    |gmem_blk_n_R                                |    9|          2|    1|          2|
    |gmem_blk_n_W                                |    9|          2|    1|          2|
    |grp_fu_722_ce                               |    9|          2|    1|          2|
    |grp_fu_722_p0                               |   20|          4|   64|        256|
    |grp_fu_722_p1                               |   20|          4|   64|        256|
    |i_reg_475                                   |    9|          2|    6|         12|
    |indvar_flatten107_reg_522                   |    9|          2|    7|         14|
    |indvar_flatten118_reg_486                   |    9|          2|    6|         12|
    |indvar_flatten13_reg_409                    |    9|          2|   10|         20|
    |indvar_flatten141_reg_464                   |    9|          2|   11|         22|
    |indvar_flatten36_reg_546                    |    9|          2|    5|         10|
    |indvar_flatten_reg_431                      |    9|          2|    8|         16|
    |j_reg_498                                   |    9|          2|    3|          6|
    |k_reg_510                                   |    9|          2|    3|          6|
    |l2_buf_0_address0                           |   14|          3|    8|         24|
    |l2_buf_1_address0                           |   14|          3|    8|         24|
    |l2_buf_2_address0                           |   14|          3|    8|         24|
    |l2_buf_3_address0                           |   14|          3|    8|         24|
    |l2_buf_4_address0                           |   14|          3|    8|         24|
    |l2_buf_5_address0                           |   14|          3|    8|         24|
    |m_reg_534                                   |    9|          2|    3|          6|
    |n_reg_569                                   |    9|          2|    3|          6|
    |somme_1_reg_580                             |    9|          2|   32|         64|
    |x_reg_453                                   |    9|          2|    4|          8|
    |y_reg_442                                   |    9|          2|    4|          8|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  627|        138|  370|       1141|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |Layer2_Weights_CPU_load_1_reg_1801             |  32|   0|   32|          0|
    |Layer2_Weights_CPU_load_reg_1781               |  32|   0|   32|          0|
    |Layer3_Neurons_CPU_read_reg_1532               |  64|   0|   64|          0|
    |add_ln70_1_reg_1598                            |  11|   0|   11|          0|
    |add_ln72_reg_1901                              |   3|   0|    3|          0|
    |add_ln75_1_reg_1791                            |   7|   0|    7|          0|
    |add_ln76_2_reg_1706                            |   5|   0|    5|          0|
    |add_ln76_reg_1736                              |   3|   0|    3|          0|
    |add_ln77_reg_1866                              |   3|   0|    3|          0|
    |add_ln79_1_reg_1756                            |  12|   0|   13|          1|
    |add_ln79_2_reg_1796                            |   8|   0|    8|          0|
    |add_ln79_3_reg_1806                            |   8|   0|    8|          0|
    |and_ln75_reg_1698                              |   1|   0|    1|          0|
    |ap_CS_fsm                                      |  40|   0|   40|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                        |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter0_phi_ln79_reg_590          |  32|   0|   32|          0|
    |c_1_reg_557                                    |   3|   0|    3|          0|
    |c_reg_420                                      |   3|   0|    3|          0|
    |conv1_reg_1921                                 |  32|   0|   32|          0|
    |conv_reg_1911                                  |  64|   0|   64|          0|
    |empty_47_reg_1672                              |   4|   0|    4|          0|
    |empty_50_reg_1711                              |   4|   0|    4|          0|
    |gmem_addr_read_reg_1587                        |  32|   0|   32|          0|
    |gmem_addr_reg_1537                             |  64|   0|   64|          0|
    |grp_generic_tanh_double_s_fu_704_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_475                                      |   6|   0|    6|          0|
    |icmp_ln56_reg_1548                             |   1|   0|    1|          0|
    |icmp_ln71_reg_1606                             |   1|   0|    1|          0|
    |icmp_ln75_reg_1682                             |   1|   0|    1|          0|
    |icmp_ln75_reg_1682_pp1_iter1_reg               |   1|   0|    1|          0|
    |icmp_ln76_reg_1686                             |   1|   0|    1|          0|
    |icmp_ln79_1_reg_1766                           |   1|   0|    1|          0|
    |icmp_ln79_reg_1761                             |   1|   0|    1|          0|
    |indvar_flatten107_reg_522                      |   7|   0|    7|          0|
    |indvar_flatten118_reg_486                      |   6|   0|    6|          0|
    |indvar_flatten13_reg_409                       |  10|   0|   10|          0|
    |indvar_flatten141_reg_464                      |  11|   0|   11|          0|
    |indvar_flatten36_reg_546                       |   5|   0|    5|          0|
    |indvar_flatten_reg_431                         |   8|   0|    8|          0|
    |j_reg_498                                      |   3|   0|    3|          0|
    |k_reg_510                                      |   3|   0|    3|          0|
    |m_reg_534                                      |   3|   0|    3|          0|
    |mul1_reg_1881                                  |  32|   0|   32|          0|
    |mul43_1_reg_1886                               |  32|   0|   32|          0|
    |mul_ln70_reg_1615                              |  13|   0|   13|          0|
    |n_reg_569                                      |   3|   0|    3|          0|
    |or_ln70_reg_1630                               |  12|   0|   13|          1|
    |p_mid134_reg_1746                              |   4|   0|    4|          0|
    |reg_728                                        |  64|   0|   64|          0|
    |select_ln56_1_reg_1552                         |   3|   0|    3|          0|
    |select_ln57_1_reg_1562                         |   4|   0|    4|          0|
    |select_ln57_reg_1557                           |   4|   0|    4|          0|
    |select_ln57_reg_1557_pp0_iter1_reg             |   4|   0|    4|          0|
    |select_ln70_4_reg_1625                         |   6|   0|    6|          0|
    |select_ln71_1_reg_1645                         |   3|   0|    4|          1|
    |select_ln71_2_reg_1651                         |   3|   0|    3|          0|
    |select_ln71_3_reg_1906                         |   6|   0|    6|          0|
    |select_ln71_reg_1640                           |   3|   0|    3|          0|
    |select_ln75_1_reg_1721                         |   3|   0|    3|          0|
    |select_ln75_3_reg_1731                         |   4|   0|    4|          0|
    |select_ln75_reg_1716                           |   3|   0|    3|          0|
    |select_ln76_3_reg_1876                         |   3|   0|    3|          0|
    |select_ln76_4_reg_1871                         |   5|   0|    5|          0|
    |select_ln76_reg_1741                           |   3|   0|    3|          0|
    |select_ln79_1_reg_1861                         |  32|   0|   32|          0|
    |somme_1_reg_580                                |  32|   0|   32|          0|
    |somme_2_reg_1891                               |  32|   0|   32|          0|
    |tmp_4_reg_1656                                 |   3|   0|    4|          1|
    |tmp_reg_1916                                   |  64|   0|   64|          0|
    |x_reg_453                                      |   4|   0|    4|          0|
    |y_reg_442                                      |   4|   0|    4|          0|
    |zext_ln75_3_reg_1662                           |   3|   0|    8|          5|
    |zext_ln75_reg_1667                             |   3|   0|    4|          1|
    |icmp_ln56_reg_1548                             |  64|  32|    1|          0|
    |select_ln56_1_reg_1552                         |  64|  32|    3|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1066|  64|  952|         10|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR     |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR     |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|   return void|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    6|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|            l3|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            l3|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|            l3|  return value|
|m_axi_gmem_AWVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA         |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID           |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR        |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN         |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK        |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT        |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS         |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA         |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP         |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID           |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER         |   in|    1|       m_axi|          gmem|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

