$date
	Tue Oct 14 00:26:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x"
x!
$end
#10
1!
0"
#20
0!
1"
#30
