
KN2CSat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000027fc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000044  00802000  000027fc  00002890  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000fb  00802044  00802044  000028d4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000028d4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000398  00000000  00000000  00002930  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000843a  00000000  00000000  00002cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000016fd  00000000  00000000  0000b102  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000531a  00000000  00000000  0000c7ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000010d4  00000000  00000000  00011b1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00027d1a  00000000  00000000  00012bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003f08  00000000  00000000  0003a90a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000328  00000000  00000000  0003e812  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009fdc  00000000  00000000  0003eb3a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	0c 94 d7 0e 	jmp	0x1dae	; 0x1dae <__vector_13>
      38:	0c 94 67 09 	jmp	0x12ce	; 0x12ce <__vector_14>
      3c:	0c 94 90 09 	jmp	0x1320	; 0x1320 <__vector_15>
      40:	0c 94 b9 09 	jmp	0x1372	; 0x1372 <__vector_16>
      44:	0c 94 e2 09 	jmp	0x13c4	; 0x13c4 <__vector_17>
      48:	0c 94 0b 0a 	jmp	0x1416	; 0x1416 <__vector_18>
      4c:	0c 94 34 0a 	jmp	0x1468	; 0x1468 <__vector_19>
      50:	0c 94 5d 0a 	jmp	0x14ba	; 0x14ba <__vector_20>
      54:	0c 94 86 0a 	jmp	0x150c	; 0x150c <__vector_21>
      58:	0c 94 af 0a 	jmp	0x155e	; 0x155e <__vector_22>
      5c:	0c 94 d8 0a 	jmp	0x15b0	; 0x15b0 <__vector_23>
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	e8 c0       	rjmp	.+464    	; 0x236 <__bad_interrupt>
      66:	00 00       	nop
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 72 0c 	jmp	0x18e4	; 0x18e4 <__vector_47>
      c0:	0c 94 9b 0c 	jmp	0x1936	; 0x1936 <__vector_48>
      c4:	0c 94 c4 0c 	jmp	0x1988	; 0x1988 <__vector_49>
      c8:	0c 94 ed 0c 	jmp	0x19da	; 0x19da <__vector_50>
      cc:	0c 94 16 0d 	jmp	0x1a2c	; 0x1a2c <__vector_51>
      d0:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <__vector_52>
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	8c c0       	rjmp	.+280    	; 0x236 <__bad_interrupt>
     11e:	00 00       	nop
     120:	8a c0       	rjmp	.+276    	; 0x236 <__bad_interrupt>
     122:	00 00       	nop
     124:	88 c0       	rjmp	.+272    	; 0x236 <__bad_interrupt>
     126:	00 00       	nop
     128:	86 c0       	rjmp	.+268    	; 0x236 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 94 fc 0e 	jmp	0x1df8	; 0x1df8 <__vector_77>
     138:	0c 94 01 0b 	jmp	0x1602	; 0x1602 <__vector_78>
     13c:	0c 94 2a 0b 	jmp	0x1654	; 0x1654 <__vector_79>
     140:	0c 94 53 0b 	jmp	0x16a6	; 0x16a6 <__vector_80>
     144:	0c 94 7c 0b 	jmp	0x16f8	; 0x16f8 <__vector_81>
     148:	0c 94 a5 0b 	jmp	0x174a	; 0x174a <__vector_82>
     14c:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__vector_83>
     150:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__vector_84>
     154:	0c 94 20 0c 	jmp	0x1840	; 0x1840 <__vector_85>
     158:	0c 94 49 0c 	jmp	0x1892	; 0x1892 <__vector_86>
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	ec ef       	ldi	r30, 0xFC	; 252
     210:	f7 e2       	ldi	r31, 0x27	; 39
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a4 34       	cpi	r26, 0x44	; 68
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	21 e2       	ldi	r18, 0x21	; 33
     220:	a4 e4       	ldi	r26, 0x44	; 68
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	af 33       	cpi	r26, 0x3F	; 63
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 be 0e 	call	0x1d7c	; 0x1d7c <main>
     232:	0c 94 fc 13 	jmp	0x27f8	; 0x27f8 <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <spi_xmega_set_baud_div>:
 * \return Status of operation.
 *   \retval >=0  Success.
 *   \retval  <0  Error.
 */
int8_t spi_xmega_set_baud_div(SPI_t *spi, uint32_t baudrate, uint32_t clkper_hz)
{
     238:	cf 92       	push	r12
     23a:	df 92       	push	r13
     23c:	ef 92       	push	r14
     23e:	ff 92       	push	r15
     240:	0f 93       	push	r16
     242:	1f 93       	push	r17
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
     248:	ec 01       	movw	r28, r24
     24a:	6a 01       	movw	r12, r20
     24c:	7b 01       	movw	r14, r22

	/*
	 * Get wanted divisor rounded up so we don't get speed higher than
	 * requested baudrate.
	 */
	divisor = (clkper_hz + baudrate - 1) / baudrate;
     24e:	db 01       	movw	r26, r22
     250:	ca 01       	movw	r24, r20
     252:	01 97       	sbiw	r24, 0x01	; 1
     254:	a1 09       	sbc	r26, r1
     256:	b1 09       	sbc	r27, r1
     258:	bc 01       	movw	r22, r24
     25a:	cd 01       	movw	r24, r26
     25c:	60 0f       	add	r22, r16
     25e:	71 1f       	adc	r23, r17
     260:	82 1f       	adc	r24, r18
     262:	93 1f       	adc	r25, r19
     264:	a7 01       	movw	r20, r14
     266:	96 01       	movw	r18, r12
     268:	0e 94 21 11 	call	0x2242	; 0x2242 <__udivmodsi4>

	if (divisor > 128) {
     26c:	21 38       	cpi	r18, 0x81	; 129
     26e:	31 05       	cpc	r19, r1
     270:	41 05       	cpc	r20, r1
     272:	51 05       	cpc	r21, r1
     274:	f8 f4       	brcc	.+62     	; 0x2b4 <spi_xmega_set_baud_div+0x7c>

	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
     276:	21 34       	cpi	r18, 0x41	; 65
     278:	60 f4       	brcc	.+24     	; 0x292 <spi_xmega_set_baud_div+0x5a>
		ctrl = SPI_PRESCALER_DIV128_gc;
	}
	else if (divisor_8bit > 32) {
     27a:	21 32       	cpi	r18, 0x21	; 33
     27c:	60 f4       	brcc	.+24     	; 0x296 <spi_xmega_set_baud_div+0x5e>
		ctrl = SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 16) {
     27e:	21 31       	cpi	r18, 0x11	; 17
     280:	60 f4       	brcc	.+24     	; 0x29a <spi_xmega_set_baud_div+0x62>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
	}
	else if (divisor_8bit > 8) {
     282:	29 30       	cpi	r18, 0x09	; 9
     284:	60 f4       	brcc	.+24     	; 0x29e <spi_xmega_set_baud_div+0x66>
		ctrl = SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 4) {
     286:	25 30       	cpi	r18, 0x05	; 5
     288:	60 f4       	brcc	.+24     	; 0x2a2 <spi_xmega_set_baud_div+0x6a>
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
	}
	else if (divisor_8bit > 2) {
     28a:	23 30       	cpi	r18, 0x03	; 3
     28c:	60 f0       	brcs	.+24     	; 0x2a6 <spi_xmega_set_baud_div+0x6e>
		ctrl = SPI_PRESCALER_DIV4_gc;
     28e:	90 e0       	ldi	r25, 0x00	; 0
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	/*
	 * For divisor values between the possible ones round up to the closest
	 * higher one to avoid higher baudrate than requested.
	 */
	if (divisor_8bit > 64) {
		ctrl = SPI_PRESCALER_DIV128_gc;
     292:	93 e0       	ldi	r25, 0x03	; 3
     294:	09 c0       	rjmp	.+18     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 32) {
		ctrl = SPI_PRESCALER_DIV64_gc;
     296:	92 e0       	ldi	r25, 0x02	; 2
     298:	07 c0       	rjmp	.+14     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 16) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV64_gc;
     29a:	92 e8       	ldi	r25, 0x82	; 130
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 8) {
		ctrl = SPI_PRESCALER_DIV16_gc;
     29e:	91 e0       	ldi	r25, 0x01	; 1
     2a0:	03 c0       	rjmp	.+6      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 4) {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV16_gc;
     2a2:	91 e8       	ldi	r25, 0x81	; 129
     2a4:	01 c0       	rjmp	.+2      	; 0x2a8 <spi_xmega_set_baud_div+0x70>
	}
	else if (divisor_8bit > 2) {
		ctrl = SPI_PRESCALER_DIV4_gc;
	}
	else {
		ctrl = SPI_CLK2X_bm | SPI_PRESCALER_DIV4_gc;
     2a6:	90 e8       	ldi	r25, 0x80	; 128
	}

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;
     2a8:	88 81       	ld	r24, Y
     2aa:	8c 77       	andi	r24, 0x7C	; 124
     2ac:	89 2b       	or	r24, r25
     2ae:	88 83       	st	Y, r24

	return 1;
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	01 c0       	rjmp	.+2      	; 0x2b6 <spi_xmega_set_baud_div+0x7e>
	if (divisor > 128) {
		/*
		 * Highest possible divisor is 128 so fail since we can't get
		 * low enough baudrate.
		 */
		return -1;
     2b4:	8f ef       	ldi	r24, 0xFF	; 255

	// Update register and make sure to clear out any leftover bits
	spi->CTRL = (spi->CTRL & ~(SPI_CLK2X_bm | SPI_PRESCALER_gm)) | ctrl;

	return 1;
}
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	1f 91       	pop	r17
     2bc:	0f 91       	pop	r16
     2be:	ff 90       	pop	r15
     2c0:	ef 90       	pop	r14
     2c2:	df 90       	pop	r13
     2c4:	cf 90       	pop	r12
     2c6:	08 95       	ret

000002c8 <MS5611_calculate>:
   		 MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
   	 }
  
  	 
  
   }
     2c8:	2f 92       	push	r2
     2ca:	3f 92       	push	r3
     2cc:	4f 92       	push	r4
     2ce:	5f 92       	push	r5
     2d0:	6f 92       	push	r6
     2d2:	7f 92       	push	r7
     2d4:	8f 92       	push	r8
     2d6:	9f 92       	push	r9
     2d8:	af 92       	push	r10
     2da:	bf 92       	push	r11
     2dc:	cf 92       	push	r12
     2de:	df 92       	push	r13
     2e0:	ef 92       	push	r14
     2e2:	ff 92       	push	r15
     2e4:	0f 93       	push	r16
     2e6:	1f 93       	push	r17
     2e8:	cf 93       	push	r28
     2ea:	df 93       	push	r29
     2ec:	cd b7       	in	r28, 0x3d	; 61
     2ee:	de b7       	in	r29, 0x3e	; 62
     2f0:	64 97       	sbiw	r28, 0x14	; 20
     2f2:	cd bf       	out	0x3d, r28	; 61
     2f4:	de bf       	out	0x3e, r29	; 62
     2f6:	4c 01       	movw	r8, r24
     2f8:	3b 01       	movw	r6, r22
     2fa:	4d 87       	std	Y+13, r20	; 0x0d
     2fc:	5e 87       	std	Y+14, r21	; 0x0e
     2fe:	19 01       	movw	r2, r18
     300:	b8 01       	movw	r22, r16
     302:	80 e0       	ldi	r24, 0x00	; 0
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     30a:	20 e0       	ldi	r18, 0x00	; 0
     30c:	30 e0       	ldi	r19, 0x00	; 0
     30e:	40 e8       	ldi	r20, 0x80	; 128
     310:	53 e4       	ldi	r21, 0x43	; 67
     312:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     316:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     31a:	29 a5       	ldd	r18, Y+41	; 0x29
     31c:	3a a5       	ldd	r19, Y+42	; 0x2a
     31e:	4b a5       	ldd	r20, Y+43	; 0x2b
     320:	5c a5       	ldd	r21, Y+44	; 0x2c
     322:	26 1b       	sub	r18, r22
     324:	37 0b       	sbc	r19, r23
     326:	48 0b       	sbc	r20, r24
     328:	59 0b       	sbc	r21, r25
     32a:	ca 01       	movw	r24, r20
     32c:	b9 01       	movw	r22, r18
     32e:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     332:	69 83       	std	Y+1, r22	; 0x01
     334:	7a 83       	std	Y+2, r23	; 0x02
     336:	8b 83       	std	Y+3, r24	; 0x03
     338:	9c 83       	std	Y+4, r25	; 0x04
     33a:	b7 01       	movw	r22, r14
     33c:	80 e0       	ldi	r24, 0x00	; 0
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     344:	20 e0       	ldi	r18, 0x00	; 0
     346:	30 e0       	ldi	r19, 0x00	; 0
     348:	40 e0       	ldi	r20, 0x00	; 0
     34a:	54 e3       	ldi	r21, 0x34	; 52
     34c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     350:	29 81       	ldd	r18, Y+1	; 0x01
     352:	3a 81       	ldd	r19, Y+2	; 0x02
     354:	4b 81       	ldd	r20, Y+3	; 0x03
     356:	5c 81       	ldd	r21, Y+4	; 0x04
     358:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     35c:	20 e0       	ldi	r18, 0x00	; 0
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	4a ef       	ldi	r20, 0xFA	; 250
     362:	54 e4       	ldi	r21, 0x44	; 68
     364:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     368:	20 e0       	ldi	r18, 0x00	; 0
     36a:	30 e0       	ldi	r19, 0x00	; 0
     36c:	48 ec       	ldi	r20, 0xC8	; 200
     36e:	52 e4       	ldi	r21, 0x42	; 66
     370:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <__divsf3>
     374:	69 87       	std	Y+9, r22	; 0x09
     376:	7a 87       	std	Y+10, r23	; 0x0a
     378:	8b 87       	std	Y+11, r24	; 0x0b
     37a:	9c 87       	std	Y+12, r25	; 0x0c
     37c:	b3 01       	movw	r22, r6
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     386:	20 e0       	ldi	r18, 0x00	; 0
     388:	30 e0       	ldi	r19, 0x00	; 0
     38a:	40 e8       	ldi	r20, 0x80	; 128
     38c:	55 e4       	ldi	r21, 0x45	; 69
     38e:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     392:	69 8b       	std	Y+17, r22	; 0x11
     394:	7a 8b       	std	Y+18, r23	; 0x12
     396:	8b 8b       	std	Y+19, r24	; 0x13
     398:	9c 8b       	std	Y+20, r25	; 0x14
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	30 e0       	ldi	r19, 0x00	; 0
     39e:	40 e0       	ldi	r20, 0x00	; 0
     3a0:	5c e3       	ldi	r21, 0x3C	; 60
     3a2:	69 81       	ldd	r22, Y+1	; 0x01
     3a4:	7a 81       	ldd	r23, Y+2	; 0x02
     3a6:	8b 81       	ldd	r24, Y+3	; 0x03
     3a8:	9c 81       	ldd	r25, Y+4	; 0x04
     3aa:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     3ae:	20 e0       	ldi	r18, 0x00	; 0
     3b0:	30 e0       	ldi	r19, 0x00	; 0
     3b2:	40 e8       	ldi	r20, 0x80	; 128
     3b4:	5d e3       	ldi	r21, 0x3D	; 61
     3b6:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     3ba:	2b 01       	movw	r4, r22
     3bc:	3c 01       	movw	r6, r24
     3be:	b1 01       	movw	r22, r2
     3c0:	80 e0       	ldi	r24, 0x00	; 0
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     3c8:	9b 01       	movw	r18, r22
     3ca:	ac 01       	movw	r20, r24
     3cc:	c3 01       	movw	r24, r6
     3ce:	b2 01       	movw	r22, r4
     3d0:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     3d4:	9b 01       	movw	r18, r22
     3d6:	ac 01       	movw	r20, r24
     3d8:	69 89       	ldd	r22, Y+17	; 0x11
     3da:	7a 89       	ldd	r23, Y+18	; 0x12
     3dc:	8b 89       	ldd	r24, Y+19	; 0x13
     3de:	9c 89       	ldd	r25, Y+20	; 0x14
     3e0:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     3e4:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     3e8:	2b 01       	movw	r4, r22
     3ea:	3c 01       	movw	r6, r24
     3ec:	b4 01       	movw	r22, r8
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     3f6:	20 e0       	ldi	r18, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	40 e8       	ldi	r20, 0x80	; 128
     3fc:	55 e4       	ldi	r21, 0x45	; 69
     3fe:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     402:	6d 83       	std	Y+5, r22	; 0x05
     404:	7e 83       	std	Y+6, r23	; 0x06
     406:	8f 83       	std	Y+7, r24	; 0x07
     408:	98 87       	std	Y+8, r25	; 0x08
     40a:	20 e0       	ldi	r18, 0x00	; 0
     40c:	30 e0       	ldi	r19, 0x00	; 0
     40e:	40 e8       	ldi	r20, 0x80	; 128
     410:	5b e3       	ldi	r21, 0x3B	; 59
     412:	69 81       	ldd	r22, Y+1	; 0x01
     414:	7a 81       	ldd	r23, Y+2	; 0x02
     416:	8b 81       	ldd	r24, Y+3	; 0x03
     418:	9c 81       	ldd	r25, Y+4	; 0x04
     41a:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     41e:	20 e0       	ldi	r18, 0x00	; 0
     420:	30 e0       	ldi	r19, 0x00	; 0
     422:	40 e0       	ldi	r20, 0x00	; 0
     424:	5e e3       	ldi	r21, 0x3E	; 62
     426:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     42a:	69 83       	std	Y+1, r22	; 0x01
     42c:	7a 83       	std	Y+2, r23	; 0x02
     42e:	8b 83       	std	Y+3, r24	; 0x03
     430:	9c 83       	std	Y+4, r25	; 0x04
     432:	4d 85       	ldd	r20, Y+13	; 0x0d
     434:	5e 85       	ldd	r21, Y+14	; 0x0e
     436:	ba 01       	movw	r22, r20
     438:	80 e0       	ldi	r24, 0x00	; 0
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     440:	9b 01       	movw	r18, r22
     442:	ac 01       	movw	r20, r24
     444:	69 81       	ldd	r22, Y+1	; 0x01
     446:	7a 81       	ldd	r23, Y+2	; 0x02
     448:	8b 81       	ldd	r24, Y+3	; 0x03
     44a:	9c 81       	ldd	r25, Y+4	; 0x04
     44c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     450:	9b 01       	movw	r18, r22
     452:	ac 01       	movw	r20, r24
     454:	6d 81       	ldd	r22, Y+5	; 0x05
     456:	7e 81       	ldd	r23, Y+6	; 0x06
     458:	8f 81       	ldd	r24, Y+7	; 0x07
     45a:	98 85       	ldd	r25, Y+8	; 0x08
     45c:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     460:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     464:	69 83       	std	Y+1, r22	; 0x01
     466:	7a 83       	std	Y+2, r23	; 0x02
     468:	8b 83       	std	Y+3, r24	; 0x03
     46a:	9c 83       	std	Y+4, r25	; 0x04
     46c:	20 e0       	ldi	r18, 0x00	; 0
     46e:	30 e0       	ldi	r19, 0x00	; 0
     470:	40 ea       	ldi	r20, 0xA0	; 160
     472:	51 e4       	ldi	r21, 0x41	; 65
     474:	69 85       	ldd	r22, Y+9	; 0x09
     476:	7a 85       	ldd	r23, Y+10	; 0x0a
     478:	8b 85       	ldd	r24, Y+11	; 0x0b
     47a:	9c 85       	ldd	r25, Y+12	; 0x0c
     47c:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <__cmpsf2>
     480:	88 23       	and	r24, r24
     482:	0c f0       	brlt	.+2      	; 0x486 <MS5611_calculate+0x1be>
     484:	bb c0       	rjmp	.+374    	; 0x5fc <MS5611_calculate+0x334>
     486:	20 e0       	ldi	r18, 0x00	; 0
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	4a ef       	ldi	r20, 0xFA	; 250
     48c:	54 e4       	ldi	r21, 0x44	; 68
     48e:	69 85       	ldd	r22, Y+9	; 0x09
     490:	7a 85       	ldd	r23, Y+10	; 0x0a
     492:	8b 85       	ldd	r24, Y+11	; 0x0b
     494:	9c 85       	ldd	r25, Y+12	; 0x0c
     496:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__subsf3>
     49a:	9b 01       	movw	r18, r22
     49c:	ac 01       	movw	r20, r24
     49e:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     4a2:	6d 83       	std	Y+5, r22	; 0x05
     4a4:	7e 83       	std	Y+6, r23	; 0x06
     4a6:	8f 83       	std	Y+7, r24	; 0x07
     4a8:	98 87       	std	Y+8, r25	; 0x08
     4aa:	20 e0       	ldi	r18, 0x00	; 0
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	40 e0       	ldi	r20, 0x00	; 0
     4b0:	5f e3       	ldi	r21, 0x3F	; 63
     4b2:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     4b6:	20 e0       	ldi	r18, 0x00	; 0
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	40 ea       	ldi	r20, 0xA0	; 160
     4bc:	50 e4       	ldi	r21, 0x40	; 64
     4be:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     4c2:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     4c6:	6d 87       	std	Y+13, r22	; 0x0d
     4c8:	7e 87       	std	Y+14, r23	; 0x0e
     4ca:	8f 87       	std	Y+15, r24	; 0x0f
     4cc:	98 8b       	std	Y+16, r25	; 0x10
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	40 e8       	ldi	r20, 0x80	; 128
     4d4:	5e e3       	ldi	r21, 0x3E	; 62
     4d6:	6d 81       	ldd	r22, Y+5	; 0x05
     4d8:	7e 81       	ldd	r23, Y+6	; 0x06
     4da:	8f 81       	ldd	r24, Y+7	; 0x07
     4dc:	98 85       	ldd	r25, Y+8	; 0x08
     4de:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     4e2:	20 e0       	ldi	r18, 0x00	; 0
     4e4:	30 e0       	ldi	r19, 0x00	; 0
     4e6:	40 ea       	ldi	r20, 0xA0	; 160
     4e8:	50 e4       	ldi	r21, 0x40	; 64
     4ea:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     4ee:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     4f2:	6d 83       	std	Y+5, r22	; 0x05
     4f4:	7e 83       	std	Y+6, r23	; 0x06
     4f6:	8f 83       	std	Y+7, r24	; 0x07
     4f8:	98 87       	std	Y+8, r25	; 0x08
     4fa:	20 e0       	ldi	r18, 0x00	; 0
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	40 e7       	ldi	r20, 0x70	; 112
     500:	51 ec       	ldi	r21, 0xC1	; 193
     502:	69 85       	ldd	r22, Y+9	; 0x09
     504:	7a 85       	ldd	r23, Y+10	; 0x0a
     506:	8b 85       	ldd	r24, Y+11	; 0x0b
     508:	9c 85       	ldd	r25, Y+12	; 0x0c
     50a:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <__cmpsf2>
     50e:	88 23       	and	r24, r24
     510:	0c f0       	brlt	.+2      	; 0x514 <MS5611_calculate+0x24c>
     512:	5c c0       	rjmp	.+184    	; 0x5cc <MS5611_calculate+0x304>
     514:	20 e0       	ldi	r18, 0x00	; 0
     516:	30 e8       	ldi	r19, 0x80	; 128
     518:	4b eb       	ldi	r20, 0xBB	; 187
     51a:	54 e4       	ldi	r21, 0x44	; 68
     51c:	69 85       	ldd	r22, Y+9	; 0x09
     51e:	7a 85       	ldd	r23, Y+10	; 0x0a
     520:	8b 85       	ldd	r24, Y+11	; 0x0b
     522:	9c 85       	ldd	r25, Y+12	; 0x0c
     524:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     528:	9b 01       	movw	r18, r22
     52a:	ac 01       	movw	r20, r24
     52c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     530:	69 8b       	std	Y+17, r22	; 0x11
     532:	7a 8b       	std	Y+18, r23	; 0x12
     534:	8b 8b       	std	Y+19, r24	; 0x13
     536:	9c 8b       	std	Y+20, r25	; 0x14
     538:	6d 85       	ldd	r22, Y+13	; 0x0d
     53a:	7e 85       	ldd	r23, Y+14	; 0x0e
     53c:	8f 85       	ldd	r24, Y+15	; 0x0f
     53e:	98 89       	ldd	r25, Y+16	; 0x10
     540:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     544:	6d 87       	std	Y+13, r22	; 0x0d
     546:	7e 87       	std	Y+14, r23	; 0x0e
     548:	8f 87       	std	Y+15, r24	; 0x0f
     54a:	98 8b       	std	Y+16, r25	; 0x10
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	40 ee       	ldi	r20, 0xE0	; 224
     552:	50 e4       	ldi	r21, 0x40	; 64
     554:	69 89       	ldd	r22, Y+17	; 0x11
     556:	7a 89       	ldd	r23, Y+18	; 0x12
     558:	8b 89       	ldd	r24, Y+19	; 0x13
     55a:	9c 89       	ldd	r25, Y+20	; 0x14
     55c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     560:	9b 01       	movw	r18, r22
     562:	ac 01       	movw	r20, r24
     564:	6d 85       	ldd	r22, Y+13	; 0x0d
     566:	7e 85       	ldd	r23, Y+14	; 0x0e
     568:	8f 85       	ldd	r24, Y+15	; 0x0f
     56a:	98 89       	ldd	r25, Y+16	; 0x10
     56c:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     570:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     574:	6d 87       	std	Y+13, r22	; 0x0d
     576:	7e 87       	std	Y+14, r23	; 0x0e
     578:	8f 87       	std	Y+15, r24	; 0x0f
     57a:	98 8b       	std	Y+16, r25	; 0x10
     57c:	6d 81       	ldd	r22, Y+5	; 0x05
     57e:	7e 81       	ldd	r23, Y+6	; 0x06
     580:	8f 81       	ldd	r24, Y+7	; 0x07
     582:	98 85       	ldd	r25, Y+8	; 0x08
     584:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     588:	6d 83       	std	Y+5, r22	; 0x05
     58a:	7e 83       	std	Y+6, r23	; 0x06
     58c:	8f 83       	std	Y+7, r24	; 0x07
     58e:	98 87       	std	Y+8, r25	; 0x08
     590:	20 e0       	ldi	r18, 0x00	; 0
     592:	30 e0       	ldi	r19, 0x00	; 0
     594:	40 e0       	ldi	r20, 0x00	; 0
     596:	5f e3       	ldi	r21, 0x3F	; 63
     598:	69 89       	ldd	r22, Y+17	; 0x11
     59a:	7a 89       	ldd	r23, Y+18	; 0x12
     59c:	8b 89       	ldd	r24, Y+19	; 0x13
     59e:	9c 89       	ldd	r25, Y+20	; 0x14
     5a0:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     5a4:	20 e0       	ldi	r18, 0x00	; 0
     5a6:	30 e0       	ldi	r19, 0x00	; 0
     5a8:	40 e3       	ldi	r20, 0x30	; 48
     5aa:	51 e4       	ldi	r21, 0x41	; 65
     5ac:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     5b0:	9b 01       	movw	r18, r22
     5b2:	ac 01       	movw	r20, r24
     5b4:	6d 81       	ldd	r22, Y+5	; 0x05
     5b6:	7e 81       	ldd	r23, Y+6	; 0x06
     5b8:	8f 81       	ldd	r24, Y+7	; 0x07
     5ba:	98 85       	ldd	r25, Y+8	; 0x08
     5bc:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     5c0:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     5c4:	6d 83       	std	Y+5, r22	; 0x05
     5c6:	7e 83       	std	Y+6, r23	; 0x06
     5c8:	8f 83       	std	Y+7, r24	; 0x07
     5ca:	98 87       	std	Y+8, r25	; 0x08
     5cc:	8d 85       	ldd	r24, Y+13	; 0x0d
     5ce:	9e 85       	ldd	r25, Y+14	; 0x0e
     5d0:	af 85       	ldd	r26, Y+15	; 0x0f
     5d2:	b8 89       	ldd	r27, Y+16	; 0x10
     5d4:	48 1a       	sub	r4, r24
     5d6:	59 0a       	sbc	r5, r25
     5d8:	6a 0a       	sbc	r6, r26
     5da:	7b 0a       	sbc	r7, r27
     5dc:	29 81       	ldd	r18, Y+1	; 0x01
     5de:	3a 81       	ldd	r19, Y+2	; 0x02
     5e0:	4b 81       	ldd	r20, Y+3	; 0x03
     5e2:	5c 81       	ldd	r21, Y+4	; 0x04
     5e4:	8d 81       	ldd	r24, Y+5	; 0x05
     5e6:	9e 81       	ldd	r25, Y+6	; 0x06
     5e8:	af 81       	ldd	r26, Y+7	; 0x07
     5ea:	b8 85       	ldd	r27, Y+8	; 0x08
     5ec:	28 1b       	sub	r18, r24
     5ee:	39 0b       	sbc	r19, r25
     5f0:	4a 0b       	sbc	r20, r26
     5f2:	5b 0b       	sbc	r21, r27
     5f4:	29 83       	std	Y+1, r18	; 0x01
     5f6:	3a 83       	std	Y+2, r19	; 0x02
     5f8:	4b 83       	std	Y+3, r20	; 0x03
     5fa:	5c 83       	std	Y+4, r21	; 0x04
     5fc:	69 81       	ldd	r22, Y+1	; 0x01
     5fe:	7a 81       	ldd	r23, Y+2	; 0x02
     600:	8b 81       	ldd	r24, Y+3	; 0x03
     602:	9c 81       	ldd	r25, Y+4	; 0x04
     604:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     608:	20 e0       	ldi	r18, 0x00	; 0
     60a:	30 e0       	ldi	r19, 0x00	; 0
     60c:	40 e0       	ldi	r20, 0x00	; 0
     60e:	55 e3       	ldi	r21, 0x35	; 53
     610:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     614:	20 e0       	ldi	r18, 0x00	; 0
     616:	30 e0       	ldi	r19, 0x00	; 0
     618:	40 e0       	ldi	r20, 0x00	; 0
     61a:	58 e3       	ldi	r21, 0x38	; 56
     61c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     620:	20 e0       	ldi	r18, 0x00	; 0
     622:	30 e0       	ldi	r19, 0x00	; 0
     624:	40 e0       	ldi	r20, 0x00	; 0
     626:	51 e4       	ldi	r21, 0x41	; 65
     628:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     62c:	69 83       	std	Y+1, r22	; 0x01
     62e:	7a 83       	std	Y+2, r23	; 0x02
     630:	8b 83       	std	Y+3, r24	; 0x03
     632:	9c 83       	std	Y+4, r25	; 0x04
     634:	c6 01       	movw	r24, r12
     636:	b5 01       	movw	r22, r10
     638:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     63c:	9b 01       	movw	r18, r22
     63e:	ac 01       	movw	r20, r24
     640:	69 81       	ldd	r22, Y+1	; 0x01
     642:	7a 81       	ldd	r23, Y+2	; 0x02
     644:	8b 81       	ldd	r24, Y+3	; 0x03
     646:	9c 81       	ldd	r25, Y+4	; 0x04
     648:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     64c:	6b 01       	movw	r12, r22
     64e:	7c 01       	movw	r14, r24
     650:	c3 01       	movw	r24, r6
     652:	b2 01       	movw	r22, r4
     654:	0e 94 0a 10 	call	0x2014	; 0x2014 <__floatsisf>
     658:	20 e0       	ldi	r18, 0x00	; 0
     65a:	30 e0       	ldi	r19, 0x00	; 0
     65c:	40 e0       	ldi	r20, 0x00	; 0
     65e:	58 e3       	ldi	r21, 0x38	; 56
     660:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     664:	20 e0       	ldi	r18, 0x00	; 0
     666:	30 e0       	ldi	r19, 0x00	; 0
     668:	40 e8       	ldi	r20, 0x80	; 128
     66a:	51 e4       	ldi	r21, 0x41	; 65
     66c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     670:	9b 01       	movw	r18, r22
     672:	ac 01       	movw	r20, r24
     674:	c7 01       	movw	r24, r14
     676:	b6 01       	movw	r22, r12
     678:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__subsf3>
     67c:	20 e0       	ldi	r18, 0x00	; 0
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	48 ec       	ldi	r20, 0xC8	; 200
     682:	52 e4       	ldi	r21, 0x42	; 66
     684:	0e 94 6f 0f 	call	0x1ede	; 0x1ede <__divsf3>
     688:	20 e0       	ldi	r18, 0x00	; 0
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	48 ec       	ldi	r20, 0xC8	; 200
     68e:	52 e4       	ldi	r21, 0x42	; 66
     690:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     694:	6b 01       	movw	r12, r22
     696:	7c 01       	movw	r14, r24
     698:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     69c:	76 2e       	mov	r7, r22
     69e:	67 2e       	mov	r6, r23
     6a0:	58 2e       	mov	r5, r24
     6a2:	49 2e       	mov	r4, r25
     6a4:	60 93 a7 20 	sts	0x20A7, r22
     6a8:	70 93 a8 20 	sts	0x20A8, r23
     6ac:	80 93 a9 20 	sts	0x20A9, r24
     6b0:	90 93 aa 20 	sts	0x20AA, r25
     6b4:	80 91 00 20 	lds	r24, 0x2000
     6b8:	81 30       	cpi	r24, 0x01	; 1
     6ba:	51 f4       	brne	.+20     	; 0x6d0 <MS5611_calculate+0x408>
     6bc:	c0 92 9a 20 	sts	0x209A, r12
     6c0:	d0 92 9b 20 	sts	0x209B, r13
     6c4:	e0 92 9c 20 	sts	0x209C, r14
     6c8:	f0 92 9d 20 	sts	0x209D, r15
     6cc:	10 92 00 20 	sts	0x2000, r1
     6d0:	0a e9       	ldi	r16, 0x9A	; 154
     6d2:	10 e2       	ldi	r17, 0x20	; 32
     6d4:	d8 01       	movw	r26, r16
     6d6:	8d 90       	ld	r8, X+
     6d8:	9d 90       	ld	r9, X+
     6da:	ad 90       	ld	r10, X+
     6dc:	bc 90       	ld	r11, X
     6de:	a5 01       	movw	r20, r10
     6e0:	94 01       	movw	r18, r8
     6e2:	c7 01       	movw	r24, r14
     6e4:	b6 01       	movw	r22, r12
     6e6:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__subsf3>
     6ea:	20 ea       	ldi	r18, 0xA0	; 160
     6ec:	3d e6       	ldi	r19, 0x6D	; 109
     6ee:	43 e0       	ldi	r20, 0x03	; 3
     6f0:	5f e3       	ldi	r21, 0x3F	; 63
     6f2:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     6f6:	9b 01       	movw	r18, r22
     6f8:	ac 01       	movw	r20, r24
     6fa:	c5 01       	movw	r24, r10
     6fc:	b4 01       	movw	r22, r8
     6fe:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <__addsf3>
     702:	60 93 9e 20 	sts	0x209E, r22
     706:	70 93 9f 20 	sts	0x209F, r23
     70a:	80 93 a0 20 	sts	0x20A0, r24
     70e:	90 93 a1 20 	sts	0x20A1, r25
     712:	f8 01       	movw	r30, r16
     714:	60 83       	st	Z, r22
     716:	71 83       	std	Z+1, r23	; 0x01
     718:	82 83       	std	Z+2, r24	; 0x02
     71a:	93 83       	std	Z+3, r25	; 0x03
     71c:	4f 92       	push	r4
     71e:	5f 92       	push	r5
     720:	6f 92       	push	r6
     722:	7f 92       	push	r7
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	90 e2       	ldi	r25, 0x20	; 32
     728:	9f 93       	push	r25
     72a:	8f 93       	push	r24
     72c:	05 ec       	ldi	r16, 0xC5	; 197
     72e:	10 e2       	ldi	r17, 0x20	; 32
     730:	1f 93       	push	r17
     732:	0f 93       	push	r16
     734:	0e 94 43 11 	call	0x2286	; 0x2286 <sprintf>
     738:	98 d1       	rcall	.+816    	; 0xa6a <UART_SEND>
     73a:	20 e0       	ldi	r18, 0x00	; 0
     73c:	30 e0       	ldi	r19, 0x00	; 0
     73e:	48 ec       	ldi	r20, 0xC8	; 200
     740:	52 e4       	ldi	r21, 0x42	; 66
     742:	69 85       	ldd	r22, Y+9	; 0x09
     744:	7a 85       	ldd	r23, Y+10	; 0x0a
     746:	8b 85       	ldd	r24, Y+11	; 0x0b
     748:	9c 85       	ldd	r25, Y+12	; 0x0c
     74a:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     74e:	0e 94 d7 0f 	call	0x1fae	; 0x1fae <__fixsfsi>
     752:	60 93 79 20 	sts	0x2079, r22
     756:	70 93 7a 20 	sts	0x207A, r23
     75a:	80 93 7b 20 	sts	0x207B, r24
     75e:	90 93 7c 20 	sts	0x207C, r25
     762:	9f 93       	push	r25
     764:	8f 93       	push	r24
     766:	7f 93       	push	r23
     768:	6f 93       	push	r22
     76a:	80 e1       	ldi	r24, 0x10	; 16
     76c:	90 e2       	ldi	r25, 0x20	; 32
     76e:	9f 93       	push	r25
     770:	8f 93       	push	r24
     772:	1f 93       	push	r17
     774:	0f 93       	push	r16
     776:	0e 94 43 11 	call	0x2286	; 0x2286 <sprintf>
     77a:	77 d1       	rcall	.+750    	; 0xa6a <UART_SEND>
     77c:	cd bf       	out	0x3d, r28	; 61
     77e:	de bf       	out	0x3e, r29	; 62
     780:	64 96       	adiw	r28, 0x14	; 20
     782:	cd bf       	out	0x3d, r28	; 61
     784:	de bf       	out	0x3e, r29	; 62
     786:	df 91       	pop	r29
     788:	cf 91       	pop	r28
     78a:	1f 91       	pop	r17
     78c:	0f 91       	pop	r16
     78e:	ff 90       	pop	r15
     790:	ef 90       	pop	r14
     792:	df 90       	pop	r13
     794:	cf 90       	pop	r12
     796:	bf 90       	pop	r11
     798:	af 90       	pop	r10
     79a:	9f 90       	pop	r9
     79c:	8f 90       	pop	r8
     79e:	7f 90       	pop	r7
     7a0:	6f 90       	pop	r6
     7a2:	5f 90       	pop	r5
     7a4:	4f 90       	pop	r4
     7a6:	3f 90       	pop	r3
     7a8:	2f 90       	pop	r2
     7aa:	08 95       	ret

000007ac <MS5611_reset>:
     7ac:	0f 93       	push	r16
     7ae:	8e e1       	ldi	r24, 0x1E	; 30
     7b0:	80 93 82 20 	sts	0x2082, r24
     7b4:	00 e0       	ldi	r16, 0x00	; 0
     7b6:	21 e0       	ldi	r18, 0x01	; 1
     7b8:	42 e8       	ldi	r20, 0x82	; 130
     7ba:	50 e2       	ldi	r21, 0x20	; 32
     7bc:	67 e7       	ldi	r22, 0x77	; 119
     7be:	8b ea       	ldi	r24, 0xAB	; 171
     7c0:	90 e2       	ldi	r25, 0x20	; 32
     7c2:	ae d4       	rcall	.+2396   	; 0x1120 <TWI_MasterWriteRead>
     7c4:	e2 ec       	ldi	r30, 0xC2	; 194
     7c6:	f0 e2       	ldi	r31, 0x20	; 32
     7c8:	80 81       	ld	r24, Z
     7ca:	81 11       	cpse	r24, r1
     7cc:	fd cf       	rjmp	.-6      	; 0x7c8 <MS5611_reset+0x1c>
     7ce:	8f eb       	ldi	r24, 0xBF	; 191
     7d0:	9d e5       	ldi	r25, 0x5D	; 93
     7d2:	01 97       	sbiw	r24, 0x01	; 1
     7d4:	f1 f7       	brne	.-4      	; 0x7d2 <MS5611_reset+0x26>
     7d6:	00 c0       	rjmp	.+0      	; 0x7d8 <MS5611_reset+0x2c>
     7d8:	00 00       	nop
     7da:	0f 91       	pop	r16
     7dc:	08 95       	ret

000007de <MS5611_read_PROM>:
     7de:	4f 92       	push	r4
     7e0:	5f 92       	push	r5
     7e2:	6f 92       	push	r6
     7e4:	7f 92       	push	r7
     7e6:	8f 92       	push	r8
     7e8:	9f 92       	push	r9
     7ea:	af 92       	push	r10
     7ec:	bf 92       	push	r11
     7ee:	cf 92       	push	r12
     7f0:	df 92       	push	r13
     7f2:	ef 92       	push	r14
     7f4:	ff 92       	push	r15
     7f6:	0f 93       	push	r16
     7f8:	cf 93       	push	r28
     7fa:	df 93       	push	r29
     7fc:	82 ea       	ldi	r24, 0xA2	; 162
     7fe:	80 93 83 20 	sts	0x2083, r24
     802:	0f 2e       	mov	r0, r31
     804:	f6 e8       	ldi	r31, 0x86	; 134
     806:	6f 2e       	mov	r6, r31
     808:	f0 e2       	ldi	r31, 0x20	; 32
     80a:	7f 2e       	mov	r7, r31
     80c:	f0 2d       	mov	r31, r0
     80e:	0f 2e       	mov	r0, r31
     810:	f2 e9       	ldi	r31, 0x92	; 146
     812:	8f 2e       	mov	r8, r31
     814:	f0 e2       	ldi	r31, 0x20	; 32
     816:	9f 2e       	mov	r9, r31
     818:	f0 2d       	mov	r31, r0
     81a:	c2 ec       	ldi	r28, 0xC2	; 194
     81c:	d0 e2       	ldi	r29, 0x20	; 32
     81e:	0f 2e       	mov	r0, r31
     820:	f6 eb       	ldi	r31, 0xB6	; 182
     822:	af 2e       	mov	r10, r31
     824:	f0 e2       	ldi	r31, 0x20	; 32
     826:	bf 2e       	mov	r11, r31
     828:	f0 2d       	mov	r31, r0
     82a:	0f 2e       	mov	r0, r31
     82c:	fd e7       	ldi	r31, 0x7D	; 125
     82e:	cf 2e       	mov	r12, r31
     830:	f0 e2       	ldi	r31, 0x20	; 32
     832:	df 2e       	mov	r13, r31
     834:	f0 2d       	mov	r31, r0
     836:	0f 2e       	mov	r0, r31
     838:	f7 eb       	ldi	r31, 0xB7	; 183
     83a:	ef 2e       	mov	r14, r31
     83c:	f0 e2       	ldi	r31, 0x20	; 32
     83e:	ff 2e       	mov	r15, r31
     840:	f0 2d       	mov	r31, r0
     842:	0f 2e       	mov	r0, r31
     844:	fe e7       	ldi	r31, 0x7E	; 126
     846:	4f 2e       	mov	r4, r31
     848:	f0 e2       	ldi	r31, 0x20	; 32
     84a:	5f 2e       	mov	r5, r31
     84c:	f0 2d       	mov	r31, r0
     84e:	02 e0       	ldi	r16, 0x02	; 2
     850:	21 e0       	ldi	r18, 0x01	; 1
     852:	43 e8       	ldi	r20, 0x83	; 131
     854:	50 e2       	ldi	r21, 0x20	; 32
     856:	67 e7       	ldi	r22, 0x77	; 119
     858:	8b ea       	ldi	r24, 0xAB	; 171
     85a:	90 e2       	ldi	r25, 0x20	; 32
     85c:	61 d4       	rcall	.+2242   	; 0x1120 <TWI_MasterWriteRead>
     85e:	88 81       	ld	r24, Y
     860:	81 11       	cpse	r24, r1
     862:	fd cf       	rjmp	.-6      	; 0x85e <MS5611_read_PROM+0x80>
     864:	e3 e8       	ldi	r30, 0x83	; 131
     866:	f0 e2       	ldi	r31, 0x20	; 32
     868:	80 81       	ld	r24, Z
     86a:	8e 5f       	subi	r24, 0xFE	; 254
     86c:	80 83       	st	Z, r24
     86e:	f5 01       	movw	r30, r10
     870:	80 81       	ld	r24, Z
     872:	f6 01       	movw	r30, r12
     874:	80 83       	st	Z, r24
     876:	f7 01       	movw	r30, r14
     878:	20 81       	ld	r18, Z
     87a:	f2 01       	movw	r30, r4
     87c:	20 83       	st	Z, r18
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	98 2f       	mov	r25, r24
     882:	88 27       	eor	r24, r24
     884:	82 0f       	add	r24, r18
     886:	91 1d       	adc	r25, r1
     888:	f3 01       	movw	r30, r6
     88a:	81 93       	st	Z+, r24
     88c:	91 93       	st	Z+, r25
     88e:	3f 01       	movw	r6, r30
     890:	e8 15       	cp	r30, r8
     892:	f9 05       	cpc	r31, r9
     894:	e1 f6       	brne	.-72     	; 0x84e <MS5611_read_PROM+0x70>
     896:	df 91       	pop	r29
     898:	cf 91       	pop	r28
     89a:	0f 91       	pop	r16
     89c:	ff 90       	pop	r15
     89e:	ef 90       	pop	r14
     8a0:	df 90       	pop	r13
     8a2:	cf 90       	pop	r12
     8a4:	bf 90       	pop	r11
     8a6:	af 90       	pop	r10
     8a8:	9f 90       	pop	r9
     8aa:	8f 90       	pop	r8
     8ac:	7f 90       	pop	r7
     8ae:	6f 90       	pop	r6
     8b0:	5f 90       	pop	r5
     8b2:	4f 90       	pop	r4
     8b4:	08 95       	ret

000008b6 <read_d_command>:
   
   
   void read_d_command (unsigned char d_reg)
   {
     8b6:	0f 93       	push	r16
     8b8:	cf 93       	push	r28
     8ba:	df 93       	push	r29
     8bc:	1f 92       	push	r1
     8be:	cd b7       	in	r28, 0x3d	; 61
     8c0:	de b7       	in	r29, 0x3e	; 62
     8c2:	89 83       	std	Y+1, r24	; 0x01
 		TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&d_reg,1,0);
     8c4:	00 e0       	ldi	r16, 0x00	; 0
     8c6:	21 e0       	ldi	r18, 0x01	; 1
     8c8:	ae 01       	movw	r20, r28
     8ca:	4f 5f       	subi	r20, 0xFF	; 255
     8cc:	5f 4f       	sbci	r21, 0xFF	; 255
     8ce:	67 e7       	ldi	r22, 0x77	; 119
     8d0:	8b ea       	ldi	r24, 0xAB	; 171
     8d2:	90 e2       	ldi	r25, 0x20	; 32
     8d4:	25 d4       	rcall	.+2122   	; 0x1120 <TWI_MasterWriteRead>
 		while (twiMaster.status != TWIM_STATUS_READY) {
     8d6:	e2 ec       	ldi	r30, 0xC2	; 194
     8d8:	f0 e2       	ldi	r31, 0x20	; 32
     8da:	80 81       	ld	r24, Z
     8dc:	81 11       	cpse	r24, r1
     8de:	fd cf       	rjmp	.-6      	; 0x8da <read_d_command+0x24>
 			/* Wait until transaction is complete. */
 		}   
   }
     8e0:	0f 90       	pop	r0
     8e2:	df 91       	pop	r29
     8e4:	cf 91       	pop	r28
     8e6:	0f 91       	pop	r16
     8e8:	08 95       	ret

000008ea <ADC_read_command>:
   
   
   void ADC_read_command (unsigned char adc_reg, uint8_t i)
   {
     8ea:	0f 93       	push	r16
     8ec:	1f 93       	push	r17
     8ee:	cf 93       	push	r28
     8f0:	df 93       	push	r29
     8f2:	1f 92       	push	r1
     8f4:	cd b7       	in	r28, 0x3d	; 61
     8f6:	de b7       	in	r29, 0x3e	; 62
     8f8:	89 83       	std	Y+1, r24	; 0x01
     8fa:	16 2f       	mov	r17, r22
		TWI_MasterWriteRead(&twiMaster,MS5607_ADD,&adc_reg,1,3);
     8fc:	03 e0       	ldi	r16, 0x03	; 3
     8fe:	21 e0       	ldi	r18, 0x01	; 1
     900:	ae 01       	movw	r20, r28
     902:	4f 5f       	subi	r20, 0xFF	; 255
     904:	5f 4f       	sbci	r21, 0xFF	; 255
     906:	67 e7       	ldi	r22, 0x77	; 119
     908:	8b ea       	ldi	r24, 0xAB	; 171
     90a:	90 e2       	ldi	r25, 0x20	; 32
     90c:	09 d4       	rcall	.+2066   	; 0x1120 <TWI_MasterWriteRead>
		while (twiMaster.status != TWIM_STATUS_READY) {
     90e:	e2 ec       	ldi	r30, 0xC2	; 194
     910:	f0 e2       	ldi	r31, 0x20	; 32
     912:	80 81       	ld	r24, Z
     914:	81 11       	cpse	r24, r1
     916:	fd cf       	rjmp	.-6      	; 0x912 <ADC_read_command+0x28>
			/* Wait until transaction is complete. */
		}
		/*MS5611.read_d=MS5611.read_d+16;*/
		MS5611.d[0]=twiMaster.readData[0];
     918:	80 91 b6 20 	lds	r24, 0x20B6
     91c:	80 93 7f 20 	sts	0x207F, r24
		MS5611.d[1]=twiMaster.readData[1];
     920:	30 91 b7 20 	lds	r19, 0x20B7
     924:	30 93 80 20 	sts	0x2080, r19
		MS5611.d[2]=twiMaster.readData[2];
     928:	20 91 b8 20 	lds	r18, 0x20B8
     92c:	20 93 81 20 	sts	0x2081, r18
		   		 
		MS5611.m[i]=(unsigned long int)MS5611.d[2]+(unsigned long int)MS5611.d[1]*256+(unsigned long int)MS5611.d[0]*65536;   
     930:	e1 2f       	mov	r30, r17
     932:	f0 e0       	ldi	r31, 0x00	; 0
     934:	ee 0f       	add	r30, r30
     936:	ff 1f       	adc	r31, r31
     938:	ee 0f       	add	r30, r30
     93a:	ff 1f       	adc	r31, r31
     93c:	e3 58       	subi	r30, 0x83	; 131
     93e:	ff 4d       	sbci	r31, 0xDF	; 223
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	ba 2f       	mov	r27, r26
     948:	a9 2f       	mov	r26, r25
     94a:	98 2f       	mov	r25, r24
     94c:	88 27       	eor	r24, r24
     94e:	83 0f       	add	r24, r19
     950:	91 1d       	adc	r25, r1
     952:	a1 1d       	adc	r26, r1
     954:	b1 1d       	adc	r27, r1
     956:	ba 2f       	mov	r27, r26
     958:	a9 2f       	mov	r26, r25
     95a:	98 2f       	mov	r25, r24
     95c:	88 27       	eor	r24, r24
     95e:	82 0f       	add	r24, r18
     960:	91 1d       	adc	r25, r1
     962:	a1 1d       	adc	r26, r1
     964:	b1 1d       	adc	r27, r1
     966:	85 8b       	std	Z+21, r24	; 0x15
     968:	96 8b       	std	Z+22, r25	; 0x16
     96a:	a7 8b       	std	Z+23, r26	; 0x17
     96c:	b0 8f       	std	Z+24, r27	; 0x18
     96e:	0f 90       	pop	r0
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	1f 91       	pop	r17
     976:	0f 91       	pop	r16
     978:	08 95       	ret

0000097a <MS5611_measure>:

long int pressure;
long int temperature;

void MS5611_measure(void)
{
     97a:	af 92       	push	r10
     97c:	bf 92       	push	r11
     97e:	cf 92       	push	r12
     980:	df 92       	push	r13
     982:	ef 92       	push	r14
     984:	ff 92       	push	r15
     986:	0f 93       	push	r16
     988:	1f 93       	push	r17

  	switch (MS5611.count)
     98a:	80 91 a6 20 	lds	r24, 0x20A6
     98e:	83 30       	cpi	r24, 0x03	; 3
     990:	69 f0       	breq	.+26     	; 0x9ac <MS5611_measure+0x32>
     992:	86 30       	cpi	r24, 0x06	; 6
     994:	d9 f0       	breq	.+54     	; 0x9cc <MS5611_measure+0x52>
     996:	81 11       	cpse	r24, r1
     998:	5c c0       	rjmp	.+184    	; 0xa52 <MS5611_measure+0xd8>
  	{
  		case	0	:	{
  							//MS5611_read_PROM();  bordamesh avale main
  							read_d_command(MS5611.read_d);  
     99a:	80 91 84 20 	lds	r24, 0x2084
     99e:	8b df       	rcall	.-234    	; 0x8b6 <read_d_command>
  							MS5611.count++;
     9a0:	e6 ea       	ldi	r30, 0xA6	; 166
     9a2:	f0 e2       	ldi	r31, 0x20	; 32
     9a4:	80 81       	ld	r24, Z
     9a6:	8f 5f       	subi	r24, 0xFF	; 255
     9a8:	80 83       	st	Z, r24
							break;}
     9aa:	56 c0       	rjmp	.+172    	; 0xa58 <MS5611_measure+0xde>
  		case	3	:	{
							ADC_read_command(MS5611.ADC_read,0);
     9ac:	60 e0       	ldi	r22, 0x00	; 0
     9ae:	80 91 85 20 	lds	r24, 0x2085
     9b2:	9b df       	rcall	.-202    	; 0x8ea <ADC_read_command>
							MS5611.read_d=MS5611.read_d+16;
     9b4:	e4 e8       	ldi	r30, 0x84	; 132
     9b6:	f0 e2       	ldi	r31, 0x20	; 32
     9b8:	80 81       	ld	r24, Z
     9ba:	80 5f       	subi	r24, 0xF0	; 240
     9bc:	80 83       	st	Z, r24
							read_d_command(MS5611.read_d); 
     9be:	7b df       	rcall	.-266    	; 0x8b6 <read_d_command>
							MS5611.count++;
     9c0:	e6 ea       	ldi	r30, 0xA6	; 166
     9c2:	f0 e2       	ldi	r31, 0x20	; 32
     9c4:	80 81       	ld	r24, Z
     9c6:	8f 5f       	subi	r24, 0xFF	; 255
     9c8:	80 83       	st	Z, r24
							break;}
     9ca:	46 c0       	rjmp	.+140    	; 0xa58 <MS5611_measure+0xde>
 		case	6	:	{	
							MS5611.read_d=0x48;
     9cc:	88 e4       	ldi	r24, 0x48	; 72
     9ce:	80 93 84 20 	sts	0x2084, r24
							ADC_read_command(MS5611.ADC_read,1);
     9d2:	61 e0       	ldi	r22, 0x01	; 1
     9d4:	80 91 85 20 	lds	r24, 0x2085
     9d8:	88 df       	rcall	.-240    	; 0x8ea <ADC_read_command>
							if (SHT11_dataflag)
     9da:	80 91 44 20 	lds	r24, 0x2044
     9de:	88 23       	and	r24, r24
     9e0:	89 f1       	breq	.+98     	; 0xa44 <MS5611_measure+0xca>
							{
								MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
     9e2:	a0 90 92 20 	lds	r10, 0x2092
     9e6:	b0 90 93 20 	lds	r11, 0x2093
     9ea:	c0 90 94 20 	lds	r12, 0x2094
     9ee:	d0 90 95 20 	lds	r13, 0x2095
     9f2:	e0 90 90 20 	lds	r14, 0x2090
     9f6:	f0 90 91 20 	lds	r15, 0x2091
     9fa:	00 91 8e 20 	lds	r16, 0x208E
     9fe:	10 91 8f 20 	lds	r17, 0x208F
     a02:	20 91 8c 20 	lds	r18, 0x208C
     a06:	30 91 8d 20 	lds	r19, 0x208D
     a0a:	40 91 8a 20 	lds	r20, 0x208A
     a0e:	50 91 8b 20 	lds	r21, 0x208B
     a12:	60 91 88 20 	lds	r22, 0x2088
     a16:	70 91 89 20 	lds	r23, 0x2089
     a1a:	e6 e9       	ldi	r30, 0x96	; 150
     a1c:	f0 e2       	ldi	r31, 0x20	; 32
     a1e:	83 81       	ldd	r24, Z+3	; 0x03
     a20:	8f 93       	push	r24
     a22:	82 81       	ldd	r24, Z+2	; 0x02
     a24:	8f 93       	push	r24
     a26:	81 81       	ldd	r24, Z+1	; 0x01
     a28:	8f 93       	push	r24
     a2a:	80 81       	ld	r24, Z
     a2c:	8f 93       	push	r24
     a2e:	80 91 86 20 	lds	r24, 0x2086
     a32:	90 91 87 20 	lds	r25, 0x2087
     a36:	48 dc       	rcall	.-1904   	; 0x2c8 <MS5611_calculate>
								SHT11_dataflag=0;
     a38:	10 92 44 20 	sts	0x2044, r1
     a3c:	0f 90       	pop	r0
     a3e:	0f 90       	pop	r0
     a40:	0f 90       	pop	r0
     a42:	0f 90       	pop	r0
							}
							read_d_command(MS5611.read_d);
     a44:	80 91 84 20 	lds	r24, 0x2084
     a48:	36 df       	rcall	.-404    	; 0x8b6 <read_d_command>
							MS5611.count=1;
     a4a:	81 e0       	ldi	r24, 0x01	; 1
     a4c:	80 93 a6 20 	sts	0x20A6, r24
							break;}
     a50:	03 c0       	rjmp	.+6      	; 0xa58 <MS5611_measure+0xde>
// 							printf2pc("Pressure: %ld\r",pressure);					
//  							printf2pc("Temperature: %ld\r\r",temperature);
// 							break;}
// 							 
 		default		:	{	
 							MS5611.count++;
     a52:	8f 5f       	subi	r24, 0xFF	; 255
     a54:	80 93 a6 20 	sts	0x20A6, r24
  	}
	
// 	MS5611_read_PROM();
// 	MS5611_D_read();
// 	MS5611_calculate(MS5611.n[0],MS5611.n[1],MS5611.n[2],MS5611.n[3],MS5611.n[4],MS5611.n[5],MS5611.m[0],MS5611.m[1]);
}
     a58:	1f 91       	pop	r17
     a5a:	0f 91       	pop	r16
     a5c:	ff 90       	pop	r15
     a5e:	ef 90       	pop	r14
     a60:	df 90       	pop	r13
     a62:	cf 90       	pop	r12
     a64:	bf 90       	pop	r11
     a66:	af 90       	pop	r10
     a68:	08 95       	ret

00000a6a <UART_SEND>:



char buffer[100];
void UART_SEND(int l)
{
     a6a:	0f 93       	push	r16
     a6c:	1f 93       	push	r17
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
	int i;
	for(i=0;i<l;i++)
     a72:	18 16       	cp	r1, r24
     a74:	19 06       	cpc	r1, r25
     a76:	6c f4       	brge	.+26     	; 0xa92 <UART_SEND+0x28>
     a78:	c5 ec       	ldi	r28, 0xC5	; 197
     a7a:	d0 e2       	ldi	r29, 0x20	; 32
     a7c:	8c 01       	movw	r16, r24
     a7e:	0b 53       	subi	r16, 0x3B	; 59
     a80:	1f 4d       	sbci	r17, 0xDF	; 223
	usart_putchar(&USARTD0,buffer[i]);
     a82:	69 91       	ld	r22, Y+
     a84:	80 ea       	ldi	r24, 0xA0	; 160
     a86:	99 e0       	ldi	r25, 0x09	; 9
     a88:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <usart_putchar>

char buffer[100];
void UART_SEND(int l)
{
	int i;
	for(i=0;i<l;i++)
     a8c:	c0 17       	cp	r28, r16
     a8e:	d1 07       	cpc	r29, r17
     a90:	c1 f7       	brne	.-16     	; 0xa82 <UART_SEND+0x18>
	usart_putchar(&USARTD0,buffer[i]);
	
}
     a92:	df 91       	pop	r29
     a94:	cf 91       	pop	r28
     a96:	1f 91       	pop	r17
     a98:	0f 91       	pop	r16
     a9a:	08 95       	ret

00000a9c <En_RC32M>:


void En_RC32M(void)
{
	// Start RC32M OSC
	OSC_CTRL |= OSC_RC32MEN_bm;
     a9c:	e0 e5       	ldi	r30, 0x50	; 80
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	80 81       	ld	r24, Z
     aa2:	82 60       	ori	r24, 0x02	; 2
     aa4:	80 83       	st	Z, r24
	while(!(OSC_STATUS & OSC_RC32MRDY_bm));
     aa6:	e1 e5       	ldi	r30, 0x51	; 81
     aa8:	f0 e0       	ldi	r31, 0x00	; 0
     aaa:	80 81       	ld	r24, Z
     aac:	81 ff       	sbrs	r24, 1
     aae:	fd cf       	rjmp	.-6      	; 0xaaa <En_RC32M+0xe>

	// Select the system clock source: 32 MHz Internal RC Osc.
	CCP = CCP_IOREG_gc;
     ab0:	88 ed       	ldi	r24, 0xD8	; 216
     ab2:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_RC32M_gc;
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	80 93 40 00 	sts	0x0040, r24

	// Disable the unused oscillators: 2 MHz, internal 32 kHz, external clock/crystal oscillator, PLL
	OSC_CTRL &= ~(OSC_RC2MEN_bm | OSC_RC32KEN_bm | OSC_XOSCEN_bm | OSC_PLLEN_bm);
     aba:	e0 e5       	ldi	r30, 0x50	; 80
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	80 81       	ld	r24, Z
     ac0:	82 7e       	andi	r24, 0xE2	; 226
     ac2:	80 83       	st	Z, r24
     ac4:	08 95       	ret

00000ac6 <PORT_init>:
};

void PORT_init(void)
{
     ac6:	cf 93       	push	r28
     ac8:	df 93       	push	r29
	//LED
	PORTE_DIRSET = LED_Blue_PIN_bm;  
     aca:	e1 e8       	ldi	r30, 0x81	; 129
     acc:	f6 e0       	ldi	r31, 0x06	; 6
     ace:	88 e0       	ldi	r24, 0x08	; 8
     ad0:	80 83       	st	Z, r24
	PORTE_OUTCLR = LED_Blue_PIN_bm;  
     ad2:	80 93 86 06 	sts	0x0686, r24
	
	//TX
	PORTD_DIRSET = PIN3_bm; 
     ad6:	a1 e6       	ldi	r26, 0x61	; 97
     ad8:	b6 e0       	ldi	r27, 0x06	; 6
     ada:	8c 93       	st	X, r24
	PORTD_OUTSET = PIN3_bm;
     adc:	80 93 65 06 	sts	0x0665, r24
	
	//SHT11 init
	PORTA.DIR=0x30; 
     ae0:	c0 e0       	ldi	r28, 0x00	; 0
     ae2:	d6 e0       	ldi	r29, 0x06	; 6
     ae4:	80 e3       	ldi	r24, 0x30	; 48
     ae6:	88 83       	st	Y, r24
	PORTA.OUT=0x00;
     ae8:	1c 82       	std	Y+4, r1	; 0x04
	
	// wireless module & programmer data
	PORTD_DIRSET = NRF24L01_L_CS_LINE | NRF24L01_L_MOSI_LINE | NRF24L01_L_SCK_LINE; 
     aea:	80 eb       	ldi	r24, 0xB0	; 176
     aec:	8c 93       	st	X, r24
	PORTE_DIRSET = NRF24L01_L_CE_LINE;
     aee:	82 e0       	ldi	r24, 0x02	; 2
     af0:	80 83       	st	Z, r24
	
	//IRQ interrupt (INT0)	
	PORTE_PIN0CTRL |= PORT_ISC_FALLING_gc; 
     af2:	e0 e9       	ldi	r30, 0x90	; 144
     af4:	f6 e0       	ldi	r31, 0x06	; 6
     af6:	80 81       	ld	r24, Z
     af8:	82 60       	ori	r24, 0x02	; 2
     afa:	80 83       	st	Z, r24
	PORTE_INTCTRL |= PORT_INT0LVL_LO_gc;
     afc:	e9 e8       	ldi	r30, 0x89	; 137
     afe:	f6 e0       	ldi	r31, 0x06	; 6
     b00:	80 81       	ld	r24, Z
     b02:	81 60       	ori	r24, 0x01	; 1
     b04:	80 83       	st	Z, r24
	PORTE_INT0MASK |= PIN0_bm;
     b06:	ea e8       	ldi	r30, 0x8A	; 138
     b08:	f6 e0       	ldi	r31, 0x06	; 6
     b0a:	80 81       	ld	r24, Z
     b0c:	81 60       	ori	r24, 0x01	; 1
     b0e:	80 83       	st	Z, r24
};
     b10:	df 91       	pop	r29
     b12:	cf 91       	pop	r28
     b14:	08 95       	ret

00000b16 <USARTD0_init>:

#define USARTD0_conf USARTD0
#define USARTD0_BUADRATE 115200
void USARTD0_init(void)
{
     b16:	0f 93       	push	r16
     b18:	1f 93       	push	r17
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     b1e:	c0 ea       	ldi	r28, 0xA0	; 160
     b20:	d9 e0       	ldi	r29, 0x09	; 9
     b22:	8d 81       	ldd	r24, Y+5	; 0x05
     b24:	8f 73       	andi	r24, 0x3F	; 63
     b26:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     b28:	83 e0       	ldi	r24, 0x03	; 3
     b2a:	8d 83       	std	Y+5, r24	; 0x05
	usart_set_mode(&USARTD0_conf,USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(&USARTD0_conf,USART_CHSIZE_8BIT_gc,USART_PMODE_DISABLED_gc,false);
	//usart_set_rx_interrupt_level(&USARTE0_conf,USART_INT_LVL_MED);
	//usart_set_dre_interrupt_level(&USARTE0_conf,USART_INT_LVL_LO);
	usart_set_baudrate(&USARTD0_conf,USARTD0_BUADRATE,F_CPU);
     b2c:	00 e0       	ldi	r16, 0x00	; 0
     b2e:	18 e4       	ldi	r17, 0x48	; 72
     b30:	28 ee       	ldi	r18, 0xE8	; 232
     b32:	31 e0       	ldi	r19, 0x01	; 1
     b34:	40 e0       	ldi	r20, 0x00	; 0
     b36:	52 ec       	ldi	r21, 0xC2	; 194
     b38:	61 e0       	ldi	r22, 0x01	; 1
     b3a:	70 e0       	ldi	r23, 0x00	; 0
     b3c:	80 ea       	ldi	r24, 0xA0	; 160
     b3e:	99 e0       	ldi	r25, 0x09	; 9
     b40:	0e 94 b8 0d 	call	0x1b70	; 0x1b70 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     b44:	8c 81       	ldd	r24, Y+4	; 0x04
     b46:	88 60       	ori	r24, 0x08	; 8
     b48:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     b4a:	8c 81       	ldd	r24, Y+4	; 0x04
     b4c:	80 61       	ori	r24, 0x10	; 16
     b4e:	8c 83       	std	Y+4, r24	; 0x04
	usart_tx_enable(&USARTD0_conf);
	usart_rx_enable(&USARTD0_conf);
}
     b50:	df 91       	pop	r29
     b52:	cf 91       	pop	r28
     b54:	1f 91       	pop	r17
     b56:	0f 91       	pop	r16
     b58:	08 95       	ret

00000b5a <TimerD0_init>:
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
     b5a:	e0 e0       	ldi	r30, 0x00	; 0
     b5c:	f9 e0       	ldi	r31, 0x09	; 9
     b5e:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
     b60:	80 7f       	andi	r24, 0xF0	; 240
     b62:	82 60       	ori	r24, 0x02	; 2
     b64:	80 83       	st	Z, r24
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
     b66:	81 81       	ldd	r24, Z+1	; 0x01
     b68:	88 7f       	andi	r24, 0xF8	; 248
     b6a:	81 83       	std	Z+1, r24	; 0x01
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
     b6c:	86 81       	ldd	r24, Z+6	; 0x06
     b6e:	8c 7f       	andi	r24, 0xFC	; 252
     b70:	86 83       	std	Z+6, r24	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
     b72:	86 81       	ldd	r24, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
     b74:	82 60       	ori	r24, 0x02	; 2
     b76:	86 83       	std	Z+6, r24	; 0x06
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
     b78:	8f ef       	ldi	r24, 0xFF	; 255
     b7a:	99 ef       	ldi	r25, 0xF9	; 249
     b7c:	86 a3       	std	Z+38, r24	; 0x26
     b7e:	97 a3       	std	Z+39, r25	; 0x27
 * \param dir Timer direction :
 */
static inline void tc_set_direction(volatile void *tc, enum tc_dir_t dir)
{
	if (dir == TC_UP) {
		((TC0_t *)tc)->CTRLFCLR |= ~TC0_DIR_bm;
     b80:	80 85       	ldd	r24, Z+8	; 0x08
     b82:	8e 6f       	ori	r24, 0xFE	; 254
     b84:	80 87       	std	Z+8, r24	; 0x08
	tc_write_clock_source(&TCD0,TC_CLKSEL_DIV2_gc);
	tc_set_wgm(&TCD0,TC_WG_NORMAL);
	tc_set_overflow_interrupt_level(&TCD0,TC_INT_LVL_MED);
	tc_write_period(&TCD0,TIMERD0_PER);
	tc_set_direction(&TCD0,TC_UP);
	tc_enable(&TCD0);
     b86:	80 e0       	ldi	r24, 0x00	; 0
     b88:	99 e0       	ldi	r25, 0x09	; 9
     b8a:	a2 c7       	rjmp	.+3908   	; 0x1ad0 <tc_enable>
     b8c:	08 95       	ret

00000b8e <SPI_Init>:

}


void SPI_Init(void)
{
     b8e:	0f 93       	push	r16
     b90:	1f 93       	push	r17
	spi_xmega_set_baud_div(&NRF24L01_L_SPI,8000000UL,F_CPU);
     b92:	00 e0       	ldi	r16, 0x00	; 0
     b94:	18 e4       	ldi	r17, 0x48	; 72
     b96:	28 ee       	ldi	r18, 0xE8	; 232
     b98:	31 e0       	ldi	r19, 0x01	; 1
     b9a:	40 e0       	ldi	r20, 0x00	; 0
     b9c:	52 e1       	ldi	r21, 0x12	; 18
     b9e:	6a e7       	ldi	r22, 0x7A	; 122
     ba0:	70 e0       	ldi	r23, 0x00	; 0
     ba2:	80 ec       	ldi	r24, 0xC0	; 192
     ba4:	99 e0       	ldi	r25, 0x09	; 9
     ba6:	48 db       	rcall	.-2416   	; 0x238 <spi_xmega_set_baud_div>
 *
 * \warning This may cause data loss if used on a slave SPI.
 */
static inline void spi_enable_master_mode(SPI_t *spi)
{
	spi->CTRL |= SPI_MASTER_bm;
     ba8:	e0 ec       	ldi	r30, 0xC0	; 192
     baa:	f9 e0       	ldi	r31, 0x09	; 9
     bac:	80 81       	ld	r24, Z
     bae:	80 61       	ori	r24, 0x10	; 16
     bb0:	80 83       	st	Z, r24
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_enable(SPI_t *spi)
{
	spi->CTRL |= SPI_ENABLE_bm;
     bb2:	80 81       	ld	r24, Z
     bb4:	80 64       	ori	r24, 0x40	; 64
     bb6:	80 83       	st	Z, r24
	spi_enable_master_mode(&NRF24L01_L_SPI);
	spi_enable(&NRF24L01_L_SPI);
}
     bb8:	1f 91       	pop	r17
     bba:	0f 91       	pop	r16
     bbc:	08 95       	ret

00000bbe <set_micro>:
}

void set_micro(void)
{

	En_RC32M();
     bbe:	6e df       	rcall	.-292    	; 0xa9c <En_RC32M>
	PMIC_CTRL |= PMIC_HILVLEN_bm | PMIC_LOLVLEN_bm |PMIC_MEDLVLEN_bm; // fa'al kardane interrupt ha?
     bc0:	e2 ea       	ldi	r30, 0xA2	; 162
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	87 60       	ori	r24, 0x07	; 7
     bc8:	80 83       	st	Z, r24
	PORT_init();
     bca:	7d df       	rcall	.-262    	; 0xac6 <PORT_init>
	USARTD0_init();
     bcc:	a4 df       	rcall	.-184    	; 0xb16 <USARTD0_init>
	TimerD0_init();
     bce:	c5 df       	rcall	.-118    	; 0xb5a <TimerD0_init>
	SPI_Init();
     bd0:	de df       	rcall	.-68     	; 0xb8e <SPI_Init>
	TWI_MasterInit(&twiMaster,&TWIC,TWI_MASTER_INTLVL_LO_gc,TWI_BAUDSETTING);
     bd2:	2b e9       	ldi	r18, 0x9B	; 155
     bd4:	40 e4       	ldi	r20, 0x40	; 64
     bd6:	60 e8       	ldi	r22, 0x80	; 128
     bd8:	74 e0       	ldi	r23, 0x04	; 4
     bda:	8b ea       	ldi	r24, 0xAB	; 171
     bdc:	90 e2       	ldi	r25, 0x20	; 32
     bde:	8f d2       	rcall	.+1310   	; 0x10fe <TWI_MasterInit>
	TWIC.SLAVE.CTRLA=0;  //slave disabled
     be0:	e0 e8       	ldi	r30, 0x80	; 128
     be2:	f4 e0       	ldi	r31, 0x04	; 4
     be4:	10 86       	std	Z+8, r1	; 0x08
	
	sei();
     be6:	78 94       	sei
     be8:	08 95       	ret

00000bea <variable_init>:
}


void variable_init(void)
{
	MS5611.count=0;
     bea:	10 92 a6 20 	sts	0x20A6, r1
	MS5611.read_d=0x48;
     bee:	88 e4       	ldi	r24, 0x48	; 72
     bf0:	80 93 84 20 	sts	0x2084, r24
	MS5611.ADC_read=0x00;
     bf4:	10 92 85 20 	sts	0x2085, r1
     bf8:	08 95       	ret

00000bfa <SHT_WriteByte>:

//----------------------------------------------------------------------------------
// tulis byte ke SHT
//----------------------------------------------------------------------------------
char SHT_WriteByte(unsigned char valu) 
{ 
     bfa:	28 e0       	ldi	r18, 0x08	; 8
     bfc:	30 e0       	ldi	r19, 0x00	; 0
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     bfe:	90 e8       	ldi	r25, 0x80	; 128
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
    else SHT_DATA_OUT(1);                        
     c00:	e0 e0       	ldi	r30, 0x00	; 0
     c02:	f6 e0       	ldi	r31, 0x06	; 6
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     { 
     if (i & valu)    SHT_DATA_OUT(0);  //bit be bit mifresti 
     c04:	49 2f       	mov	r20, r25
     c06:	48 23       	and	r20, r24
     c08:	21 f0       	breq	.+8      	; 0xc12 <SHT_WriteByte+0x18>
     c0a:	40 81       	ld	r20, Z
     c0c:	4f 7d       	andi	r20, 0xDF	; 223
     c0e:	40 83       	st	Z, r20
     c10:	03 c0       	rjmp	.+6      	; 0xc18 <SHT_WriteByte+0x1e>
    else SHT_DATA_OUT(1);                        
     c12:	40 81       	ld	r20, Z
     c14:	40 62       	ori	r20, 0x20	; 32
     c16:	40 83       	st	Z, r20
    SHT_SCK(1);                          
     c18:	44 81       	ldd	r20, Z+4	; 0x04
     c1a:	40 61       	ori	r20, 0x10	; 16
     c1c:	44 83       	std	Z+4, r20	; 0x04
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c1e:	45 e3       	ldi	r20, 0x35	; 53
     c20:	4a 95       	dec	r20
     c22:	f1 f7       	brne	.-4      	; 0xc20 <SHT_WriteByte+0x26>
     c24:	00 00       	nop
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     c26:	44 81       	ldd	r20, Z+4	; 0x04
     c28:	4f 7e       	andi	r20, 0xEF	; 239
     c2a:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,error=0; 
  
  //puts("write");
  //putchar('\r');
   
  for (i=0x80;i>0;i/=2)   //i avalesh 10000000             
     c2c:	96 95       	lsr	r25
     c2e:	21 50       	subi	r18, 0x01	; 1
     c30:	31 09       	sbc	r19, r1
     c32:	21 15       	cp	r18, r1
     c34:	31 05       	cpc	r19, r1
     c36:	31 f7       	brne	.-52     	; 0xc04 <SHT_WriteByte+0xa>
    else SHT_DATA_OUT(1);                        
    SHT_SCK(1);                          
    _delay_us(5);         //pulswith approx. 5 us     
    SHT_SCK(0);
     }
  SHT_DATA_OUT(0);                       //release DATA-line
     c38:	e0 e0       	ldi	r30, 0x00	; 0
     c3a:	f6 e0       	ldi	r31, 0x06	; 6
     c3c:	80 81       	ld	r24, Z
     c3e:	8f 7d       	andi	r24, 0xDF	; 223
     c40:	80 83       	st	Z, r24
  SHT_SCK(1);                            //clk #9 for ack 
     c42:	84 81       	ldd	r24, Z+4	; 0x04
     c44:	80 61       	ori	r24, 0x10	; 16
     c46:	84 83       	std	Z+4, r24	; 0x04
  error=SHT_DATA_IN;                    //check ack (DATA will be pulled down by SHT11)
     c48:	80 85       	ldd	r24, Z+8	; 0x08
  SHT_SCK(0);        
     c4a:	94 81       	ldd	r25, Z+4	; 0x04
     c4c:	9f 7e       	andi	r25, 0xEF	; 239
     c4e:	94 83       	std	Z+4, r25	; 0x04
  return error;                        //error=1 in case of no acknowledge
}
     c50:	80 72       	andi	r24, 0x20	; 32
     c52:	08 95       	ret

00000c54 <SHT_ReadByte>:

//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
     c54:	58 2f       	mov	r21, r24
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
     c56:	e0 e0       	ldi	r30, 0x00	; 0
     c58:	f6 e0       	ldi	r31, 0x06	; 6
     c5a:	80 81       	ld	r24, Z
     c5c:	8f 7d       	andi	r24, 0xDF	; 223
     c5e:	80 83       	st	Z, r24
     c60:	28 e0       	ldi	r18, 0x08	; 8
     c62:	30 e0       	ldi	r19, 0x00	; 0
//----------------------------------------------------------------------------------
// baca byte dari SHT, dan berikan ACK
//----------------------------------------------------------------------------------
char SHT_ReadByte(unsigned char ack) 
{ 
  unsigned char i,val=0;
     c64:	80 e0       	ldi	r24, 0x00	; 0
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     c66:	90 e8       	ldi	r25, 0x80	; 128
    { 
    SHT_SCK(1);                
     c68:	44 81       	ldd	r20, Z+4	; 0x04
     c6a:	40 61       	ori	r20, 0x10	; 16
     c6c:	44 83       	std	Z+4, r20	; 0x04
    if (SHT_DATA_IN) val=(val | i);      //read bit  
     c6e:	40 85       	ldd	r20, Z+8	; 0x08
     c70:	45 fd       	sbrc	r20, 5
     c72:	89 2b       	or	r24, r25
    SHT_SCK(0);                  
     c74:	44 81       	ldd	r20, Z+4	; 0x04
     c76:	4f 7e       	andi	r20, 0xEF	; 239
     c78:	44 83       	std	Z+4, r20	; 0x04
  unsigned char i,val=0;
  //puts("read");
  //putchar('\r');
  
  SHT_DATA_OUT(0);                   //release DATA-line
  for (i=0x80;i>0;i/=2)   // i avalesh: 1 0 0 0 0 0 0 0 ine             
     c7a:	96 95       	lsr	r25
     c7c:	21 50       	subi	r18, 0x01	; 1
     c7e:	31 09       	sbc	r19, r1
     c80:	21 15       	cp	r18, r1
     c82:	31 05       	cpc	r19, r1
     c84:	89 f7       	brne	.-30     	; 0xc68 <SHT_ReadByte+0x14>
    { 
    SHT_SCK(1);                
    if (SHT_DATA_IN) val=(val | i);      //read bit  
    SHT_SCK(0);                  
     }
  SHT_DATA_OUT(ack);                  //in case of "ack==1" pull down DATA-Line
     c86:	51 30       	cpi	r21, 0x01	; 1
     c88:	21 f4       	brne	.+8      	; 0xc92 <SHT_ReadByte+0x3e>
     c8a:	90 91 00 06 	lds	r25, 0x0600
     c8e:	90 62       	ori	r25, 0x20	; 32
     c90:	03 c0       	rjmp	.+6      	; 0xc98 <SHT_ReadByte+0x44>
     c92:	90 91 00 06 	lds	r25, 0x0600
     c96:	9f 7d       	andi	r25, 0xDF	; 223
     c98:	e0 e0       	ldi	r30, 0x00	; 0
     c9a:	f6 e0       	ldi	r31, 0x06	; 6
     c9c:	90 83       	st	Z, r25
  SHT_SCK(1);                            //clk #9 for ack
     c9e:	94 81       	ldd	r25, Z+4	; 0x04
     ca0:	90 61       	ori	r25, 0x10	; 16
     ca2:	94 83       	std	Z+4, r25	; 0x04
     ca4:	95 e3       	ldi	r25, 0x35	; 53
     ca6:	9a 95       	dec	r25
     ca8:	f1 f7       	brne	.-4      	; 0xca6 <SHT_ReadByte+0x52>
     caa:	00 00       	nop
  _delay_us(5);                  //pulswith approx. 5 us 
  SHT_SCK(0);                      
     cac:	94 81       	ldd	r25, Z+4	; 0x04
     cae:	9f 7e       	andi	r25, 0xEF	; 239
     cb0:	94 83       	std	Z+4, r25	; 0x04
  SHT_DATA_OUT(0);                    //release DATA-line
     cb2:	90 81       	ld	r25, Z
     cb4:	9f 7d       	andi	r25, 0xDF	; 223
     cb6:	90 83       	st	Z, r25
  
  //printf2pc("val: %c\r",val);
  copy_val=val;
     cb8:	80 93 78 20 	sts	0x2078, r24
  return val;
}
     cbc:	08 95       	ret

00000cbe <s_transstart>:
void s_transstart(void)
{                                
   //puts("transstart");
   //putchar('\r');
   
   SHT_DATA_OUT(0); 
     cbe:	e0 e0       	ldi	r30, 0x00	; 0
     cc0:	f6 e0       	ldi	r31, 0x06	; 6
     cc2:	80 81       	ld	r24, Z
     cc4:	8f 7d       	andi	r24, 0xDF	; 223
     cc6:	80 83       	st	Z, r24
   SHT_SCK(0);                   //Initial state
     cc8:	84 81       	ldd	r24, Z+4	; 0x04
     cca:	8f 7e       	andi	r24, 0xEF	; 239
     ccc:	84 83       	std	Z+4, r24	; 0x04
     cce:	8a e0       	ldi	r24, 0x0A	; 10
     cd0:	8a 95       	dec	r24
     cd2:	f1 f7       	brne	.-4      	; 0xcd0 <s_transstart+0x12>
     cd4:	00 c0       	rjmp	.+0      	; 0xcd6 <s_transstart+0x18>
   _delay_us(1);
   SHT_SCK(1);
     cd6:	84 81       	ldd	r24, Z+4	; 0x04
     cd8:	80 61       	ori	r24, 0x10	; 16
     cda:	84 83       	std	Z+4, r24	; 0x04
     cdc:	8a e0       	ldi	r24, 0x0A	; 10
     cde:	8a 95       	dec	r24
     ce0:	f1 f7       	brne	.-4      	; 0xcde <s_transstart+0x20>
     ce2:	00 c0       	rjmp	.+0      	; 0xce4 <s_transstart+0x26>
   _delay_us(1);
   SHT_DATA_OUT(1);
     ce4:	80 81       	ld	r24, Z
     ce6:	80 62       	ori	r24, 0x20	; 32
     ce8:	80 83       	st	Z, r24
     cea:	8a e0       	ldi	r24, 0x0A	; 10
     cec:	8a 95       	dec	r24
     cee:	f1 f7       	brne	.-4      	; 0xcec <s_transstart+0x2e>
     cf0:	00 c0       	rjmp	.+0      	; 0xcf2 <s_transstart+0x34>
   _delay_us(1);
   SHT_SCK(0);  
     cf2:	84 81       	ldd	r24, Z+4	; 0x04
     cf4:	8f 7e       	andi	r24, 0xEF	; 239
     cf6:	84 83       	std	Z+4, r24	; 0x04
     cf8:	85 e3       	ldi	r24, 0x35	; 53
     cfa:	8a 95       	dec	r24
     cfc:	f1 f7       	brne	.-4      	; 0xcfa <s_transstart+0x3c>
     cfe:	00 00       	nop
   _delay_us(5);
   SHT_SCK(1);
     d00:	84 81       	ldd	r24, Z+4	; 0x04
     d02:	80 61       	ori	r24, 0x10	; 16
     d04:	84 83       	std	Z+4, r24	; 0x04
     d06:	8a e0       	ldi	r24, 0x0A	; 10
     d08:	8a 95       	dec	r24
     d0a:	f1 f7       	brne	.-4      	; 0xd08 <s_transstart+0x4a>
     d0c:	00 c0       	rjmp	.+0      	; 0xd0e <s_transstart+0x50>
   _delay_us(1);
   SHT_DATA_OUT(0);         
     d0e:	80 81       	ld	r24, Z
     d10:	8f 7d       	andi	r24, 0xDF	; 223
     d12:	80 83       	st	Z, r24
     d14:	8a e0       	ldi	r24, 0x0A	; 10
     d16:	8a 95       	dec	r24
     d18:	f1 f7       	brne	.-4      	; 0xd16 <s_transstart+0x58>
     d1a:	00 c0       	rjmp	.+0      	; 0xd1c <s_transstart+0x5e>
   _delay_us(1);
   SHT_SCK(0);         
     d1c:	84 81       	ldd	r24, Z+4	; 0x04
     d1e:	8f 7e       	andi	r24, 0xEF	; 239
     d20:	84 83       	std	Z+4, r24	; 0x04
     d22:	08 95       	ret

00000d24 <s_connectionreset>:
  unsigned char i;
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
     d24:	e0 e0       	ldi	r30, 0x00	; 0
     d26:	f6 e0       	ldi	r31, 0x06	; 6
     d28:	80 81       	ld	r24, Z
     d2a:	8f 7d       	andi	r24, 0xDF	; 223
     d2c:	80 83       	st	Z, r24
     d2e:	84 81       	ldd	r24, Z+4	; 0x04
     d30:	8f 7e       	andi	r24, 0xEF	; 239
     d32:	84 83       	std	Z+4, r24	; 0x04
     d34:	89 e0       	ldi	r24, 0x09	; 9
  for(i=0;i<9;i++)                      //9 SCK cycles
     { 
     SHT_SCK(1);
     d36:	94 81       	ldd	r25, Z+4	; 0x04
     d38:	90 61       	ori	r25, 0x10	; 16
     d3a:	94 83       	std	Z+4, r25	; 0x04
     d3c:	9a e0       	ldi	r25, 0x0A	; 10
     d3e:	9a 95       	dec	r25
     d40:	f1 f7       	brne	.-4      	; 0xd3e <s_connectionreset+0x1a>
     d42:	00 c0       	rjmp	.+0      	; 0xd44 <s_connectionreset+0x20>
     _delay_us(1);
     SHT_SCK(0);
     d44:	94 81       	ldd	r25, Z+4	; 0x04
     d46:	9f 7e       	andi	r25, 0xEF	; 239
     d48:	94 83       	std	Z+4, r25	; 0x04
     d4a:	81 50       	subi	r24, 0x01	; 1
  
  //puts("reset");
  //putchar('\r');
   
  SHT_DATA_OUT(0); SHT_SCK(0);            //Initial state
  for(i=0;i<9;i++)                      //9 SCK cycles
     d4c:	a1 f7       	brne	.-24     	; 0xd36 <s_connectionreset+0x12>
     { 
     SHT_SCK(1);
     _delay_us(1);
     SHT_SCK(0);
     }
  s_transstart();                       //transmission start
     d4e:	b7 cf       	rjmp	.-146    	; 0xcbe <s_transstart>
     d50:	08 95       	ret

00000d52 <SHT11_softreset>:
  unsigned char error=0;

  //puts("softreset"); 
  //putchar('\r');
   
  s_connectionreset();              //reset communication
     d52:	e8 df       	rcall	.-48     	; 0xd24 <s_connectionreset>
  error+=SHT_WriteByte(RESET);      //send RESET-command to sensor
     d54:	8e e1       	ldi	r24, 0x1E	; 30
     d56:	51 cf       	rjmp	.-350    	; 0xbfa <SHT_WriteByte>
  

  return error;                     //error=1 in case of no response form the sensor
}
     d58:	08 95       	ret

00000d5a <s_measure>:

//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
     d5a:	cf 93       	push	r28
     d5c:	c8 2f       	mov	r28, r24
  //unsigned long int i,j; 
  
  //puts("s_measure");
  //putchar('\r');
  
  s_transstart();                   //transmission start
     d5e:	af df       	rcall	.-162    	; 0xcbe <s_transstart>
  switch(mode){                     //send command to sensor
     d60:	cc 23       	and	r28, r28
     d62:	19 f0       	breq	.+6      	; 0xd6a <s_measure+0x10>
     d64:	c1 30       	cpi	r28, 0x01	; 1
     d66:	39 f0       	breq	.+14     	; 0xd76 <s_measure+0x1c>
     d68:	0c c0       	rjmp	.+24     	; 0xd82 <s_measure+0x28>
    case TEMP   : error+=SHT_WriteByte(MEASURE_TEMP); break;
     d6a:	83 e0       	ldi	r24, 0x03	; 3
     d6c:	46 df       	rcall	.-372    	; 0xbfa <SHT_WriteByte>
     d6e:	99 27       	eor	r25, r25
     d70:	87 fd       	sbrc	r24, 7
     d72:	90 95       	com	r25
     d74:	08 c0       	rjmp	.+16     	; 0xd86 <s_measure+0x2c>
    case HUMI   : error+=SHT_WriteByte(MEASURE_HUMI); break;
     d76:	85 e0       	ldi	r24, 0x05	; 5
     d78:	40 df       	rcall	.-384    	; 0xbfa <SHT_WriteByte>
     d7a:	99 27       	eor	r25, r25
     d7c:	87 fd       	sbrc	r24, 7
     d7e:	90 95       	com	r25
     d80:	02 c0       	rjmp	.+4      	; 0xd86 <s_measure+0x2c>
//----------------------------------------------------------------------------------
// pengukuran data
//----------------------------------------------------------------------------------
char s_measure(unsigned char mode)
{ 
  unsigned error=0;                                  
     d82:	80 e0       	ldi	r24, 0x00	; 0
     d84:	90 e0       	ldi	r25, 0x00	; 0
//    *(p_value)  =SHT_ReadByte(ACK);    //read the second byte (LSB)
//    *p_checksum =SHT_ReadByte(ACK);  //read checksum 
//    check_sum= *p_checksum;
  
  return error;
}   
     d86:	cf 91       	pop	r28
     d88:	08 95       	ret

00000d8a <calc_sth11>:
// output:  humi [%RH]
//          temp [C] 
//----------------------------------------------------------------------------------------

void calc_sth11(float *p_humidity ,float *p_temperature)
{ 
     d8a:	2f 92       	push	r2
     d8c:	3f 92       	push	r3
     d8e:	4f 92       	push	r4
     d90:	5f 92       	push	r5
     d92:	6f 92       	push	r6
     d94:	7f 92       	push	r7
     d96:	8f 92       	push	r8
     d98:	9f 92       	push	r9
     d9a:	af 92       	push	r10
     d9c:	bf 92       	push	r11
     d9e:	cf 92       	push	r12
     da0:	df 92       	push	r13
     da2:	ef 92       	push	r14
     da4:	ff 92       	push	r15
     da6:	0f 93       	push	r16
     da8:	1f 93       	push	r17
     daa:	cf 93       	push	r28
     dac:	df 93       	push	r29
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <calc_sth11+0x26>
     db0:	00 d0       	rcall	.+0      	; 0xdb2 <calc_sth11+0x28>
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
     db6:	8c 01       	movw	r16, r24
     db8:	1b 01       	movw	r2, r22
  float t_C;                        // t_C   :  Temperature [C]
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
     dba:	2a e0       	ldi	r18, 0x0A	; 10
     dbc:	37 ed       	ldi	r19, 0xD7	; 215
     dbe:	43 e2       	ldi	r20, 0x23	; 35
     dc0:	5c e3       	ldi	r21, 0x3C	; 60
     dc2:	fb 01       	movw	r30, r22
     dc4:	60 81       	ld	r22, Z
     dc6:	71 81       	ldd	r23, Z+1	; 0x01
     dc8:	82 81       	ldd	r24, Z+2	; 0x02
     dca:	93 81       	ldd	r25, Z+3	; 0x03
     dcc:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     dd0:	2d ec       	ldi	r18, 0xCD	; 205
     dd2:	3c ec       	ldi	r19, 0xCC	; 204
     dd4:	4e e1       	ldi	r20, 0x1E	; 30
     dd6:	52 e4       	ldi	r21, 0x42	; 66
     dd8:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__subsf3>
     ddc:	2b 01       	movw	r4, r22
     dde:	3c 01       	movw	r6, r24
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     de0:	f8 01       	movw	r30, r16
     de2:	c0 80       	ld	r12, Z
     de4:	d1 80       	ldd	r13, Z+1	; 0x01
     de6:	e2 80       	ldd	r14, Z+2	; 0x02
     de8:	f3 80       	ldd	r15, Z+3	; 0x03
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     dea:	20 e0       	ldi	r18, 0x00	; 0
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	48 ec       	ldi	r20, 0xC8	; 200
     df0:	51 e4       	ldi	r21, 0x41	; 65
     df2:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__subsf3>
     df6:	4b 01       	movw	r8, r22
     df8:	5c 01       	movw	r10, r24
     dfa:	2c ea       	ldi	r18, 0xAC	; 172
     dfc:	35 ec       	ldi	r19, 0xC5	; 197
     dfe:	47 ea       	ldi	r20, 0xA7	; 167
     e00:	58 e3       	ldi	r21, 0x38	; 56
     e02:	c7 01       	movw	r24, r14
     e04:	b6 01       	movw	r22, r12
     e06:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     e0a:	2a e0       	ldi	r18, 0x0A	; 10
     e0c:	37 ed       	ldi	r19, 0xD7	; 215
     e0e:	43 e2       	ldi	r20, 0x23	; 35
     e10:	5c e3       	ldi	r21, 0x3C	; 60
     e12:	fd d7       	rcall	.+4090   	; 0x1e0e <__addsf3>
     e14:	9b 01       	movw	r18, r22
     e16:	ac 01       	movw	r20, r24
     e18:	c5 01       	movw	r24, r10
     e1a:	b4 01       	movw	r22, r8
     e1c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     e20:	4b 01       	movw	r8, r22
     e22:	5c 01       	movw	r10, r24
  
  //puts("calculate");
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
     e24:	22 ea       	ldi	r18, 0xA2	; 162
     e26:	37 ee       	ldi	r19, 0xE7	; 231
     e28:	4b e3       	ldi	r20, 0x3B	; 59
     e2a:	56 eb       	ldi	r21, 0xB6	; 182
     e2c:	c7 01       	movw	r24, r14
     e2e:	b6 01       	movw	r22, r12
     e30:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     e34:	9b 01       	movw	r18, r22
     e36:	ac 01       	movw	r20, r24
     e38:	c7 01       	movw	r24, r14
     e3a:	b6 01       	movw	r22, r12
     e3c:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     e40:	69 83       	std	Y+1, r22	; 0x01
     e42:	7a 83       	std	Y+2, r23	; 0x02
     e44:	8b 83       	std	Y+3, r24	; 0x03
     e46:	9c 83       	std	Y+4, r25	; 0x04
     e48:	24 e5       	ldi	r18, 0x54	; 84
     e4a:	33 ee       	ldi	r19, 0xE3	; 227
     e4c:	45 e2       	ldi	r20, 0x25	; 37
     e4e:	5d e3       	ldi	r21, 0x3D	; 61
     e50:	c7 01       	movw	r24, r14
     e52:	b6 01       	movw	r22, r12
     e54:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     e58:	9b 01       	movw	r18, r22
     e5a:	ac 01       	movw	r20, r24
     e5c:	69 81       	ldd	r22, Y+1	; 0x01
     e5e:	7a 81       	ldd	r23, Y+2	; 0x02
     e60:	8b 81       	ldd	r24, Y+3	; 0x03
     e62:	9c 81       	ldd	r25, Y+4	; 0x04
     e64:	d4 d7       	rcall	.+4008   	; 0x1e0e <__addsf3>
     e66:	20 e0       	ldi	r18, 0x00	; 0
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	40 e8       	ldi	r20, 0x80	; 128
     e6c:	50 e4       	ldi	r21, 0x40	; 64
     e6e:	ce d7       	rcall	.+3996   	; 0x1e0c <__subsf3>
     e70:	9b 01       	movw	r18, r22
     e72:	ac 01       	movw	r20, r24
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
     e74:	c5 01       	movw	r24, r10
     e76:	b4 01       	movw	r22, r8
     e78:	ca d7       	rcall	.+3988   	; 0x1e0e <__addsf3>
     e7a:	6b 01       	movw	r12, r22
     e7c:	7c 01       	movw	r14, r24
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     e7e:	20 e0       	ldi	r18, 0x00	; 0
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	48 ec       	ldi	r20, 0xC8	; 200
     e84:	52 e4       	ldi	r21, 0x42	; 66
     e86:	0e 94 ba 10 	call	0x2174	; 0x2174 <__gesf2>
     e8a:	18 16       	cp	r1, r24
     e8c:	5c f0       	brlt	.+22     	; 0xea4 <calc_sth11+0x11a>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     e8e:	2d ec       	ldi	r18, 0xCD	; 205
     e90:	3c ec       	ldi	r19, 0xCC	; 204
     e92:	4c ec       	ldi	r20, 0xCC	; 204
     e94:	5d e3       	ldi	r21, 0x3D	; 61
     e96:	c7 01       	movw	r24, r14
     e98:	b6 01       	movw	r22, r12
     e9a:	0e 94 6b 0f 	call	0x1ed6	; 0x1ed6 <__cmpsf2>
     e9e:	88 23       	and	r24, r24
     ea0:	54 f0       	brlt	.+20     	; 0xeb6 <calc_sth11+0x12c>
     ea2:	12 c0       	rjmp	.+36     	; 0xec8 <calc_sth11+0x13e>
  //putchar('\r');
  
  t_C=*p_temperature*0.01 - 39.7;                  //calc. temperature from ticks to [C] //man: dar 3.5(nazdik be 3.3)!
  rh_lin=C3*(*p_humidity)*(*p_humidity) + C2*(*p_humidity) + C1;     //calc. humidity from ticks to [%RH]
  rh_true=(t_C-25)*(T1+T2*(*p_humidity))+rh_lin;   //calc. temperature compensated humidity [%RH]
  if(rh_true>100)rh_true=100;       //cut if the value is outside of
     ea4:	0f 2e       	mov	r0, r31
     ea6:	c1 2c       	mov	r12, r1
     ea8:	d1 2c       	mov	r13, r1
     eaa:	f8 ec       	ldi	r31, 0xC8	; 200
     eac:	ef 2e       	mov	r14, r31
     eae:	f2 e4       	ldi	r31, 0x42	; 66
     eb0:	ff 2e       	mov	r15, r31
     eb2:	f0 2d       	mov	r31, r0
     eb4:	09 c0       	rjmp	.+18     	; 0xec8 <calc_sth11+0x13e>
  if(rh_true<0.1)rh_true=0.1;       //the physical possible range
     eb6:	0f 2e       	mov	r0, r31
     eb8:	fd ec       	ldi	r31, 0xCD	; 205
     eba:	cf 2e       	mov	r12, r31
     ebc:	fc ec       	ldi	r31, 0xCC	; 204
     ebe:	df 2e       	mov	r13, r31
     ec0:	ed 2c       	mov	r14, r13
     ec2:	fd e3       	ldi	r31, 0x3D	; 61
     ec4:	ff 2e       	mov	r15, r31
     ec6:	f0 2d       	mov	r31, r0

  *p_temperature=t_C;               //return temperature [C]
     ec8:	f1 01       	movw	r30, r2
     eca:	40 82       	st	Z, r4
     ecc:	51 82       	std	Z+1, r5	; 0x01
     ece:	62 82       	std	Z+2, r6	; 0x02
     ed0:	73 82       	std	Z+3, r7	; 0x03
  *p_humidity=rh_true;              //return humidity[%RH]
     ed2:	f8 01       	movw	r30, r16
     ed4:	c0 82       	st	Z, r12
     ed6:	d1 82       	std	Z+1, r13	; 0x01
     ed8:	e2 82       	std	Z+2, r14	; 0x02
     eda:	f3 82       	std	Z+3, r15	; 0x03
}
     edc:	24 96       	adiw	r28, 0x04	; 4
     ede:	cd bf       	out	0x3d, r28	; 61
     ee0:	de bf       	out	0x3e, r29	; 62
     ee2:	df 91       	pop	r29
     ee4:	cf 91       	pop	r28
     ee6:	1f 91       	pop	r17
     ee8:	0f 91       	pop	r16
     eea:	ff 90       	pop	r15
     eec:	ef 90       	pop	r14
     eee:	df 90       	pop	r13
     ef0:	cf 90       	pop	r12
     ef2:	bf 90       	pop	r11
     ef4:	af 90       	pop	r10
     ef6:	9f 90       	pop	r9
     ef8:	8f 90       	pop	r8
     efa:	7f 90       	pop	r7
     efc:	6f 90       	pop	r6
     efe:	5f 90       	pop	r5
     f00:	4f 90       	pop	r4
     f02:	3f 90       	pop	r3
     f04:	2f 90       	pop	r2
     f06:	08 95       	ret

00000f08 <SHT11_GetResult>:
  return dew_point;
} */


char SHT11_GetResult(unsigned char *p_value, unsigned char *p_checksum)
{
     f08:	ff 92       	push	r15
     f0a:	0f 93       	push	r16
     f0c:	1f 93       	push	r17
     f0e:	cf 93       	push	r28
     f10:	df 93       	push	r29
     f12:	ec 01       	movw	r28, r24
     f14:	8b 01       	movw	r16, r22
	   unsigned error=0;
	   unsigned char crc;
	   
	   if(SHT_DATA_IN) error+=1;                 // or timeout (~2 sec.) is reached
     f16:	e0 e0       	ldi	r30, 0x00	; 0
     f18:	f6 e0       	ldi	r31, 0x06	; 6
     f1a:	f0 84       	ldd	r15, Z+8	; 0x08
     f1c:	f5 fa       	bst	r15, 5
     f1e:	ff 24       	eor	r15, r15
     f20:	f0 f8       	bld	r15, 0
	   *(p_value+1)=SHT_ReadByte(ACK);			 //read the first byte (MSB)    dar micro harchi adrese bishtr, arzesh bishtar. baraks zakhire mikone
     f22:	81 e0       	ldi	r24, 0x01	; 1
     f24:	97 de       	rcall	.-722    	; 0xc54 <SHT_ReadByte>
     f26:	89 83       	std	Y+1, r24	; 0x01
	   *(p_value)  =SHT_ReadByte(ACK);			 //read the second byte (LSB)
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	94 de       	rcall	.-728    	; 0xc54 <SHT_ReadByte>
     f2c:	88 83       	st	Y, r24
	   *p_checksum =SHT_ReadByte(ACK);			 //read checksum
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	91 de       	rcall	.-734    	; 0xc54 <SHT_ReadByte>
     f32:	98 2f       	mov	r25, r24
     f34:	f8 01       	movw	r30, r16
     f36:	80 83       	st	Z, r24
	   check_sum= *p_checksum;
     f38:	80 93 c4 20 	sts	0x20C4, r24
	   
	   crc= copy_val/256 + copy_val%256;
     f3c:	80 91 78 20 	lds	r24, 0x2078
	   if (crc != check_sum)
     f40:	98 13       	cpse	r25, r24
	    {
		    s_connectionreset();
     f42:	f0 de       	rcall	.-544    	; 0xd24 <s_connectionreset>
		    //PORTD_OUTSET=LED_Red_PIN_bm;
	    }
	  
	   return error;
}
     f44:	8f 2d       	mov	r24, r15
     f46:	df 91       	pop	r29
     f48:	cf 91       	pop	r28
     f4a:	1f 91       	pop	r17
     f4c:	0f 91       	pop	r16
     f4e:	ff 90       	pop	r15
     f50:	08 95       	ret

00000f52 <SHT11_measure>:
const float T1=+0.01;             // for 14 Bit @ 5V
const float T2=+0.00008;          // for 14 Bit @ 5V	


void SHT11_measure (void)
{
     f52:	ef 92       	push	r14
     f54:	ff 92       	push	r15
     f56:	1f 93       	push	r17
     f58:	cf 93       	push	r28
     f5a:	df 93       	push	r29
     f5c:	1f 92       	push	r1
     f5e:	cd b7       	in	r28, 0x3d	; 61
     f60:	de b7       	in	r29, 0x3e	; 62
//     humi_val.i=0;  
//     temp_val.i=0;   comment kardam ke har bar sefr nakone! lazemesh daram dar bare bad baraye mohasebe humi             
  
  
  
	switch(SHT11_count)
     f62:	80 91 45 20 	lds	r24, 0x2045
     f66:	80 35       	cpi	r24, 0x50	; 80
     f68:	61 f0       	breq	.+24     	; 0xf82 <SHT11_measure+0x30>
     f6a:	84 36       	cpi	r24, 0x64	; 100
     f6c:	09 f4       	brne	.+2      	; 0xf70 <SHT11_measure+0x1e>
     f6e:	5b c0       	rjmp	.+182    	; 0x1026 <SHT11_measure+0xd4>
     f70:	81 11       	cpse	r24, r1
     f72:	ab c0       	rjmp	.+342    	; 0x10ca <SHT11_measure+0x178>
	{
 		case	0	:	{	error+=s_measure(TEMP);
     f74:	f2 de       	rcall	.-540    	; 0xd5a <s_measure>
							SHT11_count++;	
     f76:	90 91 45 20 	lds	r25, 0x2045
     f7a:	9f 5f       	subi	r25, 0xFF	; 255
     f7c:	90 93 45 20 	sts	0x2045, r25
							break;}
     f80:	a8 c0       	rjmp	.+336    	; 0x10d2 <SHT11_measure+0x180>
 		case	80	:	{	error+=SHT11_GetResult((unsigned char*) &temp_val.i,&checksum);
     f82:	be 01       	movw	r22, r28
     f84:	6f 5f       	subi	r22, 0xFF	; 255
     f86:	7f 4f       	sbci	r23, 0xFF	; 255
     f88:	8d e2       	ldi	r24, 0x2D	; 45
     f8a:	91 e2       	ldi	r25, 0x21	; 33
     f8c:	bd df       	rcall	.-134    	; 0xf08 <SHT11_GetResult>
     f8e:	18 2f       	mov	r17, r24
							if (error==0)
     f90:	81 11       	cpse	r24, r1
     f92:	40 c0       	rjmp	.+128    	; 0x1014 <SHT11_measure+0xc2>
							{
								temp_val.f=(float)temp_val.i;                     //converts integer to float
     f94:	0f 2e       	mov	r0, r31
     f96:	fd e2       	ldi	r31, 0x2D	; 45
     f98:	ef 2e       	mov	r14, r31
     f9a:	f1 e2       	ldi	r31, 0x21	; 33
     f9c:	ff 2e       	mov	r15, r31
     f9e:	f0 2d       	mov	r31, r0
     fa0:	f7 01       	movw	r30, r14
     fa2:	60 81       	ld	r22, Z
     fa4:	71 81       	ldd	r23, Z+1	; 0x01
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	0e 94 08 10 	call	0x2010	; 0x2010 <__floatunsisf>
     fae:	f7 01       	movw	r30, r14
     fb0:	60 83       	st	Z, r22
     fb2:	71 83       	std	Z+1, r23	; 0x01
     fb4:	82 83       	std	Z+2, r24	; 0x02
     fb6:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
     fb8:	b7 01       	movw	r22, r14
     fba:	89 e2       	ldi	r24, 0x29	; 41
     fbc:	91 e2       	ldi	r25, 0x21	; 33
     fbe:	e5 de       	rcall	.-566    	; 0xd8a <calc_sth11>
								T=(int)(temp_val.f*(float)100);
     fc0:	20 e0       	ldi	r18, 0x00	; 0
     fc2:	30 e0       	ldi	r19, 0x00	; 0
     fc4:	48 ec       	ldi	r20, 0xC8	; 200
     fc6:	52 e4       	ldi	r21, 0x42	; 66
     fc8:	f7 01       	movw	r30, r14
     fca:	60 81       	ld	r22, Z
     fcc:	71 81       	ldd	r23, Z+1	; 0x01
     fce:	82 81       	ldd	r24, Z+2	; 0x02
     fd0:	93 81       	ldd	r25, Z+3	; 0x03
     fd2:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
     fd6:	eb d7       	rcall	.+4054   	; 0x1fae <__fixsfsi>
     fd8:	cb 01       	movw	r24, r22
     fda:	aa 27       	eor	r26, r26
     fdc:	97 fd       	sbrc	r25, 7
     fde:	a0 95       	com	r26
     fe0:	ba 2f       	mov	r27, r26
     fe2:	80 93 31 21 	sts	0x2131, r24
     fe6:	90 93 32 21 	sts	0x2132, r25
     fea:	a0 93 33 21 	sts	0x2133, r26
     fee:	b0 93 34 21 	sts	0x2134, r27
								printf2pc("Temp: %ld \r",T);
     ff2:	bf 93       	push	r27
     ff4:	af 93       	push	r26
     ff6:	9f 93       	push	r25
     ff8:	8f 93       	push	r24
     ffa:	83 e2       	ldi	r24, 0x23	; 35
     ffc:	90 e2       	ldi	r25, 0x20	; 32
     ffe:	9f 93       	push	r25
    1000:	8f 93       	push	r24
    1002:	85 ec       	ldi	r24, 0xC5	; 197
    1004:	90 e2       	ldi	r25, 0x20	; 32
    1006:	9f 93       	push	r25
    1008:	8f 93       	push	r24
    100a:	0e 94 43 11 	call	0x2286	; 0x2286 <sprintf>
    100e:	2d dd       	rcall	.-1446   	; 0xa6a <UART_SEND>
    1010:	cd bf       	out	0x3d, r28	; 61
    1012:	de bf       	out	0x3e, r29	; 62
							}
							error+=s_measure(HUMI);
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	a1 de       	rcall	.-702    	; 0xd5a <s_measure>
    1018:	81 0f       	add	r24, r17
							SHT11_count++;
    101a:	90 91 45 20 	lds	r25, 0x2045
    101e:	9f 5f       	subi	r25, 0xFF	; 255
    1020:	90 93 45 20 	sts	0x2045, r25
							break;}
    1024:	56 c0       	rjmp	.+172    	; 0x10d2 <SHT11_measure+0x180>
 		case	100	:	{	error+=SHT11_GetResult((unsigned char*) &humi_val.i,&checksum);
    1026:	be 01       	movw	r22, r28
    1028:	6f 5f       	subi	r22, 0xFF	; 255
    102a:	7f 4f       	sbci	r23, 0xFF	; 255
    102c:	89 e2       	ldi	r24, 0x29	; 41
    102e:	91 e2       	ldi	r25, 0x21	; 33
    1030:	6b df       	rcall	.-298    	; 0xf08 <SHT11_GetResult>
    1032:	18 2f       	mov	r17, r24
							if (error==0)
    1034:	81 11       	cpse	r24, r1
    1036:	42 c0       	rjmp	.+132    	; 0x10bc <SHT11_measure+0x16a>
							{	
								humi_val.f=(float)humi_val.i;                   //converts integer to float
    1038:	0f 2e       	mov	r0, r31
    103a:	f9 e2       	ldi	r31, 0x29	; 41
    103c:	ef 2e       	mov	r14, r31
    103e:	f1 e2       	ldi	r31, 0x21	; 33
    1040:	ff 2e       	mov	r15, r31
    1042:	f0 2d       	mov	r31, r0
    1044:	f7 01       	movw	r30, r14
    1046:	60 81       	ld	r22, Z
    1048:	71 81       	ldd	r23, Z+1	; 0x01
    104a:	80 e0       	ldi	r24, 0x00	; 0
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	e0 d7       	rcall	.+4032   	; 0x2010 <__floatunsisf>
    1050:	f7 01       	movw	r30, r14
    1052:	60 83       	st	Z, r22
    1054:	71 83       	std	Z+1, r23	; 0x01
    1056:	82 83       	std	Z+2, r24	; 0x02
    1058:	93 83       	std	Z+3, r25	; 0x03
								calc_sth11(&humi_val.f,&temp_val.f);              //calculate humidity, temperature
    105a:	6d e2       	ldi	r22, 0x2D	; 45
    105c:	71 e2       	ldi	r23, 0x21	; 33
    105e:	c7 01       	movw	r24, r14
    1060:	94 de       	rcall	.-728    	; 0xd8a <calc_sth11>
								H=(int)(humi_val.f*(float)100);
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	48 ec       	ldi	r20, 0xC8	; 200
    1068:	52 e4       	ldi	r21, 0x42	; 66
    106a:	f7 01       	movw	r30, r14
    106c:	60 81       	ld	r22, Z
    106e:	71 81       	ldd	r23, Z+1	; 0x01
    1070:	82 81       	ldd	r24, Z+2	; 0x02
    1072:	93 81       	ldd	r25, Z+3	; 0x03
    1074:	0e 94 be 10 	call	0x217c	; 0x217c <__mulsf3>
    1078:	9a d7       	rcall	.+3892   	; 0x1fae <__fixsfsi>
    107a:	cb 01       	movw	r24, r22
    107c:	aa 27       	eor	r26, r26
    107e:	97 fd       	sbrc	r25, 7
    1080:	a0 95       	com	r26
    1082:	ba 2f       	mov	r27, r26
    1084:	80 93 35 21 	sts	0x2135, r24
    1088:	90 93 36 21 	sts	0x2136, r25
    108c:	a0 93 37 21 	sts	0x2137, r26
    1090:	b0 93 38 21 	sts	0x2138, r27
								printf2pc("Humi: %ld \r\r",H);
    1094:	bf 93       	push	r27
    1096:	af 93       	push	r26
    1098:	9f 93       	push	r25
    109a:	8f 93       	push	r24
    109c:	8f e2       	ldi	r24, 0x2F	; 47
    109e:	90 e2       	ldi	r25, 0x20	; 32
    10a0:	9f 93       	push	r25
    10a2:	8f 93       	push	r24
    10a4:	85 ec       	ldi	r24, 0xC5	; 197
    10a6:	90 e2       	ldi	r25, 0x20	; 32
    10a8:	9f 93       	push	r25
    10aa:	8f 93       	push	r24
    10ac:	0e 94 43 11 	call	0x2286	; 0x2286 <sprintf>
    10b0:	dc dc       	rcall	.-1608   	; 0xa6a <UART_SEND>
								SHT11_dataflag=1;
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	80 93 44 20 	sts	0x2044, r24
    10b8:	cd bf       	out	0x3d, r28	; 61
    10ba:	de bf       	out	0x3e, r29	; 62
							}
							error+=s_measure(TEMP);
    10bc:	80 e0       	ldi	r24, 0x00	; 0
    10be:	4d de       	rcall	.-870    	; 0xd5a <s_measure>
    10c0:	81 0f       	add	r24, r17
							SHT11_count=1;
    10c2:	91 e0       	ldi	r25, 0x01	; 1
    10c4:	90 93 45 20 	sts	0x2045, r25
							break;}																							
    10c8:	04 c0       	rjmp	.+8      	; 0x10d2 <SHT11_measure+0x180>
 		default		:	{
							SHT11_count++;
    10ca:	8f 5f       	subi	r24, 0xFF	; 255
    10cc:	80 93 45 20 	sts	0x2045, r24
    10d0:	0f c0       	rjmp	.+30     	; 0x10f0 <SHT11_measure+0x19e>
							break;}
	}
    
     if (error!=0) 
    10d2:	88 23       	and	r24, r24
    10d4:	69 f0       	breq	.+26     	; 0x10f0 <SHT11_measure+0x19e>
 	{
 		s_connectionreset();
    10d6:	26 de       	rcall	.-948    	; 0xd24 <s_connectionreset>
 		printf2pcs("error\r");
    10d8:	87 e0       	ldi	r24, 0x07	; 7
    10da:	ec e3       	ldi	r30, 0x3C	; 60
    10dc:	f0 e2       	ldi	r31, 0x20	; 32
    10de:	a5 ec       	ldi	r26, 0xC5	; 197
    10e0:	b0 e2       	ldi	r27, 0x20	; 32
    10e2:	01 90       	ld	r0, Z+
    10e4:	0d 92       	st	X+, r0
    10e6:	8a 95       	dec	r24
    10e8:	e1 f7       	brne	.-8      	; 0x10e2 <SHT11_measure+0x190>
    10ea:	86 e0       	ldi	r24, 0x06	; 6
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	bd dc       	rcall	.-1670   	; 0xa6a <UART_SEND>
 	}
             	
}
    10f0:	0f 90       	pop	r0
    10f2:	df 91       	pop	r29
    10f4:	cf 91       	pop	r28
    10f6:	1f 91       	pop	r17
    10f8:	ff 90       	pop	r15
    10fa:	ef 90       	pop	r14
    10fc:	08 95       	ret

000010fe <TWI_MasterInit>:
                    uint8_t address,
                    uint8_t bytesToRead)
{
	bool twi_status = TWI_MasterWriteRead(twi, address, 0, 0, bytesToRead);
	return twi_status;
}
    10fe:	fc 01       	movw	r30, r24
    1100:	60 83       	st	Z, r22
    1102:	71 83       	std	Z+1, r23	; 0x01
    1104:	48 63       	ori	r20, 0x38	; 56
    1106:	db 01       	movw	r26, r22
    1108:	11 96       	adiw	r26, 0x01	; 1
    110a:	4c 93       	st	X, r20
    110c:	a0 81       	ld	r26, Z
    110e:	b1 81       	ldd	r27, Z+1	; 0x01
    1110:	15 96       	adiw	r26, 0x05	; 5
    1112:	2c 93       	st	X, r18
    1114:	01 90       	ld	r0, Z+
    1116:	f0 81       	ld	r31, Z
    1118:	e0 2d       	mov	r30, r0
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	84 83       	std	Z+4, r24	; 0x04
    111e:	08 95       	ret

00001120 <TWI_MasterWriteRead>:
    1120:	0f 93       	push	r16
    1122:	cf 93       	push	r28
    1124:	df 93       	push	r29
    1126:	fc 01       	movw	r30, r24
    1128:	29 30       	cpi	r18, 0x09	; 9
    112a:	98 f5       	brcc	.+102    	; 0x1192 <TWI_MasterWriteRead+0x72>
    112c:	09 30       	cpi	r16, 0x09	; 9
    112e:	98 f5       	brcc	.+102    	; 0x1196 <TWI_MasterWriteRead+0x76>
    1130:	87 89       	ldd	r24, Z+23	; 0x17
    1132:	81 11       	cpse	r24, r1
    1134:	32 c0       	rjmp	.+100    	; 0x119a <TWI_MasterWriteRead+0x7a>
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	87 8b       	std	Z+23, r24	; 0x17
    113a:	10 8e       	std	Z+24, r1	; 0x18
    113c:	66 0f       	add	r22, r22
    113e:	62 83       	std	Z+2, r22	; 0x02
    1140:	22 23       	and	r18, r18
    1142:	69 f0       	breq	.+26     	; 0x115e <TWI_MasterWriteRead+0x3e>
    1144:	a4 2f       	mov	r26, r20
    1146:	b5 2f       	mov	r27, r21
    1148:	40 e0       	ldi	r20, 0x00	; 0
    114a:	50 e0       	ldi	r21, 0x00	; 0
    114c:	8d 91       	ld	r24, X+
    114e:	ef 01       	movw	r28, r30
    1150:	c4 0f       	add	r28, r20
    1152:	d5 1f       	adc	r29, r21
    1154:	8b 83       	std	Y+3, r24	; 0x03
    1156:	4f 5f       	subi	r20, 0xFF	; 255
    1158:	5f 4f       	sbci	r21, 0xFF	; 255
    115a:	42 17       	cp	r20, r18
    115c:	b8 f3       	brcs	.-18     	; 0x114c <TWI_MasterWriteRead+0x2c>
    115e:	23 8b       	std	Z+19, r18	; 0x13
    1160:	04 8b       	std	Z+20, r16	; 0x14
    1162:	15 8a       	std	Z+21, r1	; 0x15
    1164:	16 8a       	std	Z+22, r1	; 0x16
    1166:	83 89       	ldd	r24, Z+19	; 0x13
    1168:	88 23       	and	r24, r24
    116a:	41 f0       	breq	.+16     	; 0x117c <TWI_MasterWriteRead+0x5c>
    116c:	82 81       	ldd	r24, Z+2	; 0x02
    116e:	8e 7f       	andi	r24, 0xFE	; 254
    1170:	01 90       	ld	r0, Z+
    1172:	f0 81       	ld	r31, Z
    1174:	e0 2d       	mov	r30, r0
    1176:	86 83       	std	Z+6, r24	; 0x06
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	12 c0       	rjmp	.+36     	; 0x11a0 <TWI_MasterWriteRead+0x80>
    117c:	84 89       	ldd	r24, Z+20	; 0x14
    117e:	88 23       	and	r24, r24
    1180:	71 f0       	breq	.+28     	; 0x119e <TWI_MasterWriteRead+0x7e>
    1182:	82 81       	ldd	r24, Z+2	; 0x02
    1184:	81 60       	ori	r24, 0x01	; 1
    1186:	01 90       	ld	r0, Z+
    1188:	f0 81       	ld	r31, Z
    118a:	e0 2d       	mov	r30, r0
    118c:	86 83       	std	Z+6, r24	; 0x06
    118e:	81 e0       	ldi	r24, 0x01	; 1
    1190:	07 c0       	rjmp	.+14     	; 0x11a0 <TWI_MasterWriteRead+0x80>
    1192:	80 e0       	ldi	r24, 0x00	; 0
    1194:	05 c0       	rjmp	.+10     	; 0x11a0 <TWI_MasterWriteRead+0x80>
    1196:	80 e0       	ldi	r24, 0x00	; 0
    1198:	03 c0       	rjmp	.+6      	; 0x11a0 <TWI_MasterWriteRead+0x80>
    119a:	80 e0       	ldi	r24, 0x00	; 0
    119c:	01 c0       	rjmp	.+2      	; 0x11a0 <TWI_MasterWriteRead+0x80>
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	df 91       	pop	r29
    11a2:	cf 91       	pop	r28
    11a4:	0f 91       	pop	r16
    11a6:	08 95       	ret

000011a8 <TWI_MasterArbitrationLostBusErrorHandler>:
 *  Handles TWI responses to lost arbitration and bus error.
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterArbitrationLostBusErrorHandler(TWI_Master_t *twi)
{
    11a8:	fc 01       	movw	r30, r24
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    11aa:	a0 81       	ld	r26, Z
    11ac:	b1 81       	ldd	r27, Z+1	; 0x01
    11ae:	14 96       	adiw	r26, 0x04	; 4
    11b0:	8c 91       	ld	r24, X
    11b2:	14 97       	sbiw	r26, 0x04	; 4

	/* If bus error. */
	if (currentStatus & TWI_MASTER_BUSERR_bm) 
    11b4:	82 ff       	sbrs	r24, 2
    11b6:	03 c0       	rjmp	.+6      	; 0x11be <TWI_MasterArbitrationLostBusErrorHandler+0x16>
	{
		twi->result = TWIM_RESULT_BUS_ERROR;
    11b8:	94 e0       	ldi	r25, 0x04	; 4
    11ba:	90 8f       	std	Z+24, r25	; 0x18
    11bc:	02 c0       	rjmp	.+4      	; 0x11c2 <TWI_MasterArbitrationLostBusErrorHandler+0x1a>
	}
	/* If arbitration lost. */
	else {
		twi->result = TWIM_RESULT_ARBITRATION_LOST;
    11be:	93 e0       	ldi	r25, 0x03	; 3
    11c0:	90 8f       	std	Z+24, r25	; 0x18
	}

	/* Clear interrupt flag. */
	twi->interface->MASTER.STATUS = currentStatus | TWI_MASTER_ARBLOST_bm;
    11c2:	88 60       	ori	r24, 0x08	; 8
    11c4:	14 96       	adiw	r26, 0x04	; 4
    11c6:	8c 93       	st	X, r24

	twi->status = TWIM_STATUS_READY;
    11c8:	17 8a       	std	Z+23, r1	; 0x17
    11ca:	08 95       	ret

000011cc <TWI_MasterWriteHandler>:
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterWriteHandler(TWI_Master_t *twi)
{
    11cc:	cf 93       	push	r28
    11ce:	df 93       	push	r29
    11d0:	fc 01       	movw	r30, r24
	/* Local variables used in if tests to avoid compiler warning. */
	uint8_t bytesToWrite  = twi->bytesToWrite;
    11d2:	93 89       	ldd	r25, Z+19	; 0x13
	uint8_t bytesToRead   = twi->bytesToRead;
    11d4:	24 89       	ldd	r18, Z+20	; 0x14

	/* If NOT acknowledged (NACK) by slave cancel the transaction. */
	if (twi->interface->MASTER.STATUS & TWI_MASTER_RXACK_bm) {
    11d6:	a0 81       	ld	r26, Z
    11d8:	b1 81       	ldd	r27, Z+1	; 0x01
    11da:	14 96       	adiw	r26, 0x04	; 4
    11dc:	8c 91       	ld	r24, X
    11de:	14 97       	sbiw	r26, 0x04	; 4
    11e0:	84 ff       	sbrs	r24, 4
    11e2:	07 c0       	rjmp	.+14     	; 0x11f2 <TWI_MasterWriteHandler+0x26>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    11e4:	83 e0       	ldi	r24, 0x03	; 3
    11e6:	13 96       	adiw	r26, 0x03	; 3
    11e8:	8c 93       	st	X, r24
		twi->result = TWIM_RESULT_NACK_RECEIVED;
    11ea:	85 e0       	ldi	r24, 0x05	; 5
    11ec:	80 8f       	std	Z+24, r24	; 0x18
		twi->status = TWIM_STATUS_READY;
    11ee:	17 8a       	std	Z+23, r1	; 0x17
    11f0:	1c c0       	rjmp	.+56     	; 0x122a <TWI_MasterWriteHandler+0x5e>
	}

	/* If more bytes to write, send data. */
	else if (twi->bytesWritten < bytesToWrite) {
    11f2:	85 89       	ldd	r24, Z+21	; 0x15
    11f4:	89 17       	cp	r24, r25
    11f6:	58 f4       	brcc	.+22     	; 0x120e <TWI_MasterWriteHandler+0x42>
		uint8_t data = twi->writeData[twi->bytesWritten];
    11f8:	85 89       	ldd	r24, Z+21	; 0x15
    11fa:	ef 01       	movw	r28, r30
    11fc:	c8 0f       	add	r28, r24
    11fe:	d1 1d       	adc	r29, r1
    1200:	8b 81       	ldd	r24, Y+3	; 0x03
		twi->interface->MASTER.DATA = data;
    1202:	17 96       	adiw	r26, 0x07	; 7
    1204:	8c 93       	st	X, r24
		++twi->bytesWritten;
    1206:	85 89       	ldd	r24, Z+21	; 0x15
    1208:	8f 5f       	subi	r24, 0xFF	; 255
    120a:	85 8b       	std	Z+21, r24	; 0x15
    120c:	0e c0       	rjmp	.+28     	; 0x122a <TWI_MasterWriteHandler+0x5e>
	}

	/* If bytes to read, send repeated START condition + Address +
	 * 'R/_W = 1'
	 */
	else if (twi->bytesRead < bytesToRead) {
    120e:	86 89       	ldd	r24, Z+22	; 0x16
    1210:	82 17       	cp	r24, r18
    1212:	28 f4       	brcc	.+10     	; 0x121e <TWI_MasterWriteHandler+0x52>
		uint8_t readAddress = twi->address | 0x01;
    1214:	82 81       	ldd	r24, Z+2	; 0x02
    1216:	81 60       	ori	r24, 0x01	; 1
		twi->interface->MASTER.ADDR = readAddress;
    1218:	16 96       	adiw	r26, 0x06	; 6
    121a:	8c 93       	st	X, r24
    121c:	06 c0       	rjmp	.+12     	; 0x122a <TWI_MasterWriteHandler+0x5e>
	}

	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    121e:	83 e0       	ldi	r24, 0x03	; 3
    1220:	13 96       	adiw	r26, 0x03	; 3
    1222:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    1224:	81 e0       	ldi	r24, 0x01	; 1
    1226:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    1228:	17 8a       	std	Z+23, r1	; 0x17
	/* If transaction finished, send STOP condition and set RESULT OK. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_OK);
	}
}
    122a:	df 91       	pop	r29
    122c:	cf 91       	pop	r28
    122e:	08 95       	ret

00001230 <TWI_MasterReadHandler>:
 *  reading bytes from the TWI slave.
 *
 *  \param twi The TWI_Master_t struct instance.
 */
void TWI_MasterReadHandler(TWI_Master_t *twi)
{
    1230:	fc 01       	movw	r30, r24
	/* Fetch data if bytes to be read. */
	if (twi->bytesRead < TWIM_READ_BUFFER_SIZE) {
    1232:	86 89       	ldd	r24, Z+22	; 0x16
    1234:	88 30       	cpi	r24, 0x08	; 8
    1236:	70 f4       	brcc	.+28     	; 0x1254 <TWI_MasterReadHandler+0x24>
		uint8_t data = twi->interface->MASTER.DATA;
    1238:	a0 81       	ld	r26, Z
    123a:	b1 81       	ldd	r27, Z+1	; 0x01
    123c:	17 96       	adiw	r26, 0x07	; 7
    123e:	8c 91       	ld	r24, X
		twi->readData[twi->bytesRead] = data;
    1240:	96 89       	ldd	r25, Z+22	; 0x16
    1242:	df 01       	movw	r26, r30
    1244:	a9 0f       	add	r26, r25
    1246:	b1 1d       	adc	r27, r1
    1248:	1b 96       	adiw	r26, 0x0b	; 11
    124a:	8c 93       	st	X, r24
		twi->bytesRead++;
    124c:	86 89       	ldd	r24, Z+22	; 0x16
    124e:	8f 5f       	subi	r24, 0xFF	; 255
    1250:	86 8b       	std	Z+22, r24	; 0x16
    1252:	08 c0       	rjmp	.+16     	; 0x1264 <TWI_MasterReadHandler+0x34>
	}

	/* If buffer overflow, issue STOP and BUFFER_OVERFLOW condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    1254:	a0 81       	ld	r26, Z
    1256:	b1 81       	ldd	r27, Z+1	; 0x01
    1258:	83 e0       	ldi	r24, 0x03	; 3
    125a:	13 96       	adiw	r26, 0x03	; 3
    125c:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    125e:	82 e0       	ldi	r24, 0x02	; 2
    1260:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    1262:	17 8a       	std	Z+23, r1	; 0x17
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		TWI_MasterTransactionFinished(twi, TWIM_RESULT_BUFFER_OVERFLOW);
	}

	/* Local variable used in if test to avoid compiler warning. */
	uint8_t bytesToRead = twi->bytesToRead;
    1264:	94 89       	ldd	r25, Z+20	; 0x14

	/* If more bytes to read, issue ACK and start a byte read. */
	if (twi->bytesRead < bytesToRead) {
    1266:	86 89       	ldd	r24, Z+22	; 0x16
    1268:	89 17       	cp	r24, r25
    126a:	30 f4       	brcc	.+12     	; 0x1278 <TWI_MasterReadHandler+0x48>
		twi->interface->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    126c:	01 90       	ld	r0, Z+
    126e:	f0 81       	ld	r31, Z
    1270:	e0 2d       	mov	r30, r0
    1272:	82 e0       	ldi	r24, 0x02	; 2
    1274:	83 83       	std	Z+3, r24	; 0x03
    1276:	08 95       	ret
	}

	/* If transaction finished, issue NACK and STOP condition. */
	else {
		twi->interface->MASTER.CTRLC = TWI_MASTER_ACKACT_bm |
    1278:	a0 81       	ld	r26, Z
    127a:	b1 81       	ldd	r27, Z+1	; 0x01
    127c:	87 e0       	ldi	r24, 0x07	; 7
    127e:	13 96       	adiw	r26, 0x03	; 3
    1280:	8c 93       	st	X, r24
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    1282:	81 e0       	ldi	r24, 0x01	; 1
    1284:	80 8f       	std	Z+24, r24	; 0x18
	twi->status = TWIM_STATUS_READY;
    1286:	17 8a       	std	Z+23, r1	; 0x17
    1288:	08 95       	ret

0000128a <TWI_MasterInterruptHandler>:
 *
 *  \param twi  The TWI_Master_t struct instance.
 */
void TWI_MasterInterruptHandler(TWI_Master_t *twi)
{
	uint8_t currentStatus = twi->interface->MASTER.STATUS;
    128a:	dc 01       	movw	r26, r24
    128c:	ed 91       	ld	r30, X+
    128e:	fc 91       	ld	r31, X
    1290:	24 81       	ldd	r18, Z+4	; 0x04
    1292:	32 2f       	mov	r19, r18
    1294:	3c 70       	andi	r19, 0x0C	; 12

	/* If arbitration lost or bus error. */
	if ((currentStatus & TWI_MASTER_ARBLOST_bm) ||
    1296:	11 f0       	breq	.+4      	; 0x129c <TWI_MasterInterruptHandler+0x12>
	    (currentStatus & TWI_MASTER_BUSERR_bm)) {

		TWI_MasterArbitrationLostBusErrorHandler(twi);
    1298:	87 cf       	rjmp	.-242    	; 0x11a8 <TWI_MasterArbitrationLostBusErrorHandler>
    129a:	08 95       	ret
	}

	/* If master write interrupt. */
	else if (currentStatus & TWI_MASTER_WIF_bm) {
    129c:	26 ff       	sbrs	r18, 6
    129e:	02 c0       	rjmp	.+4      	; 0x12a4 <TWI_MasterInterruptHandler+0x1a>
		TWI_MasterWriteHandler(twi);
    12a0:	95 cf       	rjmp	.-214    	; 0x11cc <TWI_MasterWriteHandler>
    12a2:	08 95       	ret
	}

	/* If master read interrupt. */
	else if (currentStatus & TWI_MASTER_RIF_bm) {
    12a4:	22 23       	and	r18, r18
    12a6:	14 f4       	brge	.+4      	; 0x12ac <TWI_MasterInterruptHandler+0x22>
		TWI_MasterReadHandler(twi);
    12a8:	c3 cf       	rjmp	.-122    	; 0x1230 <TWI_MasterReadHandler>
    12aa:	08 95       	ret
 *  \param twi     The TWI_Master_t struct instance.
 *  \param result  The result of the operation.
 */
void TWI_MasterTransactionFinished(TWI_Master_t *twi, uint8_t result)
{
	twi->result = result;
    12ac:	26 e0       	ldi	r18, 0x06	; 6
    12ae:	fc 01       	movw	r30, r24
    12b0:	20 8f       	std	Z+24, r18	; 0x18
	twi->status = TWIM_STATUS_READY;
    12b2:	17 8a       	std	Z+23, r1	; 0x17
    12b4:	08 95       	ret

000012b6 <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    12b6:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    12b8:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    12ba:	e8 2f       	mov	r30, r24
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	e0 59       	subi	r30, 0x90	; 144
    12c0:	ff 4f       	sbci	r31, 0xFF	; 255
    12c2:	60 95       	com	r22
    12c4:	80 81       	ld	r24, Z
    12c6:	68 23       	and	r22, r24
    12c8:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12ca:	9f bf       	out	0x3f, r25	; 63
    12cc:	08 95       	ret

000012ce <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
    12ce:	1f 92       	push	r1
    12d0:	0f 92       	push	r0
    12d2:	0f b6       	in	r0, 0x3f	; 63
    12d4:	0f 92       	push	r0
    12d6:	11 24       	eor	r1, r1
    12d8:	2f 93       	push	r18
    12da:	3f 93       	push	r19
    12dc:	4f 93       	push	r20
    12de:	5f 93       	push	r21
    12e0:	6f 93       	push	r22
    12e2:	7f 93       	push	r23
    12e4:	8f 93       	push	r24
    12e6:	9f 93       	push	r25
    12e8:	af 93       	push	r26
    12ea:	bf 93       	push	r27
    12ec:	ef 93       	push	r30
    12ee:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
    12f0:	e0 91 76 20 	lds	r30, 0x2076
    12f4:	f0 91 77 20 	lds	r31, 0x2077
    12f8:	30 97       	sbiw	r30, 0x00	; 0
    12fa:	09 f0       	breq	.+2      	; 0x12fe <__vector_14+0x30>
		tc_tcc0_ovf_callback();
    12fc:	09 95       	icall
	}
}
    12fe:	ff 91       	pop	r31
    1300:	ef 91       	pop	r30
    1302:	bf 91       	pop	r27
    1304:	af 91       	pop	r26
    1306:	9f 91       	pop	r25
    1308:	8f 91       	pop	r24
    130a:	7f 91       	pop	r23
    130c:	6f 91       	pop	r22
    130e:	5f 91       	pop	r21
    1310:	4f 91       	pop	r20
    1312:	3f 91       	pop	r19
    1314:	2f 91       	pop	r18
    1316:	0f 90       	pop	r0
    1318:	0f be       	out	0x3f, r0	; 63
    131a:	0f 90       	pop	r0
    131c:	1f 90       	pop	r1
    131e:	18 95       	reti

00001320 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
    1320:	1f 92       	push	r1
    1322:	0f 92       	push	r0
    1324:	0f b6       	in	r0, 0x3f	; 63
    1326:	0f 92       	push	r0
    1328:	11 24       	eor	r1, r1
    132a:	2f 93       	push	r18
    132c:	3f 93       	push	r19
    132e:	4f 93       	push	r20
    1330:	5f 93       	push	r21
    1332:	6f 93       	push	r22
    1334:	7f 93       	push	r23
    1336:	8f 93       	push	r24
    1338:	9f 93       	push	r25
    133a:	af 93       	push	r26
    133c:	bf 93       	push	r27
    133e:	ef 93       	push	r30
    1340:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
    1342:	e0 91 74 20 	lds	r30, 0x2074
    1346:	f0 91 75 20 	lds	r31, 0x2075
    134a:	30 97       	sbiw	r30, 0x00	; 0
    134c:	09 f0       	breq	.+2      	; 0x1350 <__vector_15+0x30>
		tc_tcc0_err_callback();
    134e:	09 95       	icall
	}
}
    1350:	ff 91       	pop	r31
    1352:	ef 91       	pop	r30
    1354:	bf 91       	pop	r27
    1356:	af 91       	pop	r26
    1358:	9f 91       	pop	r25
    135a:	8f 91       	pop	r24
    135c:	7f 91       	pop	r23
    135e:	6f 91       	pop	r22
    1360:	5f 91       	pop	r21
    1362:	4f 91       	pop	r20
    1364:	3f 91       	pop	r19
    1366:	2f 91       	pop	r18
    1368:	0f 90       	pop	r0
    136a:	0f be       	out	0x3f, r0	; 63
    136c:	0f 90       	pop	r0
    136e:	1f 90       	pop	r1
    1370:	18 95       	reti

00001372 <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
    1372:	1f 92       	push	r1
    1374:	0f 92       	push	r0
    1376:	0f b6       	in	r0, 0x3f	; 63
    1378:	0f 92       	push	r0
    137a:	11 24       	eor	r1, r1
    137c:	2f 93       	push	r18
    137e:	3f 93       	push	r19
    1380:	4f 93       	push	r20
    1382:	5f 93       	push	r21
    1384:	6f 93       	push	r22
    1386:	7f 93       	push	r23
    1388:	8f 93       	push	r24
    138a:	9f 93       	push	r25
    138c:	af 93       	push	r26
    138e:	bf 93       	push	r27
    1390:	ef 93       	push	r30
    1392:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
    1394:	e0 91 72 20 	lds	r30, 0x2072
    1398:	f0 91 73 20 	lds	r31, 0x2073
    139c:	30 97       	sbiw	r30, 0x00	; 0
    139e:	09 f0       	breq	.+2      	; 0x13a2 <__vector_16+0x30>
		tc_tcc0_cca_callback();
    13a0:	09 95       	icall
	}
}
    13a2:	ff 91       	pop	r31
    13a4:	ef 91       	pop	r30
    13a6:	bf 91       	pop	r27
    13a8:	af 91       	pop	r26
    13aa:	9f 91       	pop	r25
    13ac:	8f 91       	pop	r24
    13ae:	7f 91       	pop	r23
    13b0:	6f 91       	pop	r22
    13b2:	5f 91       	pop	r21
    13b4:	4f 91       	pop	r20
    13b6:	3f 91       	pop	r19
    13b8:	2f 91       	pop	r18
    13ba:	0f 90       	pop	r0
    13bc:	0f be       	out	0x3f, r0	; 63
    13be:	0f 90       	pop	r0
    13c0:	1f 90       	pop	r1
    13c2:	18 95       	reti

000013c4 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
    13c4:	1f 92       	push	r1
    13c6:	0f 92       	push	r0
    13c8:	0f b6       	in	r0, 0x3f	; 63
    13ca:	0f 92       	push	r0
    13cc:	11 24       	eor	r1, r1
    13ce:	2f 93       	push	r18
    13d0:	3f 93       	push	r19
    13d2:	4f 93       	push	r20
    13d4:	5f 93       	push	r21
    13d6:	6f 93       	push	r22
    13d8:	7f 93       	push	r23
    13da:	8f 93       	push	r24
    13dc:	9f 93       	push	r25
    13de:	af 93       	push	r26
    13e0:	bf 93       	push	r27
    13e2:	ef 93       	push	r30
    13e4:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
    13e6:	e0 91 70 20 	lds	r30, 0x2070
    13ea:	f0 91 71 20 	lds	r31, 0x2071
    13ee:	30 97       	sbiw	r30, 0x00	; 0
    13f0:	09 f0       	breq	.+2      	; 0x13f4 <__vector_17+0x30>
		tc_tcc0_ccb_callback();
    13f2:	09 95       	icall
	}
}
    13f4:	ff 91       	pop	r31
    13f6:	ef 91       	pop	r30
    13f8:	bf 91       	pop	r27
    13fa:	af 91       	pop	r26
    13fc:	9f 91       	pop	r25
    13fe:	8f 91       	pop	r24
    1400:	7f 91       	pop	r23
    1402:	6f 91       	pop	r22
    1404:	5f 91       	pop	r21
    1406:	4f 91       	pop	r20
    1408:	3f 91       	pop	r19
    140a:	2f 91       	pop	r18
    140c:	0f 90       	pop	r0
    140e:	0f be       	out	0x3f, r0	; 63
    1410:	0f 90       	pop	r0
    1412:	1f 90       	pop	r1
    1414:	18 95       	reti

00001416 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
    1416:	1f 92       	push	r1
    1418:	0f 92       	push	r0
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	0f 92       	push	r0
    141e:	11 24       	eor	r1, r1
    1420:	2f 93       	push	r18
    1422:	3f 93       	push	r19
    1424:	4f 93       	push	r20
    1426:	5f 93       	push	r21
    1428:	6f 93       	push	r22
    142a:	7f 93       	push	r23
    142c:	8f 93       	push	r24
    142e:	9f 93       	push	r25
    1430:	af 93       	push	r26
    1432:	bf 93       	push	r27
    1434:	ef 93       	push	r30
    1436:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
    1438:	e0 91 6e 20 	lds	r30, 0x206E
    143c:	f0 91 6f 20 	lds	r31, 0x206F
    1440:	30 97       	sbiw	r30, 0x00	; 0
    1442:	09 f0       	breq	.+2      	; 0x1446 <__vector_18+0x30>
		tc_tcc0_ccc_callback();
    1444:	09 95       	icall
	}
}
    1446:	ff 91       	pop	r31
    1448:	ef 91       	pop	r30
    144a:	bf 91       	pop	r27
    144c:	af 91       	pop	r26
    144e:	9f 91       	pop	r25
    1450:	8f 91       	pop	r24
    1452:	7f 91       	pop	r23
    1454:	6f 91       	pop	r22
    1456:	5f 91       	pop	r21
    1458:	4f 91       	pop	r20
    145a:	3f 91       	pop	r19
    145c:	2f 91       	pop	r18
    145e:	0f 90       	pop	r0
    1460:	0f be       	out	0x3f, r0	; 63
    1462:	0f 90       	pop	r0
    1464:	1f 90       	pop	r1
    1466:	18 95       	reti

00001468 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
    1468:	1f 92       	push	r1
    146a:	0f 92       	push	r0
    146c:	0f b6       	in	r0, 0x3f	; 63
    146e:	0f 92       	push	r0
    1470:	11 24       	eor	r1, r1
    1472:	2f 93       	push	r18
    1474:	3f 93       	push	r19
    1476:	4f 93       	push	r20
    1478:	5f 93       	push	r21
    147a:	6f 93       	push	r22
    147c:	7f 93       	push	r23
    147e:	8f 93       	push	r24
    1480:	9f 93       	push	r25
    1482:	af 93       	push	r26
    1484:	bf 93       	push	r27
    1486:	ef 93       	push	r30
    1488:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
    148a:	e0 91 6c 20 	lds	r30, 0x206C
    148e:	f0 91 6d 20 	lds	r31, 0x206D
    1492:	30 97       	sbiw	r30, 0x00	; 0
    1494:	09 f0       	breq	.+2      	; 0x1498 <__vector_19+0x30>
		tc_tcc0_ccd_callback();
    1496:	09 95       	icall
	}
}
    1498:	ff 91       	pop	r31
    149a:	ef 91       	pop	r30
    149c:	bf 91       	pop	r27
    149e:	af 91       	pop	r26
    14a0:	9f 91       	pop	r25
    14a2:	8f 91       	pop	r24
    14a4:	7f 91       	pop	r23
    14a6:	6f 91       	pop	r22
    14a8:	5f 91       	pop	r21
    14aa:	4f 91       	pop	r20
    14ac:	3f 91       	pop	r19
    14ae:	2f 91       	pop	r18
    14b0:	0f 90       	pop	r0
    14b2:	0f be       	out	0x3f, r0	; 63
    14b4:	0f 90       	pop	r0
    14b6:	1f 90       	pop	r1
    14b8:	18 95       	reti

000014ba <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
    14ba:	1f 92       	push	r1
    14bc:	0f 92       	push	r0
    14be:	0f b6       	in	r0, 0x3f	; 63
    14c0:	0f 92       	push	r0
    14c2:	11 24       	eor	r1, r1
    14c4:	2f 93       	push	r18
    14c6:	3f 93       	push	r19
    14c8:	4f 93       	push	r20
    14ca:	5f 93       	push	r21
    14cc:	6f 93       	push	r22
    14ce:	7f 93       	push	r23
    14d0:	8f 93       	push	r24
    14d2:	9f 93       	push	r25
    14d4:	af 93       	push	r26
    14d6:	bf 93       	push	r27
    14d8:	ef 93       	push	r30
    14da:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
    14dc:	e0 91 6a 20 	lds	r30, 0x206A
    14e0:	f0 91 6b 20 	lds	r31, 0x206B
    14e4:	30 97       	sbiw	r30, 0x00	; 0
    14e6:	09 f0       	breq	.+2      	; 0x14ea <__vector_20+0x30>
		tc_tcc1_ovf_callback();
    14e8:	09 95       	icall
	}
}
    14ea:	ff 91       	pop	r31
    14ec:	ef 91       	pop	r30
    14ee:	bf 91       	pop	r27
    14f0:	af 91       	pop	r26
    14f2:	9f 91       	pop	r25
    14f4:	8f 91       	pop	r24
    14f6:	7f 91       	pop	r23
    14f8:	6f 91       	pop	r22
    14fa:	5f 91       	pop	r21
    14fc:	4f 91       	pop	r20
    14fe:	3f 91       	pop	r19
    1500:	2f 91       	pop	r18
    1502:	0f 90       	pop	r0
    1504:	0f be       	out	0x3f, r0	; 63
    1506:	0f 90       	pop	r0
    1508:	1f 90       	pop	r1
    150a:	18 95       	reti

0000150c <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
    150c:	1f 92       	push	r1
    150e:	0f 92       	push	r0
    1510:	0f b6       	in	r0, 0x3f	; 63
    1512:	0f 92       	push	r0
    1514:	11 24       	eor	r1, r1
    1516:	2f 93       	push	r18
    1518:	3f 93       	push	r19
    151a:	4f 93       	push	r20
    151c:	5f 93       	push	r21
    151e:	6f 93       	push	r22
    1520:	7f 93       	push	r23
    1522:	8f 93       	push	r24
    1524:	9f 93       	push	r25
    1526:	af 93       	push	r26
    1528:	bf 93       	push	r27
    152a:	ef 93       	push	r30
    152c:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
    152e:	e0 91 68 20 	lds	r30, 0x2068
    1532:	f0 91 69 20 	lds	r31, 0x2069
    1536:	30 97       	sbiw	r30, 0x00	; 0
    1538:	09 f0       	breq	.+2      	; 0x153c <__vector_21+0x30>
		tc_tcc1_err_callback();
    153a:	09 95       	icall
	}
}
    153c:	ff 91       	pop	r31
    153e:	ef 91       	pop	r30
    1540:	bf 91       	pop	r27
    1542:	af 91       	pop	r26
    1544:	9f 91       	pop	r25
    1546:	8f 91       	pop	r24
    1548:	7f 91       	pop	r23
    154a:	6f 91       	pop	r22
    154c:	5f 91       	pop	r21
    154e:	4f 91       	pop	r20
    1550:	3f 91       	pop	r19
    1552:	2f 91       	pop	r18
    1554:	0f 90       	pop	r0
    1556:	0f be       	out	0x3f, r0	; 63
    1558:	0f 90       	pop	r0
    155a:	1f 90       	pop	r1
    155c:	18 95       	reti

0000155e <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
    155e:	1f 92       	push	r1
    1560:	0f 92       	push	r0
    1562:	0f b6       	in	r0, 0x3f	; 63
    1564:	0f 92       	push	r0
    1566:	11 24       	eor	r1, r1
    1568:	2f 93       	push	r18
    156a:	3f 93       	push	r19
    156c:	4f 93       	push	r20
    156e:	5f 93       	push	r21
    1570:	6f 93       	push	r22
    1572:	7f 93       	push	r23
    1574:	8f 93       	push	r24
    1576:	9f 93       	push	r25
    1578:	af 93       	push	r26
    157a:	bf 93       	push	r27
    157c:	ef 93       	push	r30
    157e:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
    1580:	e0 91 66 20 	lds	r30, 0x2066
    1584:	f0 91 67 20 	lds	r31, 0x2067
    1588:	30 97       	sbiw	r30, 0x00	; 0
    158a:	09 f0       	breq	.+2      	; 0x158e <__vector_22+0x30>
		tc_tcc1_cca_callback();
    158c:	09 95       	icall
	}
}
    158e:	ff 91       	pop	r31
    1590:	ef 91       	pop	r30
    1592:	bf 91       	pop	r27
    1594:	af 91       	pop	r26
    1596:	9f 91       	pop	r25
    1598:	8f 91       	pop	r24
    159a:	7f 91       	pop	r23
    159c:	6f 91       	pop	r22
    159e:	5f 91       	pop	r21
    15a0:	4f 91       	pop	r20
    15a2:	3f 91       	pop	r19
    15a4:	2f 91       	pop	r18
    15a6:	0f 90       	pop	r0
    15a8:	0f be       	out	0x3f, r0	; 63
    15aa:	0f 90       	pop	r0
    15ac:	1f 90       	pop	r1
    15ae:	18 95       	reti

000015b0 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
    15b0:	1f 92       	push	r1
    15b2:	0f 92       	push	r0
    15b4:	0f b6       	in	r0, 0x3f	; 63
    15b6:	0f 92       	push	r0
    15b8:	11 24       	eor	r1, r1
    15ba:	2f 93       	push	r18
    15bc:	3f 93       	push	r19
    15be:	4f 93       	push	r20
    15c0:	5f 93       	push	r21
    15c2:	6f 93       	push	r22
    15c4:	7f 93       	push	r23
    15c6:	8f 93       	push	r24
    15c8:	9f 93       	push	r25
    15ca:	af 93       	push	r26
    15cc:	bf 93       	push	r27
    15ce:	ef 93       	push	r30
    15d0:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    15d2:	e0 91 64 20 	lds	r30, 0x2064
    15d6:	f0 91 65 20 	lds	r31, 0x2065
    15da:	30 97       	sbiw	r30, 0x00	; 0
    15dc:	09 f0       	breq	.+2      	; 0x15e0 <__vector_23+0x30>
		tc_tcc1_ccb_callback();
    15de:	09 95       	icall
	}
}
    15e0:	ff 91       	pop	r31
    15e2:	ef 91       	pop	r30
    15e4:	bf 91       	pop	r27
    15e6:	af 91       	pop	r26
    15e8:	9f 91       	pop	r25
    15ea:	8f 91       	pop	r24
    15ec:	7f 91       	pop	r23
    15ee:	6f 91       	pop	r22
    15f0:	5f 91       	pop	r21
    15f2:	4f 91       	pop	r20
    15f4:	3f 91       	pop	r19
    15f6:	2f 91       	pop	r18
    15f8:	0f 90       	pop	r0
    15fa:	0f be       	out	0x3f, r0	; 63
    15fc:	0f 90       	pop	r0
    15fe:	1f 90       	pop	r1
    1600:	18 95       	reti

00001602 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    1602:	1f 92       	push	r1
    1604:	0f 92       	push	r0
    1606:	0f b6       	in	r0, 0x3f	; 63
    1608:	0f 92       	push	r0
    160a:	11 24       	eor	r1, r1
    160c:	2f 93       	push	r18
    160e:	3f 93       	push	r19
    1610:	4f 93       	push	r20
    1612:	5f 93       	push	r21
    1614:	6f 93       	push	r22
    1616:	7f 93       	push	r23
    1618:	8f 93       	push	r24
    161a:	9f 93       	push	r25
    161c:	af 93       	push	r26
    161e:	bf 93       	push	r27
    1620:	ef 93       	push	r30
    1622:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    1624:	e0 91 62 20 	lds	r30, 0x2062
    1628:	f0 91 63 20 	lds	r31, 0x2063
    162c:	30 97       	sbiw	r30, 0x00	; 0
    162e:	09 f0       	breq	.+2      	; 0x1632 <__vector_78+0x30>
		tc_tcd0_err_callback();
    1630:	09 95       	icall
	}
}
    1632:	ff 91       	pop	r31
    1634:	ef 91       	pop	r30
    1636:	bf 91       	pop	r27
    1638:	af 91       	pop	r26
    163a:	9f 91       	pop	r25
    163c:	8f 91       	pop	r24
    163e:	7f 91       	pop	r23
    1640:	6f 91       	pop	r22
    1642:	5f 91       	pop	r21
    1644:	4f 91       	pop	r20
    1646:	3f 91       	pop	r19
    1648:	2f 91       	pop	r18
    164a:	0f 90       	pop	r0
    164c:	0f be       	out	0x3f, r0	; 63
    164e:	0f 90       	pop	r0
    1650:	1f 90       	pop	r1
    1652:	18 95       	reti

00001654 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    1654:	1f 92       	push	r1
    1656:	0f 92       	push	r0
    1658:	0f b6       	in	r0, 0x3f	; 63
    165a:	0f 92       	push	r0
    165c:	11 24       	eor	r1, r1
    165e:	2f 93       	push	r18
    1660:	3f 93       	push	r19
    1662:	4f 93       	push	r20
    1664:	5f 93       	push	r21
    1666:	6f 93       	push	r22
    1668:	7f 93       	push	r23
    166a:	8f 93       	push	r24
    166c:	9f 93       	push	r25
    166e:	af 93       	push	r26
    1670:	bf 93       	push	r27
    1672:	ef 93       	push	r30
    1674:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1676:	e0 91 60 20 	lds	r30, 0x2060
    167a:	f0 91 61 20 	lds	r31, 0x2061
    167e:	30 97       	sbiw	r30, 0x00	; 0
    1680:	09 f0       	breq	.+2      	; 0x1684 <__vector_79+0x30>
		tc_tcd0_cca_callback();
    1682:	09 95       	icall
	}
}
    1684:	ff 91       	pop	r31
    1686:	ef 91       	pop	r30
    1688:	bf 91       	pop	r27
    168a:	af 91       	pop	r26
    168c:	9f 91       	pop	r25
    168e:	8f 91       	pop	r24
    1690:	7f 91       	pop	r23
    1692:	6f 91       	pop	r22
    1694:	5f 91       	pop	r21
    1696:	4f 91       	pop	r20
    1698:	3f 91       	pop	r19
    169a:	2f 91       	pop	r18
    169c:	0f 90       	pop	r0
    169e:	0f be       	out	0x3f, r0	; 63
    16a0:	0f 90       	pop	r0
    16a2:	1f 90       	pop	r1
    16a4:	18 95       	reti

000016a6 <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    16a6:	1f 92       	push	r1
    16a8:	0f 92       	push	r0
    16aa:	0f b6       	in	r0, 0x3f	; 63
    16ac:	0f 92       	push	r0
    16ae:	11 24       	eor	r1, r1
    16b0:	2f 93       	push	r18
    16b2:	3f 93       	push	r19
    16b4:	4f 93       	push	r20
    16b6:	5f 93       	push	r21
    16b8:	6f 93       	push	r22
    16ba:	7f 93       	push	r23
    16bc:	8f 93       	push	r24
    16be:	9f 93       	push	r25
    16c0:	af 93       	push	r26
    16c2:	bf 93       	push	r27
    16c4:	ef 93       	push	r30
    16c6:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    16c8:	e0 91 5e 20 	lds	r30, 0x205E
    16cc:	f0 91 5f 20 	lds	r31, 0x205F
    16d0:	30 97       	sbiw	r30, 0x00	; 0
    16d2:	09 f0       	breq	.+2      	; 0x16d6 <__vector_80+0x30>
		tc_tcd0_ccb_callback();
    16d4:	09 95       	icall
	}
}
    16d6:	ff 91       	pop	r31
    16d8:	ef 91       	pop	r30
    16da:	bf 91       	pop	r27
    16dc:	af 91       	pop	r26
    16de:	9f 91       	pop	r25
    16e0:	8f 91       	pop	r24
    16e2:	7f 91       	pop	r23
    16e4:	6f 91       	pop	r22
    16e6:	5f 91       	pop	r21
    16e8:	4f 91       	pop	r20
    16ea:	3f 91       	pop	r19
    16ec:	2f 91       	pop	r18
    16ee:	0f 90       	pop	r0
    16f0:	0f be       	out	0x3f, r0	; 63
    16f2:	0f 90       	pop	r0
    16f4:	1f 90       	pop	r1
    16f6:	18 95       	reti

000016f8 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    16f8:	1f 92       	push	r1
    16fa:	0f 92       	push	r0
    16fc:	0f b6       	in	r0, 0x3f	; 63
    16fe:	0f 92       	push	r0
    1700:	11 24       	eor	r1, r1
    1702:	2f 93       	push	r18
    1704:	3f 93       	push	r19
    1706:	4f 93       	push	r20
    1708:	5f 93       	push	r21
    170a:	6f 93       	push	r22
    170c:	7f 93       	push	r23
    170e:	8f 93       	push	r24
    1710:	9f 93       	push	r25
    1712:	af 93       	push	r26
    1714:	bf 93       	push	r27
    1716:	ef 93       	push	r30
    1718:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    171a:	e0 91 5c 20 	lds	r30, 0x205C
    171e:	f0 91 5d 20 	lds	r31, 0x205D
    1722:	30 97       	sbiw	r30, 0x00	; 0
    1724:	09 f0       	breq	.+2      	; 0x1728 <__vector_81+0x30>
		tc_tcd0_ccc_callback();
    1726:	09 95       	icall
	}
}
    1728:	ff 91       	pop	r31
    172a:	ef 91       	pop	r30
    172c:	bf 91       	pop	r27
    172e:	af 91       	pop	r26
    1730:	9f 91       	pop	r25
    1732:	8f 91       	pop	r24
    1734:	7f 91       	pop	r23
    1736:	6f 91       	pop	r22
    1738:	5f 91       	pop	r21
    173a:	4f 91       	pop	r20
    173c:	3f 91       	pop	r19
    173e:	2f 91       	pop	r18
    1740:	0f 90       	pop	r0
    1742:	0f be       	out	0x3f, r0	; 63
    1744:	0f 90       	pop	r0
    1746:	1f 90       	pop	r1
    1748:	18 95       	reti

0000174a <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    174a:	1f 92       	push	r1
    174c:	0f 92       	push	r0
    174e:	0f b6       	in	r0, 0x3f	; 63
    1750:	0f 92       	push	r0
    1752:	11 24       	eor	r1, r1
    1754:	2f 93       	push	r18
    1756:	3f 93       	push	r19
    1758:	4f 93       	push	r20
    175a:	5f 93       	push	r21
    175c:	6f 93       	push	r22
    175e:	7f 93       	push	r23
    1760:	8f 93       	push	r24
    1762:	9f 93       	push	r25
    1764:	af 93       	push	r26
    1766:	bf 93       	push	r27
    1768:	ef 93       	push	r30
    176a:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    176c:	e0 91 5a 20 	lds	r30, 0x205A
    1770:	f0 91 5b 20 	lds	r31, 0x205B
    1774:	30 97       	sbiw	r30, 0x00	; 0
    1776:	09 f0       	breq	.+2      	; 0x177a <__vector_82+0x30>
		tc_tcd0_ccd_callback();
    1778:	09 95       	icall
	}
}
    177a:	ff 91       	pop	r31
    177c:	ef 91       	pop	r30
    177e:	bf 91       	pop	r27
    1780:	af 91       	pop	r26
    1782:	9f 91       	pop	r25
    1784:	8f 91       	pop	r24
    1786:	7f 91       	pop	r23
    1788:	6f 91       	pop	r22
    178a:	5f 91       	pop	r21
    178c:	4f 91       	pop	r20
    178e:	3f 91       	pop	r19
    1790:	2f 91       	pop	r18
    1792:	0f 90       	pop	r0
    1794:	0f be       	out	0x3f, r0	; 63
    1796:	0f 90       	pop	r0
    1798:	1f 90       	pop	r1
    179a:	18 95       	reti

0000179c <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    179c:	1f 92       	push	r1
    179e:	0f 92       	push	r0
    17a0:	0f b6       	in	r0, 0x3f	; 63
    17a2:	0f 92       	push	r0
    17a4:	11 24       	eor	r1, r1
    17a6:	2f 93       	push	r18
    17a8:	3f 93       	push	r19
    17aa:	4f 93       	push	r20
    17ac:	5f 93       	push	r21
    17ae:	6f 93       	push	r22
    17b0:	7f 93       	push	r23
    17b2:	8f 93       	push	r24
    17b4:	9f 93       	push	r25
    17b6:	af 93       	push	r26
    17b8:	bf 93       	push	r27
    17ba:	ef 93       	push	r30
    17bc:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    17be:	e0 91 58 20 	lds	r30, 0x2058
    17c2:	f0 91 59 20 	lds	r31, 0x2059
    17c6:	30 97       	sbiw	r30, 0x00	; 0
    17c8:	09 f0       	breq	.+2      	; 0x17cc <__vector_83+0x30>
		tc_tcd1_ovf_callback();
    17ca:	09 95       	icall
	}
}
    17cc:	ff 91       	pop	r31
    17ce:	ef 91       	pop	r30
    17d0:	bf 91       	pop	r27
    17d2:	af 91       	pop	r26
    17d4:	9f 91       	pop	r25
    17d6:	8f 91       	pop	r24
    17d8:	7f 91       	pop	r23
    17da:	6f 91       	pop	r22
    17dc:	5f 91       	pop	r21
    17de:	4f 91       	pop	r20
    17e0:	3f 91       	pop	r19
    17e2:	2f 91       	pop	r18
    17e4:	0f 90       	pop	r0
    17e6:	0f be       	out	0x3f, r0	; 63
    17e8:	0f 90       	pop	r0
    17ea:	1f 90       	pop	r1
    17ec:	18 95       	reti

000017ee <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    17ee:	1f 92       	push	r1
    17f0:	0f 92       	push	r0
    17f2:	0f b6       	in	r0, 0x3f	; 63
    17f4:	0f 92       	push	r0
    17f6:	11 24       	eor	r1, r1
    17f8:	2f 93       	push	r18
    17fa:	3f 93       	push	r19
    17fc:	4f 93       	push	r20
    17fe:	5f 93       	push	r21
    1800:	6f 93       	push	r22
    1802:	7f 93       	push	r23
    1804:	8f 93       	push	r24
    1806:	9f 93       	push	r25
    1808:	af 93       	push	r26
    180a:	bf 93       	push	r27
    180c:	ef 93       	push	r30
    180e:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    1810:	e0 91 56 20 	lds	r30, 0x2056
    1814:	f0 91 57 20 	lds	r31, 0x2057
    1818:	30 97       	sbiw	r30, 0x00	; 0
    181a:	09 f0       	breq	.+2      	; 0x181e <__vector_84+0x30>
		tc_tcd1_err_callback();
    181c:	09 95       	icall
	}
}
    181e:	ff 91       	pop	r31
    1820:	ef 91       	pop	r30
    1822:	bf 91       	pop	r27
    1824:	af 91       	pop	r26
    1826:	9f 91       	pop	r25
    1828:	8f 91       	pop	r24
    182a:	7f 91       	pop	r23
    182c:	6f 91       	pop	r22
    182e:	5f 91       	pop	r21
    1830:	4f 91       	pop	r20
    1832:	3f 91       	pop	r19
    1834:	2f 91       	pop	r18
    1836:	0f 90       	pop	r0
    1838:	0f be       	out	0x3f, r0	; 63
    183a:	0f 90       	pop	r0
    183c:	1f 90       	pop	r1
    183e:	18 95       	reti

00001840 <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    1840:	1f 92       	push	r1
    1842:	0f 92       	push	r0
    1844:	0f b6       	in	r0, 0x3f	; 63
    1846:	0f 92       	push	r0
    1848:	11 24       	eor	r1, r1
    184a:	2f 93       	push	r18
    184c:	3f 93       	push	r19
    184e:	4f 93       	push	r20
    1850:	5f 93       	push	r21
    1852:	6f 93       	push	r22
    1854:	7f 93       	push	r23
    1856:	8f 93       	push	r24
    1858:	9f 93       	push	r25
    185a:	af 93       	push	r26
    185c:	bf 93       	push	r27
    185e:	ef 93       	push	r30
    1860:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1862:	e0 91 54 20 	lds	r30, 0x2054
    1866:	f0 91 55 20 	lds	r31, 0x2055
    186a:	30 97       	sbiw	r30, 0x00	; 0
    186c:	09 f0       	breq	.+2      	; 0x1870 <__vector_85+0x30>
		tc_tcd1_cca_callback();
    186e:	09 95       	icall
	}
}
    1870:	ff 91       	pop	r31
    1872:	ef 91       	pop	r30
    1874:	bf 91       	pop	r27
    1876:	af 91       	pop	r26
    1878:	9f 91       	pop	r25
    187a:	8f 91       	pop	r24
    187c:	7f 91       	pop	r23
    187e:	6f 91       	pop	r22
    1880:	5f 91       	pop	r21
    1882:	4f 91       	pop	r20
    1884:	3f 91       	pop	r19
    1886:	2f 91       	pop	r18
    1888:	0f 90       	pop	r0
    188a:	0f be       	out	0x3f, r0	; 63
    188c:	0f 90       	pop	r0
    188e:	1f 90       	pop	r1
    1890:	18 95       	reti

00001892 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    1892:	1f 92       	push	r1
    1894:	0f 92       	push	r0
    1896:	0f b6       	in	r0, 0x3f	; 63
    1898:	0f 92       	push	r0
    189a:	11 24       	eor	r1, r1
    189c:	2f 93       	push	r18
    189e:	3f 93       	push	r19
    18a0:	4f 93       	push	r20
    18a2:	5f 93       	push	r21
    18a4:	6f 93       	push	r22
    18a6:	7f 93       	push	r23
    18a8:	8f 93       	push	r24
    18aa:	9f 93       	push	r25
    18ac:	af 93       	push	r26
    18ae:	bf 93       	push	r27
    18b0:	ef 93       	push	r30
    18b2:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    18b4:	e0 91 52 20 	lds	r30, 0x2052
    18b8:	f0 91 53 20 	lds	r31, 0x2053
    18bc:	30 97       	sbiw	r30, 0x00	; 0
    18be:	09 f0       	breq	.+2      	; 0x18c2 <__vector_86+0x30>
		tc_tcd1_ccb_callback();
    18c0:	09 95       	icall
	}
}
    18c2:	ff 91       	pop	r31
    18c4:	ef 91       	pop	r30
    18c6:	bf 91       	pop	r27
    18c8:	af 91       	pop	r26
    18ca:	9f 91       	pop	r25
    18cc:	8f 91       	pop	r24
    18ce:	7f 91       	pop	r23
    18d0:	6f 91       	pop	r22
    18d2:	5f 91       	pop	r21
    18d4:	4f 91       	pop	r20
    18d6:	3f 91       	pop	r19
    18d8:	2f 91       	pop	r18
    18da:	0f 90       	pop	r0
    18dc:	0f be       	out	0x3f, r0	; 63
    18de:	0f 90       	pop	r0
    18e0:	1f 90       	pop	r1
    18e2:	18 95       	reti

000018e4 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    18e4:	1f 92       	push	r1
    18e6:	0f 92       	push	r0
    18e8:	0f b6       	in	r0, 0x3f	; 63
    18ea:	0f 92       	push	r0
    18ec:	11 24       	eor	r1, r1
    18ee:	2f 93       	push	r18
    18f0:	3f 93       	push	r19
    18f2:	4f 93       	push	r20
    18f4:	5f 93       	push	r21
    18f6:	6f 93       	push	r22
    18f8:	7f 93       	push	r23
    18fa:	8f 93       	push	r24
    18fc:	9f 93       	push	r25
    18fe:	af 93       	push	r26
    1900:	bf 93       	push	r27
    1902:	ef 93       	push	r30
    1904:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1906:	e0 91 50 20 	lds	r30, 0x2050
    190a:	f0 91 51 20 	lds	r31, 0x2051
    190e:	30 97       	sbiw	r30, 0x00	; 0
    1910:	09 f0       	breq	.+2      	; 0x1914 <__vector_47+0x30>
		tc_tce0_ovf_callback();
    1912:	09 95       	icall
	}
}
    1914:	ff 91       	pop	r31
    1916:	ef 91       	pop	r30
    1918:	bf 91       	pop	r27
    191a:	af 91       	pop	r26
    191c:	9f 91       	pop	r25
    191e:	8f 91       	pop	r24
    1920:	7f 91       	pop	r23
    1922:	6f 91       	pop	r22
    1924:	5f 91       	pop	r21
    1926:	4f 91       	pop	r20
    1928:	3f 91       	pop	r19
    192a:	2f 91       	pop	r18
    192c:	0f 90       	pop	r0
    192e:	0f be       	out	0x3f, r0	; 63
    1930:	0f 90       	pop	r0
    1932:	1f 90       	pop	r1
    1934:	18 95       	reti

00001936 <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    1936:	1f 92       	push	r1
    1938:	0f 92       	push	r0
    193a:	0f b6       	in	r0, 0x3f	; 63
    193c:	0f 92       	push	r0
    193e:	11 24       	eor	r1, r1
    1940:	2f 93       	push	r18
    1942:	3f 93       	push	r19
    1944:	4f 93       	push	r20
    1946:	5f 93       	push	r21
    1948:	6f 93       	push	r22
    194a:	7f 93       	push	r23
    194c:	8f 93       	push	r24
    194e:	9f 93       	push	r25
    1950:	af 93       	push	r26
    1952:	bf 93       	push	r27
    1954:	ef 93       	push	r30
    1956:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1958:	e0 91 4e 20 	lds	r30, 0x204E
    195c:	f0 91 4f 20 	lds	r31, 0x204F
    1960:	30 97       	sbiw	r30, 0x00	; 0
    1962:	09 f0       	breq	.+2      	; 0x1966 <__vector_48+0x30>
		tc_tce0_err_callback();
    1964:	09 95       	icall
	}
}
    1966:	ff 91       	pop	r31
    1968:	ef 91       	pop	r30
    196a:	bf 91       	pop	r27
    196c:	af 91       	pop	r26
    196e:	9f 91       	pop	r25
    1970:	8f 91       	pop	r24
    1972:	7f 91       	pop	r23
    1974:	6f 91       	pop	r22
    1976:	5f 91       	pop	r21
    1978:	4f 91       	pop	r20
    197a:	3f 91       	pop	r19
    197c:	2f 91       	pop	r18
    197e:	0f 90       	pop	r0
    1980:	0f be       	out	0x3f, r0	; 63
    1982:	0f 90       	pop	r0
    1984:	1f 90       	pop	r1
    1986:	18 95       	reti

00001988 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    1988:	1f 92       	push	r1
    198a:	0f 92       	push	r0
    198c:	0f b6       	in	r0, 0x3f	; 63
    198e:	0f 92       	push	r0
    1990:	11 24       	eor	r1, r1
    1992:	2f 93       	push	r18
    1994:	3f 93       	push	r19
    1996:	4f 93       	push	r20
    1998:	5f 93       	push	r21
    199a:	6f 93       	push	r22
    199c:	7f 93       	push	r23
    199e:	8f 93       	push	r24
    19a0:	9f 93       	push	r25
    19a2:	af 93       	push	r26
    19a4:	bf 93       	push	r27
    19a6:	ef 93       	push	r30
    19a8:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    19aa:	e0 91 4c 20 	lds	r30, 0x204C
    19ae:	f0 91 4d 20 	lds	r31, 0x204D
    19b2:	30 97       	sbiw	r30, 0x00	; 0
    19b4:	09 f0       	breq	.+2      	; 0x19b8 <__vector_49+0x30>
		tc_tce0_cca_callback();
    19b6:	09 95       	icall
	}
}
    19b8:	ff 91       	pop	r31
    19ba:	ef 91       	pop	r30
    19bc:	bf 91       	pop	r27
    19be:	af 91       	pop	r26
    19c0:	9f 91       	pop	r25
    19c2:	8f 91       	pop	r24
    19c4:	7f 91       	pop	r23
    19c6:	6f 91       	pop	r22
    19c8:	5f 91       	pop	r21
    19ca:	4f 91       	pop	r20
    19cc:	3f 91       	pop	r19
    19ce:	2f 91       	pop	r18
    19d0:	0f 90       	pop	r0
    19d2:	0f be       	out	0x3f, r0	; 63
    19d4:	0f 90       	pop	r0
    19d6:	1f 90       	pop	r1
    19d8:	18 95       	reti

000019da <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    19da:	1f 92       	push	r1
    19dc:	0f 92       	push	r0
    19de:	0f b6       	in	r0, 0x3f	; 63
    19e0:	0f 92       	push	r0
    19e2:	11 24       	eor	r1, r1
    19e4:	2f 93       	push	r18
    19e6:	3f 93       	push	r19
    19e8:	4f 93       	push	r20
    19ea:	5f 93       	push	r21
    19ec:	6f 93       	push	r22
    19ee:	7f 93       	push	r23
    19f0:	8f 93       	push	r24
    19f2:	9f 93       	push	r25
    19f4:	af 93       	push	r26
    19f6:	bf 93       	push	r27
    19f8:	ef 93       	push	r30
    19fa:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    19fc:	e0 91 4a 20 	lds	r30, 0x204A
    1a00:	f0 91 4b 20 	lds	r31, 0x204B
    1a04:	30 97       	sbiw	r30, 0x00	; 0
    1a06:	09 f0       	breq	.+2      	; 0x1a0a <__vector_50+0x30>
		tc_tce0_ccb_callback();
    1a08:	09 95       	icall
	}
}
    1a0a:	ff 91       	pop	r31
    1a0c:	ef 91       	pop	r30
    1a0e:	bf 91       	pop	r27
    1a10:	af 91       	pop	r26
    1a12:	9f 91       	pop	r25
    1a14:	8f 91       	pop	r24
    1a16:	7f 91       	pop	r23
    1a18:	6f 91       	pop	r22
    1a1a:	5f 91       	pop	r21
    1a1c:	4f 91       	pop	r20
    1a1e:	3f 91       	pop	r19
    1a20:	2f 91       	pop	r18
    1a22:	0f 90       	pop	r0
    1a24:	0f be       	out	0x3f, r0	; 63
    1a26:	0f 90       	pop	r0
    1a28:	1f 90       	pop	r1
    1a2a:	18 95       	reti

00001a2c <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    1a2c:	1f 92       	push	r1
    1a2e:	0f 92       	push	r0
    1a30:	0f b6       	in	r0, 0x3f	; 63
    1a32:	0f 92       	push	r0
    1a34:	11 24       	eor	r1, r1
    1a36:	2f 93       	push	r18
    1a38:	3f 93       	push	r19
    1a3a:	4f 93       	push	r20
    1a3c:	5f 93       	push	r21
    1a3e:	6f 93       	push	r22
    1a40:	7f 93       	push	r23
    1a42:	8f 93       	push	r24
    1a44:	9f 93       	push	r25
    1a46:	af 93       	push	r26
    1a48:	bf 93       	push	r27
    1a4a:	ef 93       	push	r30
    1a4c:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    1a4e:	e0 91 48 20 	lds	r30, 0x2048
    1a52:	f0 91 49 20 	lds	r31, 0x2049
    1a56:	30 97       	sbiw	r30, 0x00	; 0
    1a58:	09 f0       	breq	.+2      	; 0x1a5c <__vector_51+0x30>
		tc_tce0_ccc_callback();
    1a5a:	09 95       	icall
	}
}
    1a5c:	ff 91       	pop	r31
    1a5e:	ef 91       	pop	r30
    1a60:	bf 91       	pop	r27
    1a62:	af 91       	pop	r26
    1a64:	9f 91       	pop	r25
    1a66:	8f 91       	pop	r24
    1a68:	7f 91       	pop	r23
    1a6a:	6f 91       	pop	r22
    1a6c:	5f 91       	pop	r21
    1a6e:	4f 91       	pop	r20
    1a70:	3f 91       	pop	r19
    1a72:	2f 91       	pop	r18
    1a74:	0f 90       	pop	r0
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	0f 90       	pop	r0
    1a7a:	1f 90       	pop	r1
    1a7c:	18 95       	reti

00001a7e <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    1a7e:	1f 92       	push	r1
    1a80:	0f 92       	push	r0
    1a82:	0f b6       	in	r0, 0x3f	; 63
    1a84:	0f 92       	push	r0
    1a86:	11 24       	eor	r1, r1
    1a88:	2f 93       	push	r18
    1a8a:	3f 93       	push	r19
    1a8c:	4f 93       	push	r20
    1a8e:	5f 93       	push	r21
    1a90:	6f 93       	push	r22
    1a92:	7f 93       	push	r23
    1a94:	8f 93       	push	r24
    1a96:	9f 93       	push	r25
    1a98:	af 93       	push	r26
    1a9a:	bf 93       	push	r27
    1a9c:	ef 93       	push	r30
    1a9e:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1aa0:	e0 91 46 20 	lds	r30, 0x2046
    1aa4:	f0 91 47 20 	lds	r31, 0x2047
    1aa8:	30 97       	sbiw	r30, 0x00	; 0
    1aaa:	09 f0       	breq	.+2      	; 0x1aae <__vector_52+0x30>
		tc_tce0_ccd_callback();
    1aac:	09 95       	icall
	}
}
    1aae:	ff 91       	pop	r31
    1ab0:	ef 91       	pop	r30
    1ab2:	bf 91       	pop	r27
    1ab4:	af 91       	pop	r26
    1ab6:	9f 91       	pop	r25
    1ab8:	8f 91       	pop	r24
    1aba:	7f 91       	pop	r23
    1abc:	6f 91       	pop	r22
    1abe:	5f 91       	pop	r21
    1ac0:	4f 91       	pop	r20
    1ac2:	3f 91       	pop	r19
    1ac4:	2f 91       	pop	r18
    1ac6:	0f 90       	pop	r0
    1ac8:	0f be       	out	0x3f, r0	; 63
    1aca:	0f 90       	pop	r0
    1acc:	1f 90       	pop	r1
    1ace:	18 95       	reti

00001ad0 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1ad0:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1ad2:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    1ad4:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1ad6:	28 2f       	mov	r18, r24
    1ad8:	39 2f       	mov	r19, r25
    1ada:	21 15       	cp	r18, r1
    1adc:	88 e0       	ldi	r24, 0x08	; 8
    1ade:	38 07       	cpc	r19, r24
    1ae0:	39 f4       	brne	.+14     	; 0x1af0 <tc_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1ae2:	61 e0       	ldi	r22, 0x01	; 1
    1ae4:	83 e0       	ldi	r24, 0x03	; 3
    1ae6:	e7 db       	rcall	.-2098   	; 0x12b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1ae8:	64 e0       	ldi	r22, 0x04	; 4
    1aea:	83 e0       	ldi	r24, 0x03	; 3
    1aec:	e4 db       	rcall	.-2104   	; 0x12b6 <sysclk_enable_module>
    1aee:	2d c0       	rjmp	.+90     	; 0x1b4a <tc_enable+0x7a>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1af0:	20 34       	cpi	r18, 0x40	; 64
    1af2:	88 e0       	ldi	r24, 0x08	; 8
    1af4:	38 07       	cpc	r19, r24
    1af6:	39 f4       	brne	.+14     	; 0x1b06 <tc_enable+0x36>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1af8:	62 e0       	ldi	r22, 0x02	; 2
    1afa:	83 e0       	ldi	r24, 0x03	; 3
    1afc:	dc db       	rcall	.-2120   	; 0x12b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1afe:	64 e0       	ldi	r22, 0x04	; 4
    1b00:	83 e0       	ldi	r24, 0x03	; 3
    1b02:	d9 db       	rcall	.-2126   	; 0x12b6 <sysclk_enable_module>
    1b04:	22 c0       	rjmp	.+68     	; 0x1b4a <tc_enable+0x7a>
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    1b06:	21 15       	cp	r18, r1
    1b08:	89 e0       	ldi	r24, 0x09	; 9
    1b0a:	38 07       	cpc	r19, r24
    1b0c:	39 f4       	brne	.+14     	; 0x1b1c <tc_enable+0x4c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1b0e:	61 e0       	ldi	r22, 0x01	; 1
    1b10:	84 e0       	ldi	r24, 0x04	; 4
    1b12:	d1 db       	rcall	.-2142   	; 0x12b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1b14:	64 e0       	ldi	r22, 0x04	; 4
    1b16:	84 e0       	ldi	r24, 0x04	; 4
    1b18:	ce db       	rcall	.-2148   	; 0x12b6 <sysclk_enable_module>
    1b1a:	17 c0       	rjmp	.+46     	; 0x1b4a <tc_enable+0x7a>
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1b1c:	20 34       	cpi	r18, 0x40	; 64
    1b1e:	89 e0       	ldi	r24, 0x09	; 9
    1b20:	38 07       	cpc	r19, r24
    1b22:	39 f4       	brne	.+14     	; 0x1b32 <tc_enable+0x62>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1b24:	62 e0       	ldi	r22, 0x02	; 2
    1b26:	84 e0       	ldi	r24, 0x04	; 4
    1b28:	c6 db       	rcall	.-2164   	; 0x12b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1b2a:	64 e0       	ldi	r22, 0x04	; 4
    1b2c:	84 e0       	ldi	r24, 0x04	; 4
    1b2e:	c3 db       	rcall	.-2170   	; 0x12b6 <sysclk_enable_module>
    1b30:	0c c0       	rjmp	.+24     	; 0x1b4a <tc_enable+0x7a>
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    1b32:	21 15       	cp	r18, r1
    1b34:	3a 40       	sbci	r19, 0x0A	; 10
    1b36:	39 f4       	brne	.+14     	; 0x1b46 <tc_enable+0x76>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1b38:	61 e0       	ldi	r22, 0x01	; 1
    1b3a:	85 e0       	ldi	r24, 0x05	; 5
    1b3c:	bc db       	rcall	.-2184   	; 0x12b6 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1b3e:	64 e0       	ldi	r22, 0x04	; 4
    1b40:	85 e0       	ldi	r24, 0x05	; 5
    1b42:	b9 db       	rcall	.-2190   	; 0x12b6 <sysclk_enable_module>
    1b44:	02 c0       	rjmp	.+4      	; 0x1b4a <tc_enable+0x7a>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b46:	cf bf       	out	0x3f, r28	; 63
    1b48:	09 c0       	rjmp	.+18     	; 0x1b5c <tc_enable+0x8c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1b4a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    1b4c:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1b4e:	ea e3       	ldi	r30, 0x3A	; 58
    1b50:	f1 e2       	ldi	r31, 0x21	; 33
    1b52:	90 81       	ld	r25, Z
    1b54:	9f 5f       	subi	r25, 0xFF	; 255
    1b56:	90 83       	st	Z, r25
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1b58:	8f bf       	out	0x3f, r24	; 63
    1b5a:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    1b5c:	cf 91       	pop	r28
    1b5e:	08 95       	ret

00001b60 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1b60:	fc 01       	movw	r30, r24
    1b62:	81 81       	ldd	r24, Z+1	; 0x01
    1b64:	85 ff       	sbrs	r24, 5
    1b66:	fd cf       	rjmp	.-6      	; 0x1b62 <usart_putchar+0x2>
    1b68:	60 83       	st	Z, r22
    1b6a:	80 e0       	ldi	r24, 0x00	; 0
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	08 95       	ret

00001b70 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1b70:	4f 92       	push	r4
    1b72:	5f 92       	push	r5
    1b74:	6f 92       	push	r6
    1b76:	7f 92       	push	r7
    1b78:	8f 92       	push	r8
    1b7a:	9f 92       	push	r9
    1b7c:	af 92       	push	r10
    1b7e:	bf 92       	push	r11
    1b80:	cf 92       	push	r12
    1b82:	df 92       	push	r13
    1b84:	ef 92       	push	r14
    1b86:	ff 92       	push	r15
    1b88:	0f 93       	push	r16
    1b8a:	1f 93       	push	r17
    1b8c:	cf 93       	push	r28
    1b8e:	df 93       	push	r29
    1b90:	ec 01       	movw	r28, r24
    1b92:	4a 01       	movw	r8, r20
    1b94:	5b 01       	movw	r10, r22
    1b96:	28 01       	movw	r4, r16
    1b98:	39 01       	movw	r6, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1b9a:	d9 01       	movw	r26, r18
    1b9c:	c8 01       	movw	r24, r16
    1b9e:	68 94       	set
    1ba0:	12 f8       	bld	r1, 2
    1ba2:	b6 95       	lsr	r27
    1ba4:	a7 95       	ror	r26
    1ba6:	97 95       	ror	r25
    1ba8:	87 95       	ror	r24
    1baa:	16 94       	lsr	r1
    1bac:	d1 f7       	brne	.-12     	; 0x1ba2 <usart_set_baudrate+0x32>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1bae:	b9 01       	movw	r22, r18
    1bb0:	a8 01       	movw	r20, r16
    1bb2:	03 2e       	mov	r0, r19
    1bb4:	36 e1       	ldi	r19, 0x16	; 22
    1bb6:	76 95       	lsr	r23
    1bb8:	67 95       	ror	r22
    1bba:	57 95       	ror	r21
    1bbc:	47 95       	ror	r20
    1bbe:	3a 95       	dec	r19
    1bc0:	d1 f7       	brne	.-12     	; 0x1bb6 <usart_set_baudrate+0x46>
    1bc2:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1bc4:	2c 81       	ldd	r18, Y+4	; 0x04
    1bc6:	22 fd       	sbrc	r18, 2
    1bc8:	08 c0       	rjmp	.+16     	; 0x1bda <usart_set_baudrate+0x6a>
		max_rate /= 2;
    1bca:	b6 95       	lsr	r27
    1bcc:	a7 95       	ror	r26
    1bce:	97 95       	ror	r25
    1bd0:	87 95       	ror	r24
		min_rate /= 2;
    1bd2:	76 95       	lsr	r23
    1bd4:	67 95       	ror	r22
    1bd6:	57 95       	ror	r21
    1bd8:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1bda:	88 15       	cp	r24, r8
    1bdc:	99 05       	cpc	r25, r9
    1bde:	aa 05       	cpc	r26, r10
    1be0:	bb 05       	cpc	r27, r11
    1be2:	08 f4       	brcc	.+2      	; 0x1be6 <usart_set_baudrate+0x76>
    1be4:	a2 c0       	rjmp	.+324    	; 0x1d2a <usart_set_baudrate+0x1ba>
    1be6:	84 16       	cp	r8, r20
    1be8:	95 06       	cpc	r9, r21
    1bea:	a6 06       	cpc	r10, r22
    1bec:	b7 06       	cpc	r11, r23
    1bee:	08 f4       	brcc	.+2      	; 0x1bf2 <usart_set_baudrate+0x82>
    1bf0:	9e c0       	rjmp	.+316    	; 0x1d2e <usart_set_baudrate+0x1be>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1bf2:	8c 81       	ldd	r24, Y+4	; 0x04
    1bf4:	82 fd       	sbrc	r24, 2
    1bf6:	04 c0       	rjmp	.+8      	; 0x1c00 <usart_set_baudrate+0x90>
		baud *= 2;
    1bf8:	88 0c       	add	r8, r8
    1bfa:	99 1c       	adc	r9, r9
    1bfc:	aa 1c       	adc	r10, r10
    1bfe:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1c00:	c3 01       	movw	r24, r6
    1c02:	b2 01       	movw	r22, r4
    1c04:	a5 01       	movw	r20, r10
    1c06:	94 01       	movw	r18, r8
    1c08:	1c d3       	rcall	.+1592   	; 0x2242 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1c0a:	2f 3f       	cpi	r18, 0xFF	; 255
    1c0c:	31 05       	cpc	r19, r1
    1c0e:	41 05       	cpc	r20, r1
    1c10:	51 05       	cpc	r21, r1
    1c12:	08 f4       	brcc	.+2      	; 0x1c16 <usart_set_baudrate+0xa6>
    1c14:	8e c0       	rjmp	.+284    	; 0x1d32 <usart_set_baudrate+0x1c2>
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		baud *= 2;
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
    1c16:	c1 2c       	mov	r12, r1
    1c18:	d1 2c       	mov	r13, r1
    1c1a:	76 01       	movw	r14, r12
    1c1c:	ca 94       	dec	r12
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1c1e:	19 ef       	ldi	r17, 0xF9	; 249
    1c20:	05 c0       	rjmp	.+10     	; 0x1c2c <usart_set_baudrate+0xbc>
		if (ratio < limit) {
    1c22:	2c 15       	cp	r18, r12
    1c24:	3d 05       	cpc	r19, r13
    1c26:	4e 05       	cpc	r20, r14
    1c28:	5f 05       	cpc	r21, r15
    1c2a:	68 f0       	brcs	.+26     	; 0x1c46 <usart_set_baudrate+0xd6>
			break;
		}

		limit <<= 1;
    1c2c:	cc 0c       	add	r12, r12
    1c2e:	dd 1c       	adc	r13, r13
    1c30:	ee 1c       	adc	r14, r14
    1c32:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    1c34:	1d 3f       	cpi	r17, 0xFD	; 253
    1c36:	14 f4       	brge	.+4      	; 0x1c3c <usart_set_baudrate+0xcc>
			limit |= 1;
    1c38:	68 94       	set
    1c3a:	c0 f8       	bld	r12, 0

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1c3c:	1f 5f       	subi	r17, 0xFF	; 255
    1c3e:	17 30       	cpi	r17, 0x07	; 7
    1c40:	81 f7       	brne	.-32     	; 0x1c22 <usart_set_baudrate+0xb2>
    1c42:	21 2f       	mov	r18, r17
    1c44:	4e c0       	rjmp	.+156    	; 0x1ce2 <usart_set_baudrate+0x172>
    1c46:	21 2f       	mov	r18, r17
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1c48:	11 23       	and	r17, r17
    1c4a:	0c f0       	brlt	.+2      	; 0x1c4e <usart_set_baudrate+0xde>
    1c4c:	4a c0       	rjmp	.+148    	; 0x1ce2 <usart_set_baudrate+0x172>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1c4e:	d5 01       	movw	r26, r10
    1c50:	c4 01       	movw	r24, r8
    1c52:	88 0f       	add	r24, r24
    1c54:	99 1f       	adc	r25, r25
    1c56:	aa 1f       	adc	r26, r26
    1c58:	bb 1f       	adc	r27, r27
    1c5a:	88 0f       	add	r24, r24
    1c5c:	99 1f       	adc	r25, r25
    1c5e:	aa 1f       	adc	r26, r26
    1c60:	bb 1f       	adc	r27, r27
    1c62:	88 0f       	add	r24, r24
    1c64:	99 1f       	adc	r25, r25
    1c66:	aa 1f       	adc	r26, r26
    1c68:	bb 1f       	adc	r27, r27
    1c6a:	48 1a       	sub	r4, r24
    1c6c:	59 0a       	sbc	r5, r25
    1c6e:	6a 0a       	sbc	r6, r26
    1c70:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1c72:	1e 3f       	cpi	r17, 0xFE	; 254
    1c74:	ec f4       	brge	.+58     	; 0x1cb0 <usart_set_baudrate+0x140>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1c76:	6d ef       	ldi	r22, 0xFD	; 253
    1c78:	7f ef       	ldi	r23, 0xFF	; 255
    1c7a:	61 1b       	sub	r22, r17
    1c7c:	71 09       	sbc	r23, r1
    1c7e:	17 fd       	sbrc	r17, 7
    1c80:	73 95       	inc	r23
    1c82:	04 c0       	rjmp	.+8      	; 0x1c8c <usart_set_baudrate+0x11c>
    1c84:	44 0c       	add	r4, r4
    1c86:	55 1c       	adc	r5, r5
    1c88:	66 1c       	adc	r6, r6
    1c8a:	77 1c       	adc	r7, r7
    1c8c:	6a 95       	dec	r22
    1c8e:	d2 f7       	brpl	.-12     	; 0x1c84 <usart_set_baudrate+0x114>
    1c90:	d5 01       	movw	r26, r10
    1c92:	c4 01       	movw	r24, r8
    1c94:	b6 95       	lsr	r27
    1c96:	a7 95       	ror	r26
    1c98:	97 95       	ror	r25
    1c9a:	87 95       	ror	r24
    1c9c:	bc 01       	movw	r22, r24
    1c9e:	cd 01       	movw	r24, r26
    1ca0:	64 0d       	add	r22, r4
    1ca2:	75 1d       	adc	r23, r5
    1ca4:	86 1d       	adc	r24, r6
    1ca6:	97 1d       	adc	r25, r7
    1ca8:	a5 01       	movw	r20, r10
    1caa:	94 01       	movw	r18, r8
    1cac:	ca d2       	rcall	.+1428   	; 0x2242 <__udivmodsi4>
    1cae:	34 c0       	rjmp	.+104    	; 0x1d18 <usart_set_baudrate+0x1a8>
		} else {
			baud <<= exp + 3;
    1cb0:	23 e0       	ldi	r18, 0x03	; 3
    1cb2:	21 0f       	add	r18, r17
    1cb4:	d5 01       	movw	r26, r10
    1cb6:	c4 01       	movw	r24, r8
    1cb8:	04 c0       	rjmp	.+8      	; 0x1cc2 <usart_set_baudrate+0x152>
    1cba:	88 0f       	add	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	aa 1f       	adc	r26, r26
    1cc0:	bb 1f       	adc	r27, r27
    1cc2:	2a 95       	dec	r18
    1cc4:	d2 f7       	brpl	.-12     	; 0x1cba <usart_set_baudrate+0x14a>
    1cc6:	9c 01       	movw	r18, r24
    1cc8:	ad 01       	movw	r20, r26
			div = (cpu_hz + baud / 2) / baud;
    1cca:	b6 95       	lsr	r27
    1ccc:	a7 95       	ror	r26
    1cce:	97 95       	ror	r25
    1cd0:	87 95       	ror	r24
    1cd2:	bc 01       	movw	r22, r24
    1cd4:	cd 01       	movw	r24, r26
    1cd6:	64 0d       	add	r22, r4
    1cd8:	75 1d       	adc	r23, r5
    1cda:	86 1d       	adc	r24, r6
    1cdc:	97 1d       	adc	r25, r7
    1cde:	b1 d2       	rcall	.+1378   	; 0x2242 <__udivmodsi4>
    1ce0:	1b c0       	rjmp	.+54     	; 0x1d18 <usart_set_baudrate+0x1a8>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1ce2:	2d 5f       	subi	r18, 0xFD	; 253
    1ce4:	d5 01       	movw	r26, r10
    1ce6:	c4 01       	movw	r24, r8
    1ce8:	04 c0       	rjmp	.+8      	; 0x1cf2 <usart_set_baudrate+0x182>
    1cea:	88 0f       	add	r24, r24
    1cec:	99 1f       	adc	r25, r25
    1cee:	aa 1f       	adc	r26, r26
    1cf0:	bb 1f       	adc	r27, r27
    1cf2:	2a 95       	dec	r18
    1cf4:	d2 f7       	brpl	.-12     	; 0x1cea <usart_set_baudrate+0x17a>
    1cf6:	9c 01       	movw	r18, r24
    1cf8:	ad 01       	movw	r20, r26
		div = (cpu_hz + baud / 2) / baud - 1;
    1cfa:	b6 95       	lsr	r27
    1cfc:	a7 95       	ror	r26
    1cfe:	97 95       	ror	r25
    1d00:	87 95       	ror	r24
    1d02:	bc 01       	movw	r22, r24
    1d04:	cd 01       	movw	r24, r26
    1d06:	64 0d       	add	r22, r4
    1d08:	75 1d       	adc	r23, r5
    1d0a:	86 1d       	adc	r24, r6
    1d0c:	97 1d       	adc	r25, r7
    1d0e:	99 d2       	rcall	.+1330   	; 0x2242 <__udivmodsi4>
    1d10:	21 50       	subi	r18, 0x01	; 1
    1d12:	31 09       	sbc	r19, r1
    1d14:	41 09       	sbc	r20, r1
    1d16:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1d18:	83 2f       	mov	r24, r19
    1d1a:	8f 70       	andi	r24, 0x0F	; 15
    1d1c:	12 95       	swap	r17
    1d1e:	10 7f       	andi	r17, 0xF0	; 240
    1d20:	18 2b       	or	r17, r24
    1d22:	1f 83       	std	Y+7, r17	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1d24:	2e 83       	std	Y+6, r18	; 0x06

	return true;
    1d26:	81 e0       	ldi	r24, 0x01	; 1
    1d28:	18 c0       	rjmp	.+48     	; 0x1d5a <usart_set_baudrate+0x1ea>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1d2a:	80 e0       	ldi	r24, 0x00	; 0
    1d2c:	16 c0       	rjmp	.+44     	; 0x1d5a <usart_set_baudrate+0x1ea>
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	14 c0       	rjmp	.+40     	; 0x1d5a <usart_set_baudrate+0x1ea>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1d32:	d5 01       	movw	r26, r10
    1d34:	c4 01       	movw	r24, r8
    1d36:	88 0f       	add	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	aa 1f       	adc	r26, r26
    1d3c:	bb 1f       	adc	r27, r27
    1d3e:	88 0f       	add	r24, r24
    1d40:	99 1f       	adc	r25, r25
    1d42:	aa 1f       	adc	r26, r26
    1d44:	bb 1f       	adc	r27, r27
    1d46:	88 0f       	add	r24, r24
    1d48:	99 1f       	adc	r25, r25
    1d4a:	aa 1f       	adc	r26, r26
    1d4c:	bb 1f       	adc	r27, r27
    1d4e:	48 1a       	sub	r4, r24
    1d50:	59 0a       	sbc	r5, r25
    1d52:	6a 0a       	sbc	r6, r26
    1d54:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1d56:	19 ef       	ldi	r17, 0xF9	; 249
    1d58:	8e cf       	rjmp	.-228    	; 0x1c76 <usart_set_baudrate+0x106>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1d5a:	df 91       	pop	r29
    1d5c:	cf 91       	pop	r28
    1d5e:	1f 91       	pop	r17
    1d60:	0f 91       	pop	r16
    1d62:	ff 90       	pop	r15
    1d64:	ef 90       	pop	r14
    1d66:	df 90       	pop	r13
    1d68:	cf 90       	pop	r12
    1d6a:	bf 90       	pop	r11
    1d6c:	af 90       	pop	r10
    1d6e:	9f 90       	pop	r9
    1d70:	8f 90       	pop	r8
    1d72:	7f 90       	pop	r7
    1d74:	6f 90       	pop	r6
    1d76:	5f 90       	pop	r5
    1d78:	4f 90       	pop	r4
    1d7a:	08 95       	ret

00001d7c <main>:
 //uint8_t data_flag=1;  //nmishe tu ye tabe dg bashe?
//  long int countt;
//  long int testt=0;
 int main (void)
 {
	set_micro();
    1d7c:	0e 94 df 05 	call	0xbbe	; 0xbbe <set_micro>
	//NRF_init();
	MS5611_reset();
    1d80:	0e 94 d6 03 	call	0x7ac	; 0x7ac <MS5611_reset>
	MS5611_read_PROM();
    1d84:	0e 94 ef 03 	call	0x7de	; 0x7de <MS5611_read_PROM>
	SHT11_softreset();  
    1d88:	0e 94 a9 06 	call	0xd52	; 0xd52 <SHT11_softreset>
	variable_init();
    1d8c:	0e 94 f5 05 	call	0xbea	; 0xbea <variable_init>
	
	TCD0_CNT=0;
    1d90:	10 92 20 09 	sts	0x0920, r1
    1d94:	10 92 21 09 	sts	0x0921, r1

	
	//if(data_flag)
	//{
		//LED_Blue_PORT.OUTTGL = LED_Blue_PIN_bm;
		while (TCD0_CNT!=0xF9FF); //10 ms timer lock. kamesh kon, baraye nrf ziade! (?)
    1d98:	c0 e2       	ldi	r28, 0x20	; 32
    1d9a:	d9 e0       	ldi	r29, 0x09	; 9
    1d9c:	88 81       	ld	r24, Y
    1d9e:	99 81       	ldd	r25, Y+1	; 0x01
    1da0:	8f 3f       	cpi	r24, 0xFF	; 255
    1da2:	99 4f       	sbci	r25, 0xF9	; 249
    1da4:	d9 f7       	brne	.-10     	; 0x1d9c <main+0x20>
		SHT11_measure();
    1da6:	d5 d8       	rcall	.-3670   	; 0xf52 <SHT11_measure>
 		MS5611_measure();
    1da8:	0e 94 bd 04 	call	0x97a	; 0x97a <MS5611_measure>

 //   _delay_us(3);  //dar girande?	 
  
 	 

 }
    1dac:	f7 cf       	rjmp	.-18     	; 0x1d9c <main+0x20>

00001dae <__vector_13>:
 
 }
 
 
    ISR(TWIC_TWIM_vect) //twi interrupt
    {
    1dae:	1f 92       	push	r1
    1db0:	0f 92       	push	r0
    1db2:	0f b6       	in	r0, 0x3f	; 63
    1db4:	0f 92       	push	r0
    1db6:	11 24       	eor	r1, r1
    1db8:	2f 93       	push	r18
    1dba:	3f 93       	push	r19
    1dbc:	4f 93       	push	r20
    1dbe:	5f 93       	push	r21
    1dc0:	6f 93       	push	r22
    1dc2:	7f 93       	push	r23
    1dc4:	8f 93       	push	r24
    1dc6:	9f 93       	push	r25
    1dc8:	af 93       	push	r26
    1dca:	bf 93       	push	r27
    1dcc:	ef 93       	push	r30
    1dce:	ff 93       	push	r31
    	TWI_MasterInterruptHandler(&twiMaster);
    1dd0:	8b ea       	ldi	r24, 0xAB	; 171
    1dd2:	90 e2       	ldi	r25, 0x20	; 32
    1dd4:	5a da       	rcall	.-2892   	; 0x128a <TWI_MasterInterruptHandler>
    }
    1dd6:	ff 91       	pop	r31
    1dd8:	ef 91       	pop	r30
    1dda:	bf 91       	pop	r27
    1ddc:	af 91       	pop	r26
    1dde:	9f 91       	pop	r25
    1de0:	8f 91       	pop	r24
    1de2:	7f 91       	pop	r23
    1de4:	6f 91       	pop	r22
    1de6:	5f 91       	pop	r21
    1de8:	4f 91       	pop	r20
    1dea:	3f 91       	pop	r19
    1dec:	2f 91       	pop	r18
    1dee:	0f 90       	pop	r0
    1df0:	0f be       	out	0x3f, r0	; 63
    1df2:	0f 90       	pop	r0
    1df4:	1f 90       	pop	r1
    1df6:	18 95       	reti

00001df8 <__vector_77>:
 
 
  ISR(TCD0_OVF_vect) //timer interrupt
  {
    1df8:	1f 92       	push	r1
    1dfa:	0f 92       	push	r0
    1dfc:	0f b6       	in	r0, 0x3f	; 63
    1dfe:	0f 92       	push	r0
    1e00:	11 24       	eor	r1, r1
	//LED_Blue_PORT.OUTTGL = LED_Blue_PIN_bm;
	 
  }
    1e02:	0f 90       	pop	r0
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	0f 90       	pop	r0
    1e08:	1f 90       	pop	r1
    1e0a:	18 95       	reti

00001e0c <__subsf3>:
    1e0c:	50 58       	subi	r21, 0x80	; 128

00001e0e <__addsf3>:
    1e0e:	bb 27       	eor	r27, r27
    1e10:	aa 27       	eor	r26, r26
    1e12:	0e d0       	rcall	.+28     	; 0x1e30 <__addsf3x>
    1e14:	75 c1       	rjmp	.+746    	; 0x2100 <__fp_round>
    1e16:	66 d1       	rcall	.+716    	; 0x20e4 <__fp_pscA>
    1e18:	30 f0       	brcs	.+12     	; 0x1e26 <__addsf3+0x18>
    1e1a:	6b d1       	rcall	.+726    	; 0x20f2 <__fp_pscB>
    1e1c:	20 f0       	brcs	.+8      	; 0x1e26 <__addsf3+0x18>
    1e1e:	31 f4       	brne	.+12     	; 0x1e2c <__addsf3+0x1e>
    1e20:	9f 3f       	cpi	r25, 0xFF	; 255
    1e22:	11 f4       	brne	.+4      	; 0x1e28 <__addsf3+0x1a>
    1e24:	1e f4       	brtc	.+6      	; 0x1e2c <__addsf3+0x1e>
    1e26:	5b c1       	rjmp	.+694    	; 0x20de <__fp_nan>
    1e28:	0e f4       	brtc	.+2      	; 0x1e2c <__addsf3+0x1e>
    1e2a:	e0 95       	com	r30
    1e2c:	e7 fb       	bst	r30, 7
    1e2e:	51 c1       	rjmp	.+674    	; 0x20d2 <__fp_inf>

00001e30 <__addsf3x>:
    1e30:	e9 2f       	mov	r30, r25
    1e32:	77 d1       	rcall	.+750    	; 0x2122 <__fp_split3>
    1e34:	80 f3       	brcs	.-32     	; 0x1e16 <__addsf3+0x8>
    1e36:	ba 17       	cp	r27, r26
    1e38:	62 07       	cpc	r22, r18
    1e3a:	73 07       	cpc	r23, r19
    1e3c:	84 07       	cpc	r24, r20
    1e3e:	95 07       	cpc	r25, r21
    1e40:	18 f0       	brcs	.+6      	; 0x1e48 <__addsf3x+0x18>
    1e42:	71 f4       	brne	.+28     	; 0x1e60 <__addsf3x+0x30>
    1e44:	9e f5       	brtc	.+102    	; 0x1eac <__addsf3x+0x7c>
    1e46:	8f c1       	rjmp	.+798    	; 0x2166 <__fp_zero>
    1e48:	0e f4       	brtc	.+2      	; 0x1e4c <__addsf3x+0x1c>
    1e4a:	e0 95       	com	r30
    1e4c:	0b 2e       	mov	r0, r27
    1e4e:	ba 2f       	mov	r27, r26
    1e50:	a0 2d       	mov	r26, r0
    1e52:	0b 01       	movw	r0, r22
    1e54:	b9 01       	movw	r22, r18
    1e56:	90 01       	movw	r18, r0
    1e58:	0c 01       	movw	r0, r24
    1e5a:	ca 01       	movw	r24, r20
    1e5c:	a0 01       	movw	r20, r0
    1e5e:	11 24       	eor	r1, r1
    1e60:	ff 27       	eor	r31, r31
    1e62:	59 1b       	sub	r21, r25
    1e64:	99 f0       	breq	.+38     	; 0x1e8c <__addsf3x+0x5c>
    1e66:	59 3f       	cpi	r21, 0xF9	; 249
    1e68:	50 f4       	brcc	.+20     	; 0x1e7e <__addsf3x+0x4e>
    1e6a:	50 3e       	cpi	r21, 0xE0	; 224
    1e6c:	68 f1       	brcs	.+90     	; 0x1ec8 <__addsf3x+0x98>
    1e6e:	1a 16       	cp	r1, r26
    1e70:	f0 40       	sbci	r31, 0x00	; 0
    1e72:	a2 2f       	mov	r26, r18
    1e74:	23 2f       	mov	r18, r19
    1e76:	34 2f       	mov	r19, r20
    1e78:	44 27       	eor	r20, r20
    1e7a:	58 5f       	subi	r21, 0xF8	; 248
    1e7c:	f3 cf       	rjmp	.-26     	; 0x1e64 <__addsf3x+0x34>
    1e7e:	46 95       	lsr	r20
    1e80:	37 95       	ror	r19
    1e82:	27 95       	ror	r18
    1e84:	a7 95       	ror	r26
    1e86:	f0 40       	sbci	r31, 0x00	; 0
    1e88:	53 95       	inc	r21
    1e8a:	c9 f7       	brne	.-14     	; 0x1e7e <__addsf3x+0x4e>
    1e8c:	7e f4       	brtc	.+30     	; 0x1eac <__addsf3x+0x7c>
    1e8e:	1f 16       	cp	r1, r31
    1e90:	ba 0b       	sbc	r27, r26
    1e92:	62 0b       	sbc	r22, r18
    1e94:	73 0b       	sbc	r23, r19
    1e96:	84 0b       	sbc	r24, r20
    1e98:	ba f0       	brmi	.+46     	; 0x1ec8 <__addsf3x+0x98>
    1e9a:	91 50       	subi	r25, 0x01	; 1
    1e9c:	a1 f0       	breq	.+40     	; 0x1ec6 <__addsf3x+0x96>
    1e9e:	ff 0f       	add	r31, r31
    1ea0:	bb 1f       	adc	r27, r27
    1ea2:	66 1f       	adc	r22, r22
    1ea4:	77 1f       	adc	r23, r23
    1ea6:	88 1f       	adc	r24, r24
    1ea8:	c2 f7       	brpl	.-16     	; 0x1e9a <__addsf3x+0x6a>
    1eaa:	0e c0       	rjmp	.+28     	; 0x1ec8 <__addsf3x+0x98>
    1eac:	ba 0f       	add	r27, r26
    1eae:	62 1f       	adc	r22, r18
    1eb0:	73 1f       	adc	r23, r19
    1eb2:	84 1f       	adc	r24, r20
    1eb4:	48 f4       	brcc	.+18     	; 0x1ec8 <__addsf3x+0x98>
    1eb6:	87 95       	ror	r24
    1eb8:	77 95       	ror	r23
    1eba:	67 95       	ror	r22
    1ebc:	b7 95       	ror	r27
    1ebe:	f7 95       	ror	r31
    1ec0:	9e 3f       	cpi	r25, 0xFE	; 254
    1ec2:	08 f0       	brcs	.+2      	; 0x1ec6 <__addsf3x+0x96>
    1ec4:	b3 cf       	rjmp	.-154    	; 0x1e2c <__addsf3+0x1e>
    1ec6:	93 95       	inc	r25
    1ec8:	88 0f       	add	r24, r24
    1eca:	08 f0       	brcs	.+2      	; 0x1ece <__addsf3x+0x9e>
    1ecc:	99 27       	eor	r25, r25
    1ece:	ee 0f       	add	r30, r30
    1ed0:	97 95       	ror	r25
    1ed2:	87 95       	ror	r24
    1ed4:	08 95       	ret

00001ed6 <__cmpsf2>:
    1ed6:	d9 d0       	rcall	.+434    	; 0x208a <__fp_cmp>
    1ed8:	08 f4       	brcc	.+2      	; 0x1edc <__cmpsf2+0x6>
    1eda:	81 e0       	ldi	r24, 0x01	; 1
    1edc:	08 95       	ret

00001ede <__divsf3>:
    1ede:	0c d0       	rcall	.+24     	; 0x1ef8 <__divsf3x>
    1ee0:	0f c1       	rjmp	.+542    	; 0x2100 <__fp_round>
    1ee2:	07 d1       	rcall	.+526    	; 0x20f2 <__fp_pscB>
    1ee4:	40 f0       	brcs	.+16     	; 0x1ef6 <__divsf3+0x18>
    1ee6:	fe d0       	rcall	.+508    	; 0x20e4 <__fp_pscA>
    1ee8:	30 f0       	brcs	.+12     	; 0x1ef6 <__divsf3+0x18>
    1eea:	21 f4       	brne	.+8      	; 0x1ef4 <__divsf3+0x16>
    1eec:	5f 3f       	cpi	r21, 0xFF	; 255
    1eee:	19 f0       	breq	.+6      	; 0x1ef6 <__divsf3+0x18>
    1ef0:	f0 c0       	rjmp	.+480    	; 0x20d2 <__fp_inf>
    1ef2:	51 11       	cpse	r21, r1
    1ef4:	39 c1       	rjmp	.+626    	; 0x2168 <__fp_szero>
    1ef6:	f3 c0       	rjmp	.+486    	; 0x20de <__fp_nan>

00001ef8 <__divsf3x>:
    1ef8:	14 d1       	rcall	.+552    	; 0x2122 <__fp_split3>
    1efa:	98 f3       	brcs	.-26     	; 0x1ee2 <__divsf3+0x4>

00001efc <__divsf3_pse>:
    1efc:	99 23       	and	r25, r25
    1efe:	c9 f3       	breq	.-14     	; 0x1ef2 <__divsf3+0x14>
    1f00:	55 23       	and	r21, r21
    1f02:	b1 f3       	breq	.-20     	; 0x1ef0 <__divsf3+0x12>
    1f04:	95 1b       	sub	r25, r21
    1f06:	55 0b       	sbc	r21, r21
    1f08:	bb 27       	eor	r27, r27
    1f0a:	aa 27       	eor	r26, r26
    1f0c:	62 17       	cp	r22, r18
    1f0e:	73 07       	cpc	r23, r19
    1f10:	84 07       	cpc	r24, r20
    1f12:	38 f0       	brcs	.+14     	; 0x1f22 <__divsf3_pse+0x26>
    1f14:	9f 5f       	subi	r25, 0xFF	; 255
    1f16:	5f 4f       	sbci	r21, 0xFF	; 255
    1f18:	22 0f       	add	r18, r18
    1f1a:	33 1f       	adc	r19, r19
    1f1c:	44 1f       	adc	r20, r20
    1f1e:	aa 1f       	adc	r26, r26
    1f20:	a9 f3       	breq	.-22     	; 0x1f0c <__divsf3_pse+0x10>
    1f22:	33 d0       	rcall	.+102    	; 0x1f8a <__divsf3_pse+0x8e>
    1f24:	0e 2e       	mov	r0, r30
    1f26:	3a f0       	brmi	.+14     	; 0x1f36 <__divsf3_pse+0x3a>
    1f28:	e0 e8       	ldi	r30, 0x80	; 128
    1f2a:	30 d0       	rcall	.+96     	; 0x1f8c <__divsf3_pse+0x90>
    1f2c:	91 50       	subi	r25, 0x01	; 1
    1f2e:	50 40       	sbci	r21, 0x00	; 0
    1f30:	e6 95       	lsr	r30
    1f32:	00 1c       	adc	r0, r0
    1f34:	ca f7       	brpl	.-14     	; 0x1f28 <__divsf3_pse+0x2c>
    1f36:	29 d0       	rcall	.+82     	; 0x1f8a <__divsf3_pse+0x8e>
    1f38:	fe 2f       	mov	r31, r30
    1f3a:	27 d0       	rcall	.+78     	; 0x1f8a <__divsf3_pse+0x8e>
    1f3c:	66 0f       	add	r22, r22
    1f3e:	77 1f       	adc	r23, r23
    1f40:	88 1f       	adc	r24, r24
    1f42:	bb 1f       	adc	r27, r27
    1f44:	26 17       	cp	r18, r22
    1f46:	37 07       	cpc	r19, r23
    1f48:	48 07       	cpc	r20, r24
    1f4a:	ab 07       	cpc	r26, r27
    1f4c:	b0 e8       	ldi	r27, 0x80	; 128
    1f4e:	09 f0       	breq	.+2      	; 0x1f52 <__divsf3_pse+0x56>
    1f50:	bb 0b       	sbc	r27, r27
    1f52:	80 2d       	mov	r24, r0
    1f54:	bf 01       	movw	r22, r30
    1f56:	ff 27       	eor	r31, r31
    1f58:	93 58       	subi	r25, 0x83	; 131
    1f5a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f5c:	2a f0       	brmi	.+10     	; 0x1f68 <__divsf3_pse+0x6c>
    1f5e:	9e 3f       	cpi	r25, 0xFE	; 254
    1f60:	51 05       	cpc	r21, r1
    1f62:	68 f0       	brcs	.+26     	; 0x1f7e <__divsf3_pse+0x82>
    1f64:	b6 c0       	rjmp	.+364    	; 0x20d2 <__fp_inf>
    1f66:	00 c1       	rjmp	.+512    	; 0x2168 <__fp_szero>
    1f68:	5f 3f       	cpi	r21, 0xFF	; 255
    1f6a:	ec f3       	brlt	.-6      	; 0x1f66 <__divsf3_pse+0x6a>
    1f6c:	98 3e       	cpi	r25, 0xE8	; 232
    1f6e:	dc f3       	brlt	.-10     	; 0x1f66 <__divsf3_pse+0x6a>
    1f70:	86 95       	lsr	r24
    1f72:	77 95       	ror	r23
    1f74:	67 95       	ror	r22
    1f76:	b7 95       	ror	r27
    1f78:	f7 95       	ror	r31
    1f7a:	9f 5f       	subi	r25, 0xFF	; 255
    1f7c:	c9 f7       	brne	.-14     	; 0x1f70 <__divsf3_pse+0x74>
    1f7e:	88 0f       	add	r24, r24
    1f80:	91 1d       	adc	r25, r1
    1f82:	96 95       	lsr	r25
    1f84:	87 95       	ror	r24
    1f86:	97 f9       	bld	r25, 7
    1f88:	08 95       	ret
    1f8a:	e1 e0       	ldi	r30, 0x01	; 1
    1f8c:	66 0f       	add	r22, r22
    1f8e:	77 1f       	adc	r23, r23
    1f90:	88 1f       	adc	r24, r24
    1f92:	bb 1f       	adc	r27, r27
    1f94:	62 17       	cp	r22, r18
    1f96:	73 07       	cpc	r23, r19
    1f98:	84 07       	cpc	r24, r20
    1f9a:	ba 07       	cpc	r27, r26
    1f9c:	20 f0       	brcs	.+8      	; 0x1fa6 <__divsf3_pse+0xaa>
    1f9e:	62 1b       	sub	r22, r18
    1fa0:	73 0b       	sbc	r23, r19
    1fa2:	84 0b       	sbc	r24, r20
    1fa4:	ba 0b       	sbc	r27, r26
    1fa6:	ee 1f       	adc	r30, r30
    1fa8:	88 f7       	brcc	.-30     	; 0x1f8c <__divsf3_pse+0x90>
    1faa:	e0 95       	com	r30
    1fac:	08 95       	ret

00001fae <__fixsfsi>:
    1fae:	04 d0       	rcall	.+8      	; 0x1fb8 <__fixunssfsi>
    1fb0:	68 94       	set
    1fb2:	b1 11       	cpse	r27, r1
    1fb4:	d9 c0       	rjmp	.+434    	; 0x2168 <__fp_szero>
    1fb6:	08 95       	ret

00001fb8 <__fixunssfsi>:
    1fb8:	bc d0       	rcall	.+376    	; 0x2132 <__fp_splitA>
    1fba:	88 f0       	brcs	.+34     	; 0x1fde <__fixunssfsi+0x26>
    1fbc:	9f 57       	subi	r25, 0x7F	; 127
    1fbe:	90 f0       	brcs	.+36     	; 0x1fe4 <__fixunssfsi+0x2c>
    1fc0:	b9 2f       	mov	r27, r25
    1fc2:	99 27       	eor	r25, r25
    1fc4:	b7 51       	subi	r27, 0x17	; 23
    1fc6:	a0 f0       	brcs	.+40     	; 0x1ff0 <__fixunssfsi+0x38>
    1fc8:	d1 f0       	breq	.+52     	; 0x1ffe <__fixunssfsi+0x46>
    1fca:	66 0f       	add	r22, r22
    1fcc:	77 1f       	adc	r23, r23
    1fce:	88 1f       	adc	r24, r24
    1fd0:	99 1f       	adc	r25, r25
    1fd2:	1a f0       	brmi	.+6      	; 0x1fda <__fixunssfsi+0x22>
    1fd4:	ba 95       	dec	r27
    1fd6:	c9 f7       	brne	.-14     	; 0x1fca <__fixunssfsi+0x12>
    1fd8:	12 c0       	rjmp	.+36     	; 0x1ffe <__fixunssfsi+0x46>
    1fda:	b1 30       	cpi	r27, 0x01	; 1
    1fdc:	81 f0       	breq	.+32     	; 0x1ffe <__fixunssfsi+0x46>
    1fde:	c3 d0       	rcall	.+390    	; 0x2166 <__fp_zero>
    1fe0:	b1 e0       	ldi	r27, 0x01	; 1
    1fe2:	08 95       	ret
    1fe4:	c0 c0       	rjmp	.+384    	; 0x2166 <__fp_zero>
    1fe6:	67 2f       	mov	r22, r23
    1fe8:	78 2f       	mov	r23, r24
    1fea:	88 27       	eor	r24, r24
    1fec:	b8 5f       	subi	r27, 0xF8	; 248
    1fee:	39 f0       	breq	.+14     	; 0x1ffe <__fixunssfsi+0x46>
    1ff0:	b9 3f       	cpi	r27, 0xF9	; 249
    1ff2:	cc f3       	brlt	.-14     	; 0x1fe6 <__fixunssfsi+0x2e>
    1ff4:	86 95       	lsr	r24
    1ff6:	77 95       	ror	r23
    1ff8:	67 95       	ror	r22
    1ffa:	b3 95       	inc	r27
    1ffc:	d9 f7       	brne	.-10     	; 0x1ff4 <__fixunssfsi+0x3c>
    1ffe:	3e f4       	brtc	.+14     	; 0x200e <__fixunssfsi+0x56>
    2000:	90 95       	com	r25
    2002:	80 95       	com	r24
    2004:	70 95       	com	r23
    2006:	61 95       	neg	r22
    2008:	7f 4f       	sbci	r23, 0xFF	; 255
    200a:	8f 4f       	sbci	r24, 0xFF	; 255
    200c:	9f 4f       	sbci	r25, 0xFF	; 255
    200e:	08 95       	ret

00002010 <__floatunsisf>:
    2010:	e8 94       	clt
    2012:	09 c0       	rjmp	.+18     	; 0x2026 <__floatsisf+0x12>

00002014 <__floatsisf>:
    2014:	97 fb       	bst	r25, 7
    2016:	3e f4       	brtc	.+14     	; 0x2026 <__floatsisf+0x12>
    2018:	90 95       	com	r25
    201a:	80 95       	com	r24
    201c:	70 95       	com	r23
    201e:	61 95       	neg	r22
    2020:	7f 4f       	sbci	r23, 0xFF	; 255
    2022:	8f 4f       	sbci	r24, 0xFF	; 255
    2024:	9f 4f       	sbci	r25, 0xFF	; 255
    2026:	99 23       	and	r25, r25
    2028:	a9 f0       	breq	.+42     	; 0x2054 <__floatsisf+0x40>
    202a:	f9 2f       	mov	r31, r25
    202c:	96 e9       	ldi	r25, 0x96	; 150
    202e:	bb 27       	eor	r27, r27
    2030:	93 95       	inc	r25
    2032:	f6 95       	lsr	r31
    2034:	87 95       	ror	r24
    2036:	77 95       	ror	r23
    2038:	67 95       	ror	r22
    203a:	b7 95       	ror	r27
    203c:	f1 11       	cpse	r31, r1
    203e:	f8 cf       	rjmp	.-16     	; 0x2030 <__floatsisf+0x1c>
    2040:	fa f4       	brpl	.+62     	; 0x2080 <__floatsisf+0x6c>
    2042:	bb 0f       	add	r27, r27
    2044:	11 f4       	brne	.+4      	; 0x204a <__floatsisf+0x36>
    2046:	60 ff       	sbrs	r22, 0
    2048:	1b c0       	rjmp	.+54     	; 0x2080 <__floatsisf+0x6c>
    204a:	6f 5f       	subi	r22, 0xFF	; 255
    204c:	7f 4f       	sbci	r23, 0xFF	; 255
    204e:	8f 4f       	sbci	r24, 0xFF	; 255
    2050:	9f 4f       	sbci	r25, 0xFF	; 255
    2052:	16 c0       	rjmp	.+44     	; 0x2080 <__floatsisf+0x6c>
    2054:	88 23       	and	r24, r24
    2056:	11 f0       	breq	.+4      	; 0x205c <__floatsisf+0x48>
    2058:	96 e9       	ldi	r25, 0x96	; 150
    205a:	11 c0       	rjmp	.+34     	; 0x207e <__floatsisf+0x6a>
    205c:	77 23       	and	r23, r23
    205e:	21 f0       	breq	.+8      	; 0x2068 <__floatsisf+0x54>
    2060:	9e e8       	ldi	r25, 0x8E	; 142
    2062:	87 2f       	mov	r24, r23
    2064:	76 2f       	mov	r23, r22
    2066:	05 c0       	rjmp	.+10     	; 0x2072 <__floatsisf+0x5e>
    2068:	66 23       	and	r22, r22
    206a:	71 f0       	breq	.+28     	; 0x2088 <__floatsisf+0x74>
    206c:	96 e8       	ldi	r25, 0x86	; 134
    206e:	86 2f       	mov	r24, r22
    2070:	70 e0       	ldi	r23, 0x00	; 0
    2072:	60 e0       	ldi	r22, 0x00	; 0
    2074:	2a f0       	brmi	.+10     	; 0x2080 <__floatsisf+0x6c>
    2076:	9a 95       	dec	r25
    2078:	66 0f       	add	r22, r22
    207a:	77 1f       	adc	r23, r23
    207c:	88 1f       	adc	r24, r24
    207e:	da f7       	brpl	.-10     	; 0x2076 <__floatsisf+0x62>
    2080:	88 0f       	add	r24, r24
    2082:	96 95       	lsr	r25
    2084:	87 95       	ror	r24
    2086:	97 f9       	bld	r25, 7
    2088:	08 95       	ret

0000208a <__fp_cmp>:
    208a:	99 0f       	add	r25, r25
    208c:	00 08       	sbc	r0, r0
    208e:	55 0f       	add	r21, r21
    2090:	aa 0b       	sbc	r26, r26
    2092:	e0 e8       	ldi	r30, 0x80	; 128
    2094:	fe ef       	ldi	r31, 0xFE	; 254
    2096:	16 16       	cp	r1, r22
    2098:	17 06       	cpc	r1, r23
    209a:	e8 07       	cpc	r30, r24
    209c:	f9 07       	cpc	r31, r25
    209e:	c0 f0       	brcs	.+48     	; 0x20d0 <__fp_cmp+0x46>
    20a0:	12 16       	cp	r1, r18
    20a2:	13 06       	cpc	r1, r19
    20a4:	e4 07       	cpc	r30, r20
    20a6:	f5 07       	cpc	r31, r21
    20a8:	98 f0       	brcs	.+38     	; 0x20d0 <__fp_cmp+0x46>
    20aa:	62 1b       	sub	r22, r18
    20ac:	73 0b       	sbc	r23, r19
    20ae:	84 0b       	sbc	r24, r20
    20b0:	95 0b       	sbc	r25, r21
    20b2:	39 f4       	brne	.+14     	; 0x20c2 <__fp_cmp+0x38>
    20b4:	0a 26       	eor	r0, r26
    20b6:	61 f0       	breq	.+24     	; 0x20d0 <__fp_cmp+0x46>
    20b8:	23 2b       	or	r18, r19
    20ba:	24 2b       	or	r18, r20
    20bc:	25 2b       	or	r18, r21
    20be:	21 f4       	brne	.+8      	; 0x20c8 <__fp_cmp+0x3e>
    20c0:	08 95       	ret
    20c2:	0a 26       	eor	r0, r26
    20c4:	09 f4       	brne	.+2      	; 0x20c8 <__fp_cmp+0x3e>
    20c6:	a1 40       	sbci	r26, 0x01	; 1
    20c8:	a6 95       	lsr	r26
    20ca:	8f ef       	ldi	r24, 0xFF	; 255
    20cc:	81 1d       	adc	r24, r1
    20ce:	81 1d       	adc	r24, r1
    20d0:	08 95       	ret

000020d2 <__fp_inf>:
    20d2:	97 f9       	bld	r25, 7
    20d4:	9f 67       	ori	r25, 0x7F	; 127
    20d6:	80 e8       	ldi	r24, 0x80	; 128
    20d8:	70 e0       	ldi	r23, 0x00	; 0
    20da:	60 e0       	ldi	r22, 0x00	; 0
    20dc:	08 95       	ret

000020de <__fp_nan>:
    20de:	9f ef       	ldi	r25, 0xFF	; 255
    20e0:	80 ec       	ldi	r24, 0xC0	; 192
    20e2:	08 95       	ret

000020e4 <__fp_pscA>:
    20e4:	00 24       	eor	r0, r0
    20e6:	0a 94       	dec	r0
    20e8:	16 16       	cp	r1, r22
    20ea:	17 06       	cpc	r1, r23
    20ec:	18 06       	cpc	r1, r24
    20ee:	09 06       	cpc	r0, r25
    20f0:	08 95       	ret

000020f2 <__fp_pscB>:
    20f2:	00 24       	eor	r0, r0
    20f4:	0a 94       	dec	r0
    20f6:	12 16       	cp	r1, r18
    20f8:	13 06       	cpc	r1, r19
    20fa:	14 06       	cpc	r1, r20
    20fc:	05 06       	cpc	r0, r21
    20fe:	08 95       	ret

00002100 <__fp_round>:
    2100:	09 2e       	mov	r0, r25
    2102:	03 94       	inc	r0
    2104:	00 0c       	add	r0, r0
    2106:	11 f4       	brne	.+4      	; 0x210c <__fp_round+0xc>
    2108:	88 23       	and	r24, r24
    210a:	52 f0       	brmi	.+20     	; 0x2120 <__fp_round+0x20>
    210c:	bb 0f       	add	r27, r27
    210e:	40 f4       	brcc	.+16     	; 0x2120 <__fp_round+0x20>
    2110:	bf 2b       	or	r27, r31
    2112:	11 f4       	brne	.+4      	; 0x2118 <__fp_round+0x18>
    2114:	60 ff       	sbrs	r22, 0
    2116:	04 c0       	rjmp	.+8      	; 0x2120 <__fp_round+0x20>
    2118:	6f 5f       	subi	r22, 0xFF	; 255
    211a:	7f 4f       	sbci	r23, 0xFF	; 255
    211c:	8f 4f       	sbci	r24, 0xFF	; 255
    211e:	9f 4f       	sbci	r25, 0xFF	; 255
    2120:	08 95       	ret

00002122 <__fp_split3>:
    2122:	57 fd       	sbrc	r21, 7
    2124:	90 58       	subi	r25, 0x80	; 128
    2126:	44 0f       	add	r20, r20
    2128:	55 1f       	adc	r21, r21
    212a:	59 f0       	breq	.+22     	; 0x2142 <__fp_splitA+0x10>
    212c:	5f 3f       	cpi	r21, 0xFF	; 255
    212e:	71 f0       	breq	.+28     	; 0x214c <__fp_splitA+0x1a>
    2130:	47 95       	ror	r20

00002132 <__fp_splitA>:
    2132:	88 0f       	add	r24, r24
    2134:	97 fb       	bst	r25, 7
    2136:	99 1f       	adc	r25, r25
    2138:	61 f0       	breq	.+24     	; 0x2152 <__fp_splitA+0x20>
    213a:	9f 3f       	cpi	r25, 0xFF	; 255
    213c:	79 f0       	breq	.+30     	; 0x215c <__fp_splitA+0x2a>
    213e:	87 95       	ror	r24
    2140:	08 95       	ret
    2142:	12 16       	cp	r1, r18
    2144:	13 06       	cpc	r1, r19
    2146:	14 06       	cpc	r1, r20
    2148:	55 1f       	adc	r21, r21
    214a:	f2 cf       	rjmp	.-28     	; 0x2130 <__fp_split3+0xe>
    214c:	46 95       	lsr	r20
    214e:	f1 df       	rcall	.-30     	; 0x2132 <__fp_splitA>
    2150:	08 c0       	rjmp	.+16     	; 0x2162 <__fp_splitA+0x30>
    2152:	16 16       	cp	r1, r22
    2154:	17 06       	cpc	r1, r23
    2156:	18 06       	cpc	r1, r24
    2158:	99 1f       	adc	r25, r25
    215a:	f1 cf       	rjmp	.-30     	; 0x213e <__fp_splitA+0xc>
    215c:	86 95       	lsr	r24
    215e:	71 05       	cpc	r23, r1
    2160:	61 05       	cpc	r22, r1
    2162:	08 94       	sec
    2164:	08 95       	ret

00002166 <__fp_zero>:
    2166:	e8 94       	clt

00002168 <__fp_szero>:
    2168:	bb 27       	eor	r27, r27
    216a:	66 27       	eor	r22, r22
    216c:	77 27       	eor	r23, r23
    216e:	cb 01       	movw	r24, r22
    2170:	97 f9       	bld	r25, 7
    2172:	08 95       	ret

00002174 <__gesf2>:
    2174:	8a df       	rcall	.-236    	; 0x208a <__fp_cmp>
    2176:	08 f4       	brcc	.+2      	; 0x217a <__gesf2+0x6>
    2178:	8f ef       	ldi	r24, 0xFF	; 255
    217a:	08 95       	ret

0000217c <__mulsf3>:
    217c:	0b d0       	rcall	.+22     	; 0x2194 <__mulsf3x>
    217e:	c0 cf       	rjmp	.-128    	; 0x2100 <__fp_round>
    2180:	b1 df       	rcall	.-158    	; 0x20e4 <__fp_pscA>
    2182:	28 f0       	brcs	.+10     	; 0x218e <__mulsf3+0x12>
    2184:	b6 df       	rcall	.-148    	; 0x20f2 <__fp_pscB>
    2186:	18 f0       	brcs	.+6      	; 0x218e <__mulsf3+0x12>
    2188:	95 23       	and	r25, r21
    218a:	09 f0       	breq	.+2      	; 0x218e <__mulsf3+0x12>
    218c:	a2 cf       	rjmp	.-188    	; 0x20d2 <__fp_inf>
    218e:	a7 cf       	rjmp	.-178    	; 0x20de <__fp_nan>
    2190:	11 24       	eor	r1, r1
    2192:	ea cf       	rjmp	.-44     	; 0x2168 <__fp_szero>

00002194 <__mulsf3x>:
    2194:	c6 df       	rcall	.-116    	; 0x2122 <__fp_split3>
    2196:	a0 f3       	brcs	.-24     	; 0x2180 <__mulsf3+0x4>

00002198 <__mulsf3_pse>:
    2198:	95 9f       	mul	r25, r21
    219a:	d1 f3       	breq	.-12     	; 0x2190 <__mulsf3+0x14>
    219c:	95 0f       	add	r25, r21
    219e:	50 e0       	ldi	r21, 0x00	; 0
    21a0:	55 1f       	adc	r21, r21
    21a2:	62 9f       	mul	r22, r18
    21a4:	f0 01       	movw	r30, r0
    21a6:	72 9f       	mul	r23, r18
    21a8:	bb 27       	eor	r27, r27
    21aa:	f0 0d       	add	r31, r0
    21ac:	b1 1d       	adc	r27, r1
    21ae:	63 9f       	mul	r22, r19
    21b0:	aa 27       	eor	r26, r26
    21b2:	f0 0d       	add	r31, r0
    21b4:	b1 1d       	adc	r27, r1
    21b6:	aa 1f       	adc	r26, r26
    21b8:	64 9f       	mul	r22, r20
    21ba:	66 27       	eor	r22, r22
    21bc:	b0 0d       	add	r27, r0
    21be:	a1 1d       	adc	r26, r1
    21c0:	66 1f       	adc	r22, r22
    21c2:	82 9f       	mul	r24, r18
    21c4:	22 27       	eor	r18, r18
    21c6:	b0 0d       	add	r27, r0
    21c8:	a1 1d       	adc	r26, r1
    21ca:	62 1f       	adc	r22, r18
    21cc:	73 9f       	mul	r23, r19
    21ce:	b0 0d       	add	r27, r0
    21d0:	a1 1d       	adc	r26, r1
    21d2:	62 1f       	adc	r22, r18
    21d4:	83 9f       	mul	r24, r19
    21d6:	a0 0d       	add	r26, r0
    21d8:	61 1d       	adc	r22, r1
    21da:	22 1f       	adc	r18, r18
    21dc:	74 9f       	mul	r23, r20
    21de:	33 27       	eor	r19, r19
    21e0:	a0 0d       	add	r26, r0
    21e2:	61 1d       	adc	r22, r1
    21e4:	23 1f       	adc	r18, r19
    21e6:	84 9f       	mul	r24, r20
    21e8:	60 0d       	add	r22, r0
    21ea:	21 1d       	adc	r18, r1
    21ec:	82 2f       	mov	r24, r18
    21ee:	76 2f       	mov	r23, r22
    21f0:	6a 2f       	mov	r22, r26
    21f2:	11 24       	eor	r1, r1
    21f4:	9f 57       	subi	r25, 0x7F	; 127
    21f6:	50 40       	sbci	r21, 0x00	; 0
    21f8:	8a f0       	brmi	.+34     	; 0x221c <__mulsf3_pse+0x84>
    21fa:	e1 f0       	breq	.+56     	; 0x2234 <__mulsf3_pse+0x9c>
    21fc:	88 23       	and	r24, r24
    21fe:	4a f0       	brmi	.+18     	; 0x2212 <__mulsf3_pse+0x7a>
    2200:	ee 0f       	add	r30, r30
    2202:	ff 1f       	adc	r31, r31
    2204:	bb 1f       	adc	r27, r27
    2206:	66 1f       	adc	r22, r22
    2208:	77 1f       	adc	r23, r23
    220a:	88 1f       	adc	r24, r24
    220c:	91 50       	subi	r25, 0x01	; 1
    220e:	50 40       	sbci	r21, 0x00	; 0
    2210:	a9 f7       	brne	.-22     	; 0x21fc <__mulsf3_pse+0x64>
    2212:	9e 3f       	cpi	r25, 0xFE	; 254
    2214:	51 05       	cpc	r21, r1
    2216:	70 f0       	brcs	.+28     	; 0x2234 <__mulsf3_pse+0x9c>
    2218:	5c cf       	rjmp	.-328    	; 0x20d2 <__fp_inf>
    221a:	a6 cf       	rjmp	.-180    	; 0x2168 <__fp_szero>
    221c:	5f 3f       	cpi	r21, 0xFF	; 255
    221e:	ec f3       	brlt	.-6      	; 0x221a <__mulsf3_pse+0x82>
    2220:	98 3e       	cpi	r25, 0xE8	; 232
    2222:	dc f3       	brlt	.-10     	; 0x221a <__mulsf3_pse+0x82>
    2224:	86 95       	lsr	r24
    2226:	77 95       	ror	r23
    2228:	67 95       	ror	r22
    222a:	b7 95       	ror	r27
    222c:	f7 95       	ror	r31
    222e:	e7 95       	ror	r30
    2230:	9f 5f       	subi	r25, 0xFF	; 255
    2232:	c1 f7       	brne	.-16     	; 0x2224 <__mulsf3_pse+0x8c>
    2234:	fe 2b       	or	r31, r30
    2236:	88 0f       	add	r24, r24
    2238:	91 1d       	adc	r25, r1
    223a:	96 95       	lsr	r25
    223c:	87 95       	ror	r24
    223e:	97 f9       	bld	r25, 7
    2240:	08 95       	ret

00002242 <__udivmodsi4>:
    2242:	a1 e2       	ldi	r26, 0x21	; 33
    2244:	1a 2e       	mov	r1, r26
    2246:	aa 1b       	sub	r26, r26
    2248:	bb 1b       	sub	r27, r27
    224a:	fd 01       	movw	r30, r26
    224c:	0d c0       	rjmp	.+26     	; 0x2268 <__udivmodsi4_ep>

0000224e <__udivmodsi4_loop>:
    224e:	aa 1f       	adc	r26, r26
    2250:	bb 1f       	adc	r27, r27
    2252:	ee 1f       	adc	r30, r30
    2254:	ff 1f       	adc	r31, r31
    2256:	a2 17       	cp	r26, r18
    2258:	b3 07       	cpc	r27, r19
    225a:	e4 07       	cpc	r30, r20
    225c:	f5 07       	cpc	r31, r21
    225e:	20 f0       	brcs	.+8      	; 0x2268 <__udivmodsi4_ep>
    2260:	a2 1b       	sub	r26, r18
    2262:	b3 0b       	sbc	r27, r19
    2264:	e4 0b       	sbc	r30, r20
    2266:	f5 0b       	sbc	r31, r21

00002268 <__udivmodsi4_ep>:
    2268:	66 1f       	adc	r22, r22
    226a:	77 1f       	adc	r23, r23
    226c:	88 1f       	adc	r24, r24
    226e:	99 1f       	adc	r25, r25
    2270:	1a 94       	dec	r1
    2272:	69 f7       	brne	.-38     	; 0x224e <__udivmodsi4_loop>
    2274:	60 95       	com	r22
    2276:	70 95       	com	r23
    2278:	80 95       	com	r24
    227a:	90 95       	com	r25
    227c:	9b 01       	movw	r18, r22
    227e:	ac 01       	movw	r20, r24
    2280:	bd 01       	movw	r22, r26
    2282:	cf 01       	movw	r24, r30
    2284:	08 95       	ret

00002286 <sprintf>:
    2286:	ae e0       	ldi	r26, 0x0E	; 14
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	e8 e4       	ldi	r30, 0x48	; 72
    228c:	f1 e1       	ldi	r31, 0x11	; 17
    228e:	91 c2       	rjmp	.+1314   	; 0x27b2 <__prologue_saves__+0x1c>
    2290:	0d 89       	ldd	r16, Y+21	; 0x15
    2292:	1e 89       	ldd	r17, Y+22	; 0x16
    2294:	86 e0       	ldi	r24, 0x06	; 6
    2296:	8c 83       	std	Y+4, r24	; 0x04
    2298:	09 83       	std	Y+1, r16	; 0x01
    229a:	1a 83       	std	Y+2, r17	; 0x02
    229c:	8f ef       	ldi	r24, 0xFF	; 255
    229e:	9f e7       	ldi	r25, 0x7F	; 127
    22a0:	8d 83       	std	Y+5, r24	; 0x05
    22a2:	9e 83       	std	Y+6, r25	; 0x06
    22a4:	ae 01       	movw	r20, r28
    22a6:	47 5e       	subi	r20, 0xE7	; 231
    22a8:	5f 4f       	sbci	r21, 0xFF	; 255
    22aa:	6f 89       	ldd	r22, Y+23	; 0x17
    22ac:	78 8d       	ldd	r23, Y+24	; 0x18
    22ae:	ce 01       	movw	r24, r28
    22b0:	01 96       	adiw	r24, 0x01	; 1
    22b2:	08 d0       	rcall	.+16     	; 0x22c4 <vfprintf>
    22b4:	ef 81       	ldd	r30, Y+7	; 0x07
    22b6:	f8 85       	ldd	r31, Y+8	; 0x08
    22b8:	e0 0f       	add	r30, r16
    22ba:	f1 1f       	adc	r31, r17
    22bc:	10 82       	st	Z, r1
    22be:	2e 96       	adiw	r28, 0x0e	; 14
    22c0:	e4 e0       	ldi	r30, 0x04	; 4
    22c2:	90 c2       	rjmp	.+1312   	; 0x27e4 <__epilogue_restores__+0x1c>

000022c4 <vfprintf>:
    22c4:	ac e0       	ldi	r26, 0x0C	; 12
    22c6:	b0 e0       	ldi	r27, 0x00	; 0
    22c8:	e7 e6       	ldi	r30, 0x67	; 103
    22ca:	f1 e1       	ldi	r31, 0x11	; 17
    22cc:	64 c2       	rjmp	.+1224   	; 0x2796 <__prologue_saves__>
    22ce:	7c 01       	movw	r14, r24
    22d0:	6b 01       	movw	r12, r22
    22d2:	8a 01       	movw	r16, r20
    22d4:	fc 01       	movw	r30, r24
    22d6:	16 82       	std	Z+6, r1	; 0x06
    22d8:	17 82       	std	Z+7, r1	; 0x07
    22da:	83 81       	ldd	r24, Z+3	; 0x03
    22dc:	81 ff       	sbrs	r24, 1
    22de:	b0 c1       	rjmp	.+864    	; 0x2640 <vfprintf+0x37c>
    22e0:	ce 01       	movw	r24, r28
    22e2:	01 96       	adiw	r24, 0x01	; 1
    22e4:	4c 01       	movw	r8, r24
    22e6:	f7 01       	movw	r30, r14
    22e8:	93 81       	ldd	r25, Z+3	; 0x03
    22ea:	f6 01       	movw	r30, r12
    22ec:	93 fd       	sbrc	r25, 3
    22ee:	85 91       	lpm	r24, Z+
    22f0:	93 ff       	sbrs	r25, 3
    22f2:	81 91       	ld	r24, Z+
    22f4:	6f 01       	movw	r12, r30
    22f6:	88 23       	and	r24, r24
    22f8:	09 f4       	brne	.+2      	; 0x22fc <vfprintf+0x38>
    22fa:	9e c1       	rjmp	.+828    	; 0x2638 <vfprintf+0x374>
    22fc:	85 32       	cpi	r24, 0x25	; 37
    22fe:	39 f4       	brne	.+14     	; 0x230e <vfprintf+0x4a>
    2300:	93 fd       	sbrc	r25, 3
    2302:	85 91       	lpm	r24, Z+
    2304:	93 ff       	sbrs	r25, 3
    2306:	81 91       	ld	r24, Z+
    2308:	6f 01       	movw	r12, r30
    230a:	85 32       	cpi	r24, 0x25	; 37
    230c:	21 f4       	brne	.+8      	; 0x2316 <vfprintf+0x52>
    230e:	b7 01       	movw	r22, r14
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	b1 d1       	rcall	.+866    	; 0x2676 <fputc>
    2314:	e8 cf       	rjmp	.-48     	; 0x22e6 <vfprintf+0x22>
    2316:	51 2c       	mov	r5, r1
    2318:	31 2c       	mov	r3, r1
    231a:	20 e0       	ldi	r18, 0x00	; 0
    231c:	20 32       	cpi	r18, 0x20	; 32
    231e:	a0 f4       	brcc	.+40     	; 0x2348 <vfprintf+0x84>
    2320:	8b 32       	cpi	r24, 0x2B	; 43
    2322:	69 f0       	breq	.+26     	; 0x233e <vfprintf+0x7a>
    2324:	30 f4       	brcc	.+12     	; 0x2332 <vfprintf+0x6e>
    2326:	80 32       	cpi	r24, 0x20	; 32
    2328:	59 f0       	breq	.+22     	; 0x2340 <vfprintf+0x7c>
    232a:	83 32       	cpi	r24, 0x23	; 35
    232c:	69 f4       	brne	.+26     	; 0x2348 <vfprintf+0x84>
    232e:	20 61       	ori	r18, 0x10	; 16
    2330:	2c c0       	rjmp	.+88     	; 0x238a <vfprintf+0xc6>
    2332:	8d 32       	cpi	r24, 0x2D	; 45
    2334:	39 f0       	breq	.+14     	; 0x2344 <vfprintf+0x80>
    2336:	80 33       	cpi	r24, 0x30	; 48
    2338:	39 f4       	brne	.+14     	; 0x2348 <vfprintf+0x84>
    233a:	21 60       	ori	r18, 0x01	; 1
    233c:	26 c0       	rjmp	.+76     	; 0x238a <vfprintf+0xc6>
    233e:	22 60       	ori	r18, 0x02	; 2
    2340:	24 60       	ori	r18, 0x04	; 4
    2342:	23 c0       	rjmp	.+70     	; 0x238a <vfprintf+0xc6>
    2344:	28 60       	ori	r18, 0x08	; 8
    2346:	21 c0       	rjmp	.+66     	; 0x238a <vfprintf+0xc6>
    2348:	27 fd       	sbrc	r18, 7
    234a:	27 c0       	rjmp	.+78     	; 0x239a <vfprintf+0xd6>
    234c:	30 ed       	ldi	r19, 0xD0	; 208
    234e:	38 0f       	add	r19, r24
    2350:	3a 30       	cpi	r19, 0x0A	; 10
    2352:	78 f4       	brcc	.+30     	; 0x2372 <vfprintf+0xae>
    2354:	26 ff       	sbrs	r18, 6
    2356:	06 c0       	rjmp	.+12     	; 0x2364 <vfprintf+0xa0>
    2358:	fa e0       	ldi	r31, 0x0A	; 10
    235a:	5f 9e       	mul	r5, r31
    235c:	30 0d       	add	r19, r0
    235e:	11 24       	eor	r1, r1
    2360:	53 2e       	mov	r5, r19
    2362:	13 c0       	rjmp	.+38     	; 0x238a <vfprintf+0xc6>
    2364:	8a e0       	ldi	r24, 0x0A	; 10
    2366:	38 9e       	mul	r3, r24
    2368:	30 0d       	add	r19, r0
    236a:	11 24       	eor	r1, r1
    236c:	33 2e       	mov	r3, r19
    236e:	20 62       	ori	r18, 0x20	; 32
    2370:	0c c0       	rjmp	.+24     	; 0x238a <vfprintf+0xc6>
    2372:	8e 32       	cpi	r24, 0x2E	; 46
    2374:	21 f4       	brne	.+8      	; 0x237e <vfprintf+0xba>
    2376:	26 fd       	sbrc	r18, 6
    2378:	5f c1       	rjmp	.+702    	; 0x2638 <vfprintf+0x374>
    237a:	20 64       	ori	r18, 0x40	; 64
    237c:	06 c0       	rjmp	.+12     	; 0x238a <vfprintf+0xc6>
    237e:	8c 36       	cpi	r24, 0x6C	; 108
    2380:	11 f4       	brne	.+4      	; 0x2386 <vfprintf+0xc2>
    2382:	20 68       	ori	r18, 0x80	; 128
    2384:	02 c0       	rjmp	.+4      	; 0x238a <vfprintf+0xc6>
    2386:	88 36       	cpi	r24, 0x68	; 104
    2388:	41 f4       	brne	.+16     	; 0x239a <vfprintf+0xd6>
    238a:	f6 01       	movw	r30, r12
    238c:	93 fd       	sbrc	r25, 3
    238e:	85 91       	lpm	r24, Z+
    2390:	93 ff       	sbrs	r25, 3
    2392:	81 91       	ld	r24, Z+
    2394:	6f 01       	movw	r12, r30
    2396:	81 11       	cpse	r24, r1
    2398:	c1 cf       	rjmp	.-126    	; 0x231c <vfprintf+0x58>
    239a:	98 2f       	mov	r25, r24
    239c:	9f 7d       	andi	r25, 0xDF	; 223
    239e:	95 54       	subi	r25, 0x45	; 69
    23a0:	93 30       	cpi	r25, 0x03	; 3
    23a2:	28 f4       	brcc	.+10     	; 0x23ae <vfprintf+0xea>
    23a4:	0c 5f       	subi	r16, 0xFC	; 252
    23a6:	1f 4f       	sbci	r17, 0xFF	; 255
    23a8:	ff e3       	ldi	r31, 0x3F	; 63
    23aa:	f9 83       	std	Y+1, r31	; 0x01
    23ac:	0d c0       	rjmp	.+26     	; 0x23c8 <vfprintf+0x104>
    23ae:	83 36       	cpi	r24, 0x63	; 99
    23b0:	31 f0       	breq	.+12     	; 0x23be <vfprintf+0xfa>
    23b2:	83 37       	cpi	r24, 0x73	; 115
    23b4:	71 f0       	breq	.+28     	; 0x23d2 <vfprintf+0x10e>
    23b6:	83 35       	cpi	r24, 0x53	; 83
    23b8:	09 f0       	breq	.+2      	; 0x23bc <vfprintf+0xf8>
    23ba:	57 c0       	rjmp	.+174    	; 0x246a <vfprintf+0x1a6>
    23bc:	21 c0       	rjmp	.+66     	; 0x2400 <vfprintf+0x13c>
    23be:	f8 01       	movw	r30, r16
    23c0:	80 81       	ld	r24, Z
    23c2:	89 83       	std	Y+1, r24	; 0x01
    23c4:	0e 5f       	subi	r16, 0xFE	; 254
    23c6:	1f 4f       	sbci	r17, 0xFF	; 255
    23c8:	44 24       	eor	r4, r4
    23ca:	43 94       	inc	r4
    23cc:	51 2c       	mov	r5, r1
    23ce:	54 01       	movw	r10, r8
    23d0:	14 c0       	rjmp	.+40     	; 0x23fa <vfprintf+0x136>
    23d2:	38 01       	movw	r6, r16
    23d4:	f2 e0       	ldi	r31, 0x02	; 2
    23d6:	6f 0e       	add	r6, r31
    23d8:	71 1c       	adc	r7, r1
    23da:	f8 01       	movw	r30, r16
    23dc:	a0 80       	ld	r10, Z
    23de:	b1 80       	ldd	r11, Z+1	; 0x01
    23e0:	26 ff       	sbrs	r18, 6
    23e2:	03 c0       	rjmp	.+6      	; 0x23ea <vfprintf+0x126>
    23e4:	65 2d       	mov	r22, r5
    23e6:	70 e0       	ldi	r23, 0x00	; 0
    23e8:	02 c0       	rjmp	.+4      	; 0x23ee <vfprintf+0x12a>
    23ea:	6f ef       	ldi	r22, 0xFF	; 255
    23ec:	7f ef       	ldi	r23, 0xFF	; 255
    23ee:	c5 01       	movw	r24, r10
    23f0:	2c 87       	std	Y+12, r18	; 0x0c
    23f2:	36 d1       	rcall	.+620    	; 0x2660 <strnlen>
    23f4:	2c 01       	movw	r4, r24
    23f6:	83 01       	movw	r16, r6
    23f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    23fa:	2f 77       	andi	r18, 0x7F	; 127
    23fc:	22 2e       	mov	r2, r18
    23fe:	16 c0       	rjmp	.+44     	; 0x242c <vfprintf+0x168>
    2400:	38 01       	movw	r6, r16
    2402:	f2 e0       	ldi	r31, 0x02	; 2
    2404:	6f 0e       	add	r6, r31
    2406:	71 1c       	adc	r7, r1
    2408:	f8 01       	movw	r30, r16
    240a:	a0 80       	ld	r10, Z
    240c:	b1 80       	ldd	r11, Z+1	; 0x01
    240e:	26 ff       	sbrs	r18, 6
    2410:	03 c0       	rjmp	.+6      	; 0x2418 <vfprintf+0x154>
    2412:	65 2d       	mov	r22, r5
    2414:	70 e0       	ldi	r23, 0x00	; 0
    2416:	02 c0       	rjmp	.+4      	; 0x241c <vfprintf+0x158>
    2418:	6f ef       	ldi	r22, 0xFF	; 255
    241a:	7f ef       	ldi	r23, 0xFF	; 255
    241c:	c5 01       	movw	r24, r10
    241e:	2c 87       	std	Y+12, r18	; 0x0c
    2420:	14 d1       	rcall	.+552    	; 0x264a <strnlen_P>
    2422:	2c 01       	movw	r4, r24
    2424:	2c 85       	ldd	r18, Y+12	; 0x0c
    2426:	20 68       	ori	r18, 0x80	; 128
    2428:	22 2e       	mov	r2, r18
    242a:	83 01       	movw	r16, r6
    242c:	23 fc       	sbrc	r2, 3
    242e:	19 c0       	rjmp	.+50     	; 0x2462 <vfprintf+0x19e>
    2430:	83 2d       	mov	r24, r3
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	48 16       	cp	r4, r24
    2436:	59 06       	cpc	r5, r25
    2438:	a0 f4       	brcc	.+40     	; 0x2462 <vfprintf+0x19e>
    243a:	b7 01       	movw	r22, r14
    243c:	80 e2       	ldi	r24, 0x20	; 32
    243e:	90 e0       	ldi	r25, 0x00	; 0
    2440:	1a d1       	rcall	.+564    	; 0x2676 <fputc>
    2442:	3a 94       	dec	r3
    2444:	f5 cf       	rjmp	.-22     	; 0x2430 <vfprintf+0x16c>
    2446:	f5 01       	movw	r30, r10
    2448:	27 fc       	sbrc	r2, 7
    244a:	85 91       	lpm	r24, Z+
    244c:	27 fe       	sbrs	r2, 7
    244e:	81 91       	ld	r24, Z+
    2450:	5f 01       	movw	r10, r30
    2452:	b7 01       	movw	r22, r14
    2454:	90 e0       	ldi	r25, 0x00	; 0
    2456:	0f d1       	rcall	.+542    	; 0x2676 <fputc>
    2458:	31 10       	cpse	r3, r1
    245a:	3a 94       	dec	r3
    245c:	f1 e0       	ldi	r31, 0x01	; 1
    245e:	4f 1a       	sub	r4, r31
    2460:	51 08       	sbc	r5, r1
    2462:	41 14       	cp	r4, r1
    2464:	51 04       	cpc	r5, r1
    2466:	79 f7       	brne	.-34     	; 0x2446 <vfprintf+0x182>
    2468:	de c0       	rjmp	.+444    	; 0x2626 <vfprintf+0x362>
    246a:	84 36       	cpi	r24, 0x64	; 100
    246c:	11 f0       	breq	.+4      	; 0x2472 <vfprintf+0x1ae>
    246e:	89 36       	cpi	r24, 0x69	; 105
    2470:	31 f5       	brne	.+76     	; 0x24be <vfprintf+0x1fa>
    2472:	f8 01       	movw	r30, r16
    2474:	27 ff       	sbrs	r18, 7
    2476:	07 c0       	rjmp	.+14     	; 0x2486 <vfprintf+0x1c2>
    2478:	60 81       	ld	r22, Z
    247a:	71 81       	ldd	r23, Z+1	; 0x01
    247c:	82 81       	ldd	r24, Z+2	; 0x02
    247e:	93 81       	ldd	r25, Z+3	; 0x03
    2480:	0c 5f       	subi	r16, 0xFC	; 252
    2482:	1f 4f       	sbci	r17, 0xFF	; 255
    2484:	08 c0       	rjmp	.+16     	; 0x2496 <vfprintf+0x1d2>
    2486:	60 81       	ld	r22, Z
    2488:	71 81       	ldd	r23, Z+1	; 0x01
    248a:	88 27       	eor	r24, r24
    248c:	77 fd       	sbrc	r23, 7
    248e:	80 95       	com	r24
    2490:	98 2f       	mov	r25, r24
    2492:	0e 5f       	subi	r16, 0xFE	; 254
    2494:	1f 4f       	sbci	r17, 0xFF	; 255
    2496:	2f 76       	andi	r18, 0x6F	; 111
    2498:	b2 2e       	mov	r11, r18
    249a:	97 ff       	sbrs	r25, 7
    249c:	09 c0       	rjmp	.+18     	; 0x24b0 <vfprintf+0x1ec>
    249e:	90 95       	com	r25
    24a0:	80 95       	com	r24
    24a2:	70 95       	com	r23
    24a4:	61 95       	neg	r22
    24a6:	7f 4f       	sbci	r23, 0xFF	; 255
    24a8:	8f 4f       	sbci	r24, 0xFF	; 255
    24aa:	9f 4f       	sbci	r25, 0xFF	; 255
    24ac:	20 68       	ori	r18, 0x80	; 128
    24ae:	b2 2e       	mov	r11, r18
    24b0:	2a e0       	ldi	r18, 0x0A	; 10
    24b2:	30 e0       	ldi	r19, 0x00	; 0
    24b4:	a4 01       	movw	r20, r8
    24b6:	11 d1       	rcall	.+546    	; 0x26da <__ultoa_invert>
    24b8:	a8 2e       	mov	r10, r24
    24ba:	a8 18       	sub	r10, r8
    24bc:	43 c0       	rjmp	.+134    	; 0x2544 <vfprintf+0x280>
    24be:	85 37       	cpi	r24, 0x75	; 117
    24c0:	29 f4       	brne	.+10     	; 0x24cc <vfprintf+0x208>
    24c2:	2f 7e       	andi	r18, 0xEF	; 239
    24c4:	b2 2e       	mov	r11, r18
    24c6:	2a e0       	ldi	r18, 0x0A	; 10
    24c8:	30 e0       	ldi	r19, 0x00	; 0
    24ca:	25 c0       	rjmp	.+74     	; 0x2516 <vfprintf+0x252>
    24cc:	f2 2f       	mov	r31, r18
    24ce:	f9 7f       	andi	r31, 0xF9	; 249
    24d0:	bf 2e       	mov	r11, r31
    24d2:	8f 36       	cpi	r24, 0x6F	; 111
    24d4:	c1 f0       	breq	.+48     	; 0x2506 <vfprintf+0x242>
    24d6:	18 f4       	brcc	.+6      	; 0x24de <vfprintf+0x21a>
    24d8:	88 35       	cpi	r24, 0x58	; 88
    24da:	79 f0       	breq	.+30     	; 0x24fa <vfprintf+0x236>
    24dc:	ad c0       	rjmp	.+346    	; 0x2638 <vfprintf+0x374>
    24de:	80 37       	cpi	r24, 0x70	; 112
    24e0:	19 f0       	breq	.+6      	; 0x24e8 <vfprintf+0x224>
    24e2:	88 37       	cpi	r24, 0x78	; 120
    24e4:	21 f0       	breq	.+8      	; 0x24ee <vfprintf+0x22a>
    24e6:	a8 c0       	rjmp	.+336    	; 0x2638 <vfprintf+0x374>
    24e8:	2f 2f       	mov	r18, r31
    24ea:	20 61       	ori	r18, 0x10	; 16
    24ec:	b2 2e       	mov	r11, r18
    24ee:	b4 fe       	sbrs	r11, 4
    24f0:	0d c0       	rjmp	.+26     	; 0x250c <vfprintf+0x248>
    24f2:	8b 2d       	mov	r24, r11
    24f4:	84 60       	ori	r24, 0x04	; 4
    24f6:	b8 2e       	mov	r11, r24
    24f8:	09 c0       	rjmp	.+18     	; 0x250c <vfprintf+0x248>
    24fa:	24 ff       	sbrs	r18, 4
    24fc:	0a c0       	rjmp	.+20     	; 0x2512 <vfprintf+0x24e>
    24fe:	9f 2f       	mov	r25, r31
    2500:	96 60       	ori	r25, 0x06	; 6
    2502:	b9 2e       	mov	r11, r25
    2504:	06 c0       	rjmp	.+12     	; 0x2512 <vfprintf+0x24e>
    2506:	28 e0       	ldi	r18, 0x08	; 8
    2508:	30 e0       	ldi	r19, 0x00	; 0
    250a:	05 c0       	rjmp	.+10     	; 0x2516 <vfprintf+0x252>
    250c:	20 e1       	ldi	r18, 0x10	; 16
    250e:	30 e0       	ldi	r19, 0x00	; 0
    2510:	02 c0       	rjmp	.+4      	; 0x2516 <vfprintf+0x252>
    2512:	20 e1       	ldi	r18, 0x10	; 16
    2514:	32 e0       	ldi	r19, 0x02	; 2
    2516:	f8 01       	movw	r30, r16
    2518:	b7 fe       	sbrs	r11, 7
    251a:	07 c0       	rjmp	.+14     	; 0x252a <vfprintf+0x266>
    251c:	60 81       	ld	r22, Z
    251e:	71 81       	ldd	r23, Z+1	; 0x01
    2520:	82 81       	ldd	r24, Z+2	; 0x02
    2522:	93 81       	ldd	r25, Z+3	; 0x03
    2524:	0c 5f       	subi	r16, 0xFC	; 252
    2526:	1f 4f       	sbci	r17, 0xFF	; 255
    2528:	06 c0       	rjmp	.+12     	; 0x2536 <vfprintf+0x272>
    252a:	60 81       	ld	r22, Z
    252c:	71 81       	ldd	r23, Z+1	; 0x01
    252e:	80 e0       	ldi	r24, 0x00	; 0
    2530:	90 e0       	ldi	r25, 0x00	; 0
    2532:	0e 5f       	subi	r16, 0xFE	; 254
    2534:	1f 4f       	sbci	r17, 0xFF	; 255
    2536:	a4 01       	movw	r20, r8
    2538:	d0 d0       	rcall	.+416    	; 0x26da <__ultoa_invert>
    253a:	a8 2e       	mov	r10, r24
    253c:	a8 18       	sub	r10, r8
    253e:	fb 2d       	mov	r31, r11
    2540:	ff 77       	andi	r31, 0x7F	; 127
    2542:	bf 2e       	mov	r11, r31
    2544:	b6 fe       	sbrs	r11, 6
    2546:	0b c0       	rjmp	.+22     	; 0x255e <vfprintf+0x29a>
    2548:	2b 2d       	mov	r18, r11
    254a:	2e 7f       	andi	r18, 0xFE	; 254
    254c:	a5 14       	cp	r10, r5
    254e:	50 f4       	brcc	.+20     	; 0x2564 <vfprintf+0x2a0>
    2550:	b4 fe       	sbrs	r11, 4
    2552:	0a c0       	rjmp	.+20     	; 0x2568 <vfprintf+0x2a4>
    2554:	b2 fc       	sbrc	r11, 2
    2556:	08 c0       	rjmp	.+16     	; 0x2568 <vfprintf+0x2a4>
    2558:	2b 2d       	mov	r18, r11
    255a:	2e 7e       	andi	r18, 0xEE	; 238
    255c:	05 c0       	rjmp	.+10     	; 0x2568 <vfprintf+0x2a4>
    255e:	7a 2c       	mov	r7, r10
    2560:	2b 2d       	mov	r18, r11
    2562:	03 c0       	rjmp	.+6      	; 0x256a <vfprintf+0x2a6>
    2564:	7a 2c       	mov	r7, r10
    2566:	01 c0       	rjmp	.+2      	; 0x256a <vfprintf+0x2a6>
    2568:	75 2c       	mov	r7, r5
    256a:	24 ff       	sbrs	r18, 4
    256c:	0d c0       	rjmp	.+26     	; 0x2588 <vfprintf+0x2c4>
    256e:	fe 01       	movw	r30, r28
    2570:	ea 0d       	add	r30, r10
    2572:	f1 1d       	adc	r31, r1
    2574:	80 81       	ld	r24, Z
    2576:	80 33       	cpi	r24, 0x30	; 48
    2578:	11 f4       	brne	.+4      	; 0x257e <vfprintf+0x2ba>
    257a:	29 7e       	andi	r18, 0xE9	; 233
    257c:	09 c0       	rjmp	.+18     	; 0x2590 <vfprintf+0x2cc>
    257e:	22 ff       	sbrs	r18, 2
    2580:	06 c0       	rjmp	.+12     	; 0x258e <vfprintf+0x2ca>
    2582:	73 94       	inc	r7
    2584:	73 94       	inc	r7
    2586:	04 c0       	rjmp	.+8      	; 0x2590 <vfprintf+0x2cc>
    2588:	82 2f       	mov	r24, r18
    258a:	86 78       	andi	r24, 0x86	; 134
    258c:	09 f0       	breq	.+2      	; 0x2590 <vfprintf+0x2cc>
    258e:	73 94       	inc	r7
    2590:	23 fd       	sbrc	r18, 3
    2592:	12 c0       	rjmp	.+36     	; 0x25b8 <vfprintf+0x2f4>
    2594:	20 ff       	sbrs	r18, 0
    2596:	06 c0       	rjmp	.+12     	; 0x25a4 <vfprintf+0x2e0>
    2598:	5a 2c       	mov	r5, r10
    259a:	73 14       	cp	r7, r3
    259c:	18 f4       	brcc	.+6      	; 0x25a4 <vfprintf+0x2e0>
    259e:	53 0c       	add	r5, r3
    25a0:	57 18       	sub	r5, r7
    25a2:	73 2c       	mov	r7, r3
    25a4:	73 14       	cp	r7, r3
    25a6:	60 f4       	brcc	.+24     	; 0x25c0 <vfprintf+0x2fc>
    25a8:	b7 01       	movw	r22, r14
    25aa:	80 e2       	ldi	r24, 0x20	; 32
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	2c 87       	std	Y+12, r18	; 0x0c
    25b0:	62 d0       	rcall	.+196    	; 0x2676 <fputc>
    25b2:	73 94       	inc	r7
    25b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    25b6:	f6 cf       	rjmp	.-20     	; 0x25a4 <vfprintf+0x2e0>
    25b8:	73 14       	cp	r7, r3
    25ba:	10 f4       	brcc	.+4      	; 0x25c0 <vfprintf+0x2fc>
    25bc:	37 18       	sub	r3, r7
    25be:	01 c0       	rjmp	.+2      	; 0x25c2 <vfprintf+0x2fe>
    25c0:	31 2c       	mov	r3, r1
    25c2:	24 ff       	sbrs	r18, 4
    25c4:	11 c0       	rjmp	.+34     	; 0x25e8 <vfprintf+0x324>
    25c6:	b7 01       	movw	r22, r14
    25c8:	80 e3       	ldi	r24, 0x30	; 48
    25ca:	90 e0       	ldi	r25, 0x00	; 0
    25cc:	2c 87       	std	Y+12, r18	; 0x0c
    25ce:	53 d0       	rcall	.+166    	; 0x2676 <fputc>
    25d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    25d2:	22 ff       	sbrs	r18, 2
    25d4:	16 c0       	rjmp	.+44     	; 0x2602 <vfprintf+0x33e>
    25d6:	21 ff       	sbrs	r18, 1
    25d8:	03 c0       	rjmp	.+6      	; 0x25e0 <vfprintf+0x31c>
    25da:	88 e5       	ldi	r24, 0x58	; 88
    25dc:	90 e0       	ldi	r25, 0x00	; 0
    25de:	02 c0       	rjmp	.+4      	; 0x25e4 <vfprintf+0x320>
    25e0:	88 e7       	ldi	r24, 0x78	; 120
    25e2:	90 e0       	ldi	r25, 0x00	; 0
    25e4:	b7 01       	movw	r22, r14
    25e6:	0c c0       	rjmp	.+24     	; 0x2600 <vfprintf+0x33c>
    25e8:	82 2f       	mov	r24, r18
    25ea:	86 78       	andi	r24, 0x86	; 134
    25ec:	51 f0       	breq	.+20     	; 0x2602 <vfprintf+0x33e>
    25ee:	21 fd       	sbrc	r18, 1
    25f0:	02 c0       	rjmp	.+4      	; 0x25f6 <vfprintf+0x332>
    25f2:	80 e2       	ldi	r24, 0x20	; 32
    25f4:	01 c0       	rjmp	.+2      	; 0x25f8 <vfprintf+0x334>
    25f6:	8b e2       	ldi	r24, 0x2B	; 43
    25f8:	27 fd       	sbrc	r18, 7
    25fa:	8d e2       	ldi	r24, 0x2D	; 45
    25fc:	b7 01       	movw	r22, r14
    25fe:	90 e0       	ldi	r25, 0x00	; 0
    2600:	3a d0       	rcall	.+116    	; 0x2676 <fputc>
    2602:	a5 14       	cp	r10, r5
    2604:	30 f4       	brcc	.+12     	; 0x2612 <vfprintf+0x34e>
    2606:	b7 01       	movw	r22, r14
    2608:	80 e3       	ldi	r24, 0x30	; 48
    260a:	90 e0       	ldi	r25, 0x00	; 0
    260c:	34 d0       	rcall	.+104    	; 0x2676 <fputc>
    260e:	5a 94       	dec	r5
    2610:	f8 cf       	rjmp	.-16     	; 0x2602 <vfprintf+0x33e>
    2612:	aa 94       	dec	r10
    2614:	f4 01       	movw	r30, r8
    2616:	ea 0d       	add	r30, r10
    2618:	f1 1d       	adc	r31, r1
    261a:	80 81       	ld	r24, Z
    261c:	b7 01       	movw	r22, r14
    261e:	90 e0       	ldi	r25, 0x00	; 0
    2620:	2a d0       	rcall	.+84     	; 0x2676 <fputc>
    2622:	a1 10       	cpse	r10, r1
    2624:	f6 cf       	rjmp	.-20     	; 0x2612 <vfprintf+0x34e>
    2626:	33 20       	and	r3, r3
    2628:	09 f4       	brne	.+2      	; 0x262c <vfprintf+0x368>
    262a:	5d ce       	rjmp	.-838    	; 0x22e6 <vfprintf+0x22>
    262c:	b7 01       	movw	r22, r14
    262e:	80 e2       	ldi	r24, 0x20	; 32
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	21 d0       	rcall	.+66     	; 0x2676 <fputc>
    2634:	3a 94       	dec	r3
    2636:	f7 cf       	rjmp	.-18     	; 0x2626 <vfprintf+0x362>
    2638:	f7 01       	movw	r30, r14
    263a:	86 81       	ldd	r24, Z+6	; 0x06
    263c:	97 81       	ldd	r25, Z+7	; 0x07
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <vfprintf+0x380>
    2640:	8f ef       	ldi	r24, 0xFF	; 255
    2642:	9f ef       	ldi	r25, 0xFF	; 255
    2644:	2c 96       	adiw	r28, 0x0c	; 12
    2646:	e2 e1       	ldi	r30, 0x12	; 18
    2648:	bf c0       	rjmp	.+382    	; 0x27c8 <__epilogue_restores__>

0000264a <strnlen_P>:
    264a:	fc 01       	movw	r30, r24
    264c:	05 90       	lpm	r0, Z+
    264e:	61 50       	subi	r22, 0x01	; 1
    2650:	70 40       	sbci	r23, 0x00	; 0
    2652:	01 10       	cpse	r0, r1
    2654:	d8 f7       	brcc	.-10     	; 0x264c <strnlen_P+0x2>
    2656:	80 95       	com	r24
    2658:	90 95       	com	r25
    265a:	8e 0f       	add	r24, r30
    265c:	9f 1f       	adc	r25, r31
    265e:	08 95       	ret

00002660 <strnlen>:
    2660:	fc 01       	movw	r30, r24
    2662:	61 50       	subi	r22, 0x01	; 1
    2664:	70 40       	sbci	r23, 0x00	; 0
    2666:	01 90       	ld	r0, Z+
    2668:	01 10       	cpse	r0, r1
    266a:	d8 f7       	brcc	.-10     	; 0x2662 <strnlen+0x2>
    266c:	80 95       	com	r24
    266e:	90 95       	com	r25
    2670:	8e 0f       	add	r24, r30
    2672:	9f 1f       	adc	r25, r31
    2674:	08 95       	ret

00002676 <fputc>:
    2676:	0f 93       	push	r16
    2678:	1f 93       	push	r17
    267a:	cf 93       	push	r28
    267c:	df 93       	push	r29
    267e:	18 2f       	mov	r17, r24
    2680:	09 2f       	mov	r16, r25
    2682:	eb 01       	movw	r28, r22
    2684:	8b 81       	ldd	r24, Y+3	; 0x03
    2686:	81 fd       	sbrc	r24, 1
    2688:	03 c0       	rjmp	.+6      	; 0x2690 <fputc+0x1a>
    268a:	8f ef       	ldi	r24, 0xFF	; 255
    268c:	9f ef       	ldi	r25, 0xFF	; 255
    268e:	20 c0       	rjmp	.+64     	; 0x26d0 <fputc+0x5a>
    2690:	82 ff       	sbrs	r24, 2
    2692:	10 c0       	rjmp	.+32     	; 0x26b4 <fputc+0x3e>
    2694:	4e 81       	ldd	r20, Y+6	; 0x06
    2696:	5f 81       	ldd	r21, Y+7	; 0x07
    2698:	2c 81       	ldd	r18, Y+4	; 0x04
    269a:	3d 81       	ldd	r19, Y+5	; 0x05
    269c:	42 17       	cp	r20, r18
    269e:	53 07       	cpc	r21, r19
    26a0:	7c f4       	brge	.+30     	; 0x26c0 <fputc+0x4a>
    26a2:	e8 81       	ld	r30, Y
    26a4:	f9 81       	ldd	r31, Y+1	; 0x01
    26a6:	9f 01       	movw	r18, r30
    26a8:	2f 5f       	subi	r18, 0xFF	; 255
    26aa:	3f 4f       	sbci	r19, 0xFF	; 255
    26ac:	28 83       	st	Y, r18
    26ae:	39 83       	std	Y+1, r19	; 0x01
    26b0:	10 83       	st	Z, r17
    26b2:	06 c0       	rjmp	.+12     	; 0x26c0 <fputc+0x4a>
    26b4:	e8 85       	ldd	r30, Y+8	; 0x08
    26b6:	f9 85       	ldd	r31, Y+9	; 0x09
    26b8:	81 2f       	mov	r24, r17
    26ba:	09 95       	icall
    26bc:	89 2b       	or	r24, r25
    26be:	29 f7       	brne	.-54     	; 0x268a <fputc+0x14>
    26c0:	2e 81       	ldd	r18, Y+6	; 0x06
    26c2:	3f 81       	ldd	r19, Y+7	; 0x07
    26c4:	2f 5f       	subi	r18, 0xFF	; 255
    26c6:	3f 4f       	sbci	r19, 0xFF	; 255
    26c8:	2e 83       	std	Y+6, r18	; 0x06
    26ca:	3f 83       	std	Y+7, r19	; 0x07
    26cc:	81 2f       	mov	r24, r17
    26ce:	90 2f       	mov	r25, r16
    26d0:	df 91       	pop	r29
    26d2:	cf 91       	pop	r28
    26d4:	1f 91       	pop	r17
    26d6:	0f 91       	pop	r16
    26d8:	08 95       	ret

000026da <__ultoa_invert>:
    26da:	fa 01       	movw	r30, r20
    26dc:	aa 27       	eor	r26, r26
    26de:	28 30       	cpi	r18, 0x08	; 8
    26e0:	51 f1       	breq	.+84     	; 0x2736 <__ultoa_invert+0x5c>
    26e2:	20 31       	cpi	r18, 0x10	; 16
    26e4:	81 f1       	breq	.+96     	; 0x2746 <__ultoa_invert+0x6c>
    26e6:	e8 94       	clt
    26e8:	6f 93       	push	r22
    26ea:	6e 7f       	andi	r22, 0xFE	; 254
    26ec:	6e 5f       	subi	r22, 0xFE	; 254
    26ee:	7f 4f       	sbci	r23, 0xFF	; 255
    26f0:	8f 4f       	sbci	r24, 0xFF	; 255
    26f2:	9f 4f       	sbci	r25, 0xFF	; 255
    26f4:	af 4f       	sbci	r26, 0xFF	; 255
    26f6:	b1 e0       	ldi	r27, 0x01	; 1
    26f8:	3e d0       	rcall	.+124    	; 0x2776 <__ultoa_invert+0x9c>
    26fa:	b4 e0       	ldi	r27, 0x04	; 4
    26fc:	3c d0       	rcall	.+120    	; 0x2776 <__ultoa_invert+0x9c>
    26fe:	67 0f       	add	r22, r23
    2700:	78 1f       	adc	r23, r24
    2702:	89 1f       	adc	r24, r25
    2704:	9a 1f       	adc	r25, r26
    2706:	a1 1d       	adc	r26, r1
    2708:	68 0f       	add	r22, r24
    270a:	79 1f       	adc	r23, r25
    270c:	8a 1f       	adc	r24, r26
    270e:	91 1d       	adc	r25, r1
    2710:	a1 1d       	adc	r26, r1
    2712:	6a 0f       	add	r22, r26
    2714:	71 1d       	adc	r23, r1
    2716:	81 1d       	adc	r24, r1
    2718:	91 1d       	adc	r25, r1
    271a:	a1 1d       	adc	r26, r1
    271c:	20 d0       	rcall	.+64     	; 0x275e <__ultoa_invert+0x84>
    271e:	09 f4       	brne	.+2      	; 0x2722 <__ultoa_invert+0x48>
    2720:	68 94       	set
    2722:	3f 91       	pop	r19
    2724:	2a e0       	ldi	r18, 0x0A	; 10
    2726:	26 9f       	mul	r18, r22
    2728:	11 24       	eor	r1, r1
    272a:	30 19       	sub	r19, r0
    272c:	30 5d       	subi	r19, 0xD0	; 208
    272e:	31 93       	st	Z+, r19
    2730:	de f6       	brtc	.-74     	; 0x26e8 <__ultoa_invert+0xe>
    2732:	cf 01       	movw	r24, r30
    2734:	08 95       	ret
    2736:	46 2f       	mov	r20, r22
    2738:	47 70       	andi	r20, 0x07	; 7
    273a:	40 5d       	subi	r20, 0xD0	; 208
    273c:	41 93       	st	Z+, r20
    273e:	b3 e0       	ldi	r27, 0x03	; 3
    2740:	0f d0       	rcall	.+30     	; 0x2760 <__ultoa_invert+0x86>
    2742:	c9 f7       	brne	.-14     	; 0x2736 <__ultoa_invert+0x5c>
    2744:	f6 cf       	rjmp	.-20     	; 0x2732 <__ultoa_invert+0x58>
    2746:	46 2f       	mov	r20, r22
    2748:	4f 70       	andi	r20, 0x0F	; 15
    274a:	40 5d       	subi	r20, 0xD0	; 208
    274c:	4a 33       	cpi	r20, 0x3A	; 58
    274e:	18 f0       	brcs	.+6      	; 0x2756 <__ultoa_invert+0x7c>
    2750:	49 5d       	subi	r20, 0xD9	; 217
    2752:	31 fd       	sbrc	r19, 1
    2754:	40 52       	subi	r20, 0x20	; 32
    2756:	41 93       	st	Z+, r20
    2758:	02 d0       	rcall	.+4      	; 0x275e <__ultoa_invert+0x84>
    275a:	a9 f7       	brne	.-22     	; 0x2746 <__ultoa_invert+0x6c>
    275c:	ea cf       	rjmp	.-44     	; 0x2732 <__ultoa_invert+0x58>
    275e:	b4 e0       	ldi	r27, 0x04	; 4
    2760:	a6 95       	lsr	r26
    2762:	97 95       	ror	r25
    2764:	87 95       	ror	r24
    2766:	77 95       	ror	r23
    2768:	67 95       	ror	r22
    276a:	ba 95       	dec	r27
    276c:	c9 f7       	brne	.-14     	; 0x2760 <__ultoa_invert+0x86>
    276e:	00 97       	sbiw	r24, 0x00	; 0
    2770:	61 05       	cpc	r22, r1
    2772:	71 05       	cpc	r23, r1
    2774:	08 95       	ret
    2776:	9b 01       	movw	r18, r22
    2778:	ac 01       	movw	r20, r24
    277a:	0a 2e       	mov	r0, r26
    277c:	06 94       	lsr	r0
    277e:	57 95       	ror	r21
    2780:	47 95       	ror	r20
    2782:	37 95       	ror	r19
    2784:	27 95       	ror	r18
    2786:	ba 95       	dec	r27
    2788:	c9 f7       	brne	.-14     	; 0x277c <__ultoa_invert+0xa2>
    278a:	62 0f       	add	r22, r18
    278c:	73 1f       	adc	r23, r19
    278e:	84 1f       	adc	r24, r20
    2790:	95 1f       	adc	r25, r21
    2792:	a0 1d       	adc	r26, r0
    2794:	08 95       	ret

00002796 <__prologue_saves__>:
    2796:	2f 92       	push	r2
    2798:	3f 92       	push	r3
    279a:	4f 92       	push	r4
    279c:	5f 92       	push	r5
    279e:	6f 92       	push	r6
    27a0:	7f 92       	push	r7
    27a2:	8f 92       	push	r8
    27a4:	9f 92       	push	r9
    27a6:	af 92       	push	r10
    27a8:	bf 92       	push	r11
    27aa:	cf 92       	push	r12
    27ac:	df 92       	push	r13
    27ae:	ef 92       	push	r14
    27b0:	ff 92       	push	r15
    27b2:	0f 93       	push	r16
    27b4:	1f 93       	push	r17
    27b6:	cf 93       	push	r28
    27b8:	df 93       	push	r29
    27ba:	cd b7       	in	r28, 0x3d	; 61
    27bc:	de b7       	in	r29, 0x3e	; 62
    27be:	ca 1b       	sub	r28, r26
    27c0:	db 0b       	sbc	r29, r27
    27c2:	cd bf       	out	0x3d, r28	; 61
    27c4:	de bf       	out	0x3e, r29	; 62
    27c6:	09 94       	ijmp

000027c8 <__epilogue_restores__>:
    27c8:	2a 88       	ldd	r2, Y+18	; 0x12
    27ca:	39 88       	ldd	r3, Y+17	; 0x11
    27cc:	48 88       	ldd	r4, Y+16	; 0x10
    27ce:	5f 84       	ldd	r5, Y+15	; 0x0f
    27d0:	6e 84       	ldd	r6, Y+14	; 0x0e
    27d2:	7d 84       	ldd	r7, Y+13	; 0x0d
    27d4:	8c 84       	ldd	r8, Y+12	; 0x0c
    27d6:	9b 84       	ldd	r9, Y+11	; 0x0b
    27d8:	aa 84       	ldd	r10, Y+10	; 0x0a
    27da:	b9 84       	ldd	r11, Y+9	; 0x09
    27dc:	c8 84       	ldd	r12, Y+8	; 0x08
    27de:	df 80       	ldd	r13, Y+7	; 0x07
    27e0:	ee 80       	ldd	r14, Y+6	; 0x06
    27e2:	fd 80       	ldd	r15, Y+5	; 0x05
    27e4:	0c 81       	ldd	r16, Y+4	; 0x04
    27e6:	1b 81       	ldd	r17, Y+3	; 0x03
    27e8:	aa 81       	ldd	r26, Y+2	; 0x02
    27ea:	b9 81       	ldd	r27, Y+1	; 0x01
    27ec:	ce 0f       	add	r28, r30
    27ee:	d1 1d       	adc	r29, r1
    27f0:	cd bf       	out	0x3d, r28	; 61
    27f2:	de bf       	out	0x3e, r29	; 62
    27f4:	ed 01       	movw	r28, r26
    27f6:	08 95       	ret

000027f8 <_exit>:
    27f8:	f8 94       	cli

000027fa <__stop_program>:
    27fa:	ff cf       	rjmp	.-2      	; 0x27fa <__stop_program>
