read_verilog ttt_2.v
strash
rewrite
refactor
balance
write ttt_2.bench