Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 36	Port S_AXI_ARESETN is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 70	Port S_AXI_AWADDR is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 71	Port S_AXI_AWVALID is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 72	Port S_AXI_AWREADY is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 73	Port S_AXI_WDATA is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 74	Port S_AXI_WSTRB is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 75	Port S_AXI_WVALID is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 76	Port S_AXI_WREADY is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 77	Port S_AXI_BRESP is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 78	Port S_AXI_BVALID is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 79	Port S_AXI_BREADY is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 80	Port S_AXI_ARADDR is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 81	Port S_AXI_ARVALID is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 82	Port S_AXI_ARREADY is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 83	Port S_AXI_RDATA is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 84	Port S_AXI_RRESP is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 85	Port S_AXI_RVALID is part of a BUS_IF, but has no default
   connector
ERROR:EDK -
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd line 86	Port S_AXI_RREADY is part of a BUS_IF, but has no default
   connector
ERROR:EDK:2130 - Parsing error for existing MPD file
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/data/axi_tft_v2_1
   _0.mpd !

HDL language for the peripheral (top level) design unit soft_reset is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   /home/mohamed/work/code/zed/zedboard/pcores/axi_tft.prj
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/h_sy
   nc.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/iic_
   init.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/line
   _buffer.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/slav
   e_register.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/tft_
   controller.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/tft_
   interface.v"
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/v_sy
   nc.v"
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/family
_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/proc_c
ommon_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/inferr
ed_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_s
truct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_cou
nter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_i
ncr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/dynshr
eg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_add
er_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_cou
nter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ
_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/counte
r_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_mux
cy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/family
.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ
_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_cou
nter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_add
er.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_mux
cy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/counte
r.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/corege
n_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/common
_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/conv_f
uns_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_p
kg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/async_
fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/sync_f
ifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/basic_
sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/blk_me
m_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/addsub
.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/direct
_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/direct
_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/down_c
ounter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/eval_t
imer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_s
teer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_s
teer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_m
irror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ld_ari
th_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/ld_ari
th_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/mux_on
ehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_bit
s.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_gat
e.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_gat
e128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpr
am_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pselec
t.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pselec
t_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_
fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/valid_
be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_wit
h_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/dynshr
eg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/mux_on
ehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/compar
e_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/pselec
t_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/counte
r_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/or_gat
e_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/soft_r
eset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fi
fo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_wr_demux.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_demux> compiled.
Entity <axi_master_burst_wr_demux> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_fifo.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_fifo> compiled.
Entity <axi_master_burst_fifo> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_strb_gen.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_strb_gen> compiled.
Entity <axi_master_burst_strb_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_rdmux.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rdmux> compiled.
Entity <axi_master_burst_rdmux> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_pcc.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_pcc> compiled.
Entity <axi_master_burst_pcc> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_addr_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_addr_cntl> compiled.
Entity <axi_master_burst_addr_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_rddata_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rddata_cntl> compiled.
Entity <axi_master_burst_rddata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_rd_status_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_status_cntl> compiled.
Entity <axi_master_burst_rd_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_skid_buf.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid_buf> compiled.
Entity <axi_master_burst_skid_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_wrdata_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wrdata_cntl> compiled.
Entity <axi_master_burst_wrdata_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_wr_status_cntl.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_status_cntl> compiled.
Entity <axi_master_burst_wr_status_cntl> (Architecture <implementation>)
compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_skid2mm_buf.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_skid2mm_buf> compiled.
Entity <axi_master_burst_skid2mm_buf> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_first_stb_offset.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_first_stb_offset> compiled.
Entity <axi_master_burst_first_stb_offset> (Architecture <implementation>)
compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_stbs_set.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_stbs_set> compiled.
Entity <axi_master_burst_stbs_set> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/addr
ess_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_reset.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_reset> compiled.
Entity <axi_master_burst_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_cmd_status.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_cmd_status> compiled.
Entity <axi_master_burst_cmd_status> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_rd_wr_cntlr.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_wr_cntlr> compiled.
Entity <axi_master_burst_rd_wr_cntlr> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_rd_llink.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_rd_llink> compiled.
Entity <axi_master_burst_rd_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst_wr_llink.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst_wr_llink> compiled.
Entity <axi_master_burst_wr_llink> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slav
e_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_
lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_master_burst_v1_00_a/hdl/vhdl/a
xi_master_burst.vhd" in Library axi_master_burst_v1_00_a.
Entity <axi_master_burst> compiled.
Entity <axi_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft.vh
d" in Library axi_tft_v1_00_a.
Entity <axi_tft> compiled.
WARNING:HDLParsers:3293 -
   "/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/vhdl/axi_tft
   .vhd" Line 432. Constant 'C_CORE_GENERATION_INFO' C_CORE_GENERATION_INFO is
   not locally static.
Entity <axi_tft> (Architecture <imp>) compiled.


Analyzing HDL attributes ...
Entity name = axi_tft
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal TFT_VGA_CLK
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal TFT_VGA_CLK
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
INFO:EDK:1631 - Infer bus clock [M_AXI_ACLK] for bus interface M_AXI ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _ARESETN due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _AWADDR due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _AWVALID due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _AWREADY due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _WDATA due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _WSTRB due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _WVALID due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _WREADY due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _BRESP due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _BVALID due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _BREADY due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _ARADDR due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _ARVALID due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _ARREADY due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _RDATA due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _RRESP due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _RVALID due to multiple
   candidates ...
WARNING:EDK:3228 - psfutil cannot infer bus connector _RREADY due to multiple
   candidates ...
ERROR:EDK:1987 - No port was associated to bus connector _ARESETN!
ERROR:EDK:1987 - No port was associated to bus connector _AWADDR!
ERROR:EDK:1987 - No port was associated to bus connector _AWVALID!
ERROR:EDK:1987 - No port was associated to bus connector _AWREADY!
ERROR:EDK:1987 - No port was associated to bus connector _WDATA!
ERROR:EDK:1987 - No port was associated to bus connector _WVALID!
ERROR:EDK:1987 - No port was associated to bus connector _WREADY!
ERROR:EDK:1987 - No port was associated to bus connector _ARADDR!
ERROR:EDK:1987 - No port was associated to bus connector _ARVALID!
ERROR:EDK:1987 - No port was associated to bus connector _ARREADY!
ERROR:EDK:1987 - No port was associated to bus connector _BVALID!
ERROR:EDK:1987 - No port was associated to bus connector _BREADY!
ERROR:EDK:1987 - No port was associated to bus connector _RDATA!
ERROR:EDK:1987 - No port was associated to bus connector _RVALID!
ERROR:EDK:1987 - No port was associated to bus connector _RREADY!
Copying file h_sync.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file iic_init.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file line_buffer.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file slave_register.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file tft_controller.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file tft_interface.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file v_sync.v to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/verilog/ ...
Copying file axi_tft.vhd to
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
/home/mohamed/work/code/zed/zedboard/pcores/axi_tft_v1_00_a.

Summary:

  Logical library     : axi_tft_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE M_AXI4 

The following sub-directories will be created:

  - axi_tft_v1_00_a/data
  - axi_tft_v1_00_a/hdl
  - axi_tft_v1_00_a/hdl/verilog
  - axi_tft_v1_00_a/hdl/vhdl

The following HDL source files will be copied into the
axi_tft_v1_00_a/hdl/verilog directory:

  - h_sync.v
  - iic_init.v
  - line_buffer.v
  - slave_register.v
  - tft_controller.v
  - tft_interface.v
  - v_sync.v

The following HDL source files will be copied into the axi_tft_v1_00_a/hdl/vhdl
directory:

  - axi_tft.vhd

The following files will be created under the axi_tft_v1_00_a/data directory:

  - axi_tft_v2_1_0.mpd
  - axi_tft_v2_1_0.pao


