module FrequencyDivider(
	input reset,
	input clk,
	output dividedClk
);
	reg clkReg;
	
	assign dividedClk = clkReg;
	always@(posedge clk) begin
		if(reset == 0)
			clkReg <= 0;
		else 
			clkReg <= !clkReg;	
	end
endmodule
