Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 466ede474d4a4242adfd8bfc498da22e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reversible_halfaddertb_behav xil_defaultlib.reversible_halfaddertb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioural of entity xil_defaultlib.Resolver [resolver_default]
Compiling architecture fsm of entity xil_defaultlib.Reversible_XOR_Gate [reversible_xor_gate_default]
Compiling architecture fsm of entity xil_defaultlib.Reversible_AND_Gate [reversible_and_gate_default]
Compiling architecture structure of entity xil_defaultlib.Reversible_half_adder [reversible_half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.reversible_halfaddertb
Built simulation snapshot reversible_halfaddertb_behav
