Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o M:/ALUver2/ALUTest_isim_beh.exe -prj M:/ALUver2/ALUTest_beh.prj work.ALUTest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "M:/ALUver2/OR_gate.vhd" into library work
Parsing VHDL file "M:/ALUver2/not_gate.vhd" into library work
Parsing VHDL file "M:/ALUver2/mux_3to1.vhd" into library work
Parsing VHDL file "M:/ALUver2/mux_2to1.vhd" into library work
Parsing VHDL file "M:/ALUver2/fullAdder.vhd" into library work
Parsing VHDL file "M:/ALUver2/and_gate.vhd" into library work
Parsing VHDL file "M:/ALUver2/ALU_1bit.vhd" into library work
Parsing VHDL file "M:/ALUver2/ALU.vhd" into library work
Parsing VHDL file "M:/ALUver2/ALUTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux_3to1 [mux_3to1_default]
Compiling architecture behavioral of entity fullAdder [fulladder_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity OR_gate [or_gate_default]
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture behavioral of entity mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity ALU_1bit [alu_1bit_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity alutest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable M:/ALUver2/ALUTest_isim_beh.exe
Fuse Memory Usage: 30004 KB
Fuse CPU Usage: 265 ms
