
---------- Begin Simulation Statistics ----------
final_tick                               1250387122500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 781519                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729848                       # Number of bytes of host memory used
host_op_rate                                  1418240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   767.74                       # Real time elapsed on the host
host_tick_rate                             1628668539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   600000000                       # Number of instructions simulated
sim_ops                                    1088833462                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.250387                       # Number of seconds simulated
sim_ticks                                1250387122500                       # Number of ticks simulated
system.cpu.Branches                         129567665                       # Number of branches fetched
system.cpu.committedInsts                   600000000                       # Number of instructions committed
system.cpu.committedOps                    1088833462                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2500774245                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2500774245                       # Number of busy cycles
system.cpu.num_cc_register_reads            706723137                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           385646211                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    124866069                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1087321419                       # Number of integer alu accesses
system.cpu.num_int_insts                   1087321419                       # number of integer instructions
system.cpu.num_int_register_reads          2324922159                       # number of times the integer registers were read
system.cpu.num_int_register_writes          929157145                       # number of times the integer registers were written
system.cpu.num_load_insts                   199997814                       # Number of load instructions
system.cpu.num_mem_refs                     228436389                       # number of memory refs
system.cpu.num_store_insts                   28438575                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1014718      0.09%      0.09% # Class of executed instruction
system.cpu.op_class::IntAlu                 859389831     78.92%     79.01% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     79.02% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.02% # Class of executed instruction
system.cpu.op_class::MemRead                199703998     18.34%     97.36% # Class of executed instruction
system.cpu.op_class::MemWrite                28146070      2.58%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.03%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1088980951                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       916141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1865542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12047670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     24096344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            674                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    216233577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        216233577                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    216269928                       # number of overall hits
system.cpu.dcache.overall_hits::total       216269928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     12011444                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12011444                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     12047469                       # number of overall misses
system.cpu.dcache.overall_misses::total      12047469                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 228632214500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 228632214500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 228632214500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 228632214500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    228245021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    228245021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    228317397                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    228317397                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19034.531943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19034.531943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18977.613846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18977.613846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5940308                       # number of writebacks
system.cpu.dcache.writebacks::total           5940308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     12011443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12011443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     12047437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12047437                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 216620768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 216620768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 217331293500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 217331293500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.052625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.052766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052766                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18034.533278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18034.533278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18039.628968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18039.628968                       # average overall mshr miss latency
system.cpu.dcache.replacements               12046925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    191049657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       191049657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8904150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8904150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 152781174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 152781174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    199953807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    199953807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17158.423207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17158.423207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      8904149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8904149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 143877022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 143877022000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16158.424797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16158.424797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     25183920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25183920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3107294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3107294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  75851040500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  75851040500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28291214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28291214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.109832                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.109832                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24410.641703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24410.641703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3107294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3107294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  72743746500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  72743746500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.109832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.109832                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23410.641703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23410.641703                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.973728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           228317365                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12047437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.951530                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.973728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         468682231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        468682231                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   200026247                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28438583                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       4179893                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       2693687                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    805370903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        805370903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    805370903                       # number of overall hits
system.cpu.icache.overall_hits::total       805370903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    805372140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    805372140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    805372140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    805372140                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    805370903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       805370903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    805372140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    805372140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.072207                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           805372140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          651068.827809                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.072207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1610745517                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1610745517                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   805372189                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1250387122500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             11099171                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11099273                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            11099171                       # number of overall hits
system.l2.overall_hits::total                11099273                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             948266                       # number of demand (read+write) misses
system.l2.demand_misses::total                 949401                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data            948266                       # number of overall misses
system.l2.overall_misses::total                949401                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  82714581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      82802982500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  82714581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     82802982500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         12047437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12048674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        12047437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12048674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.078711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.078711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87227.192581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87216.026210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87227.192581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87216.026210                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              632453                       # number of writebacks
system.l2.writebacks::total                    632453                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        948266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            949401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       948266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           949401                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  73231921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73308972500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  73231921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73308972500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.078711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078797                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.078711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078797                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77227.192581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77216.026210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77227.192581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77216.026210                       # average overall mshr miss latency
system.l2.replacements                         916815                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5940308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5940308                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5940308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5940308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           2665592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2665592                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          441702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441702                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  40093516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40093516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       3107294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3107294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.142150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90770.511567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90770.511567                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       441702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35676496500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35676496500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.142150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80770.511567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80770.511567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       8433579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8433579                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       506564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          506564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  42621064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  42621064500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      8940143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8940143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.056662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056662                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84137.570968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84137.570968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       506564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       506564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  37555424500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  37555424500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.056662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74137.570968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74137.570968                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32711.363584                       # Cycle average of tags in use
system.l2.tags.total_refs                    24096343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    949583                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.375710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.754413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.198945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32663.410226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 193720327                       # Number of tag accesses
system.l2.tags.data_accesses                193720327                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    632453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    945347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        36237                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        36237                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2833414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             597089                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      949401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632453                       # Number of write requests accepted
system.mem_ctrls.readBursts                    949401                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632453                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2919                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                949401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  946140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        36237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.119132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.291594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.556538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         36127     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.30%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36237                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.452742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.429456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.886050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9589     26.46%     26.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              798      2.20%     28.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25706     70.94%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              143      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36237                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  186816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                60761664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40476992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     48.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1250385372500                       # Total gap between requests
system.mem_ctrls.avgGap                     790455.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     60502208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     40475840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58094.008401785984                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 48386781.110663585365                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 32370646.875403977931                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       948266                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       632453                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  34403719750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30060851610250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36280.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  47530570.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     60689024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      60761664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     40476992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     40476992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       948266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         949401                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       632453                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        632453                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        58094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     48536188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         48594282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        58094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        58094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     32371568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        32371568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     32371568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        58094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     48536188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        80965850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               946482                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              632435                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        51355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        52164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        46258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        51524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        55064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        57616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        64733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        64702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        63191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        64363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        64833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        61881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        63925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        66797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        63315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        54761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        34272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        34214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        29760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        36118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        39142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        44093                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        43816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        42003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        43709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        43983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        41425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        42235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        44728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        42836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        36761                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             16687871250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4732410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        34434408750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17631.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36381.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              337717                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             229229                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            35.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1011971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.855320                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.763247                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   100.726620                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       788946     77.96%     77.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       148752     14.70%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        45624      4.51%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        13043      1.29%     98.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7783      0.77%     99.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2755      0.27%     99.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1167      0.12%     99.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          978      0.10%     99.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2923      0.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1011971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60574848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           40475840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               48.444875                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               32.370647                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3288291300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1747768275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3165990240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1538621100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 98704422960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 178432677450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 329889558240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  616767329565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.261102                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 855945667750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  41753140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 352688314750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3937181640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2092661670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3591891240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1762689600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 98704422960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 181186009440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 327570962880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  618845819430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.923379                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 849909318000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  41753140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 358724664500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             507699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       632453                       # Transaction distribution
system.membus.trans_dist::CleanEvict           283688                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441702                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        507699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2814943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2814943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2814943                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    101238656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    101238656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               101238656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            949401                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  949401    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              949401                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          4409609000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5185742000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           8941380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6572761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6390979                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3107294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3107294                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8940143                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     36141799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              36145018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1151215680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1151342528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          916815                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40476992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12965489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12964814     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    675      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12965489                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1250387122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17989225000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18071155500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
