// Seed: 537367599
module module_0;
  wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    output tri1 module_1,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    output logic id_11
);
  assign id_2 = id_8;
  always @(posedge 1) begin
    if (id_4) begin
      id_11 <= 1'd0;
    end
  end
  module_0();
  wire id_13;
endmodule
