
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003381                       # Number of seconds simulated
sim_ticks                                  3380541855                       # Number of ticks simulated
final_tick                               574911579531                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59911                       # Simulator instruction rate (inst/s)
host_op_rate                                    78616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  96153                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899824                       # Number of bytes of host memory used
host_seconds                                 35157.86                       # Real time elapsed on the host
sim_insts                                  2106326392                       # Number of instructions simulated
sim_ops                                    2763982242                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       170112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182784                       # Number of bytes read from this memory
system.physmem.bytes_read::total               363776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72448                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1428                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2842                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             566                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  566                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1666005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50320927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1552414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54069439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               107608785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1666005                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1552414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3218419                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21430884                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21430884                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21430884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1666005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50320927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1552414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54069439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              129039668                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8106816                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2852704                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486659                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188938                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1432721                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382647                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200133                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5667                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15851238                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2852704                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1582780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874880                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        344400                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720330                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7882856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.316929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4527215     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600781      7.62%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293237      3.72%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221227      2.81%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180919      2.30%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160682      2.04%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54383      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195602      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648810     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7882856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.351890                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.955298                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620775                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       321189                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3242677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16247                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681967                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312821                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2845                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17718834                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4404                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681967                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771770                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         141135                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40330                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106592                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141055                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17160026                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22725932                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78131696                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78131696                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7822482                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1157                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361055                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7435                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       179739                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16136821                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13767639                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18012                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4651190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12630709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          126                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7882856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746529                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859855                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2826433     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1678522     21.29%     57.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       842117     10.68%     67.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998027     12.66%     80.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746787      9.47%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476985      6.05%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206311      2.62%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60529      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47145      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7882856                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58422     72.96%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12464     15.57%     88.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9185     11.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803193     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109493      0.80%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358890     17.13%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495067      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13767639                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698279                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80071                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35516213                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20790270                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847710                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22246                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735951                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155645                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681967                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          83249                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16138984                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624029                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595402                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1146                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3861                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          101                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206530                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13465614                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257201                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302021                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739257                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016453                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482056                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661024                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13310388                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284924                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997141                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19696312                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638735                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406022                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4768913                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187185                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7200889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3363724     46.71%     46.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533743     21.30%     68.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838318     11.64%     79.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305738      4.25%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261391      3.63%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116193      1.61%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280418      3.89%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77358      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424006      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7200889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22915876                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32961013                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 223960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.810682                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.810682                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.233530                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.233530                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62351098                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436315                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18279828                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8106816                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2939754                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2386563                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200340                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1215604                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1158536                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          312267                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8658                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3080294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16207810                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2939754                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1470803                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3421892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1053849                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        558756                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1516241                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7909832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4487940     56.74%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          214605      2.71%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244733      3.09%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          445038      5.63%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199575      2.52%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          307301      3.89%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168252      2.13%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          143152      1.81%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1699236     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7909832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362627                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999282                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3249876                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       513939                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3266002                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33070                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        846940                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       499322                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1974                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19294228                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4588                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        846940                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3426629                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         126320                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       145357                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3118156                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246425                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18539674                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3544                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132898                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          688                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25969157                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86367659                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86367659                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15972243                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9996914                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3916                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2362                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           633754                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1728078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       883594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12152                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       267507                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17416579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3910                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14022789                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27574                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5878005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17609002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          751                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7909832                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923532                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2778546     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1677672     21.21%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1133244     14.33%     70.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       792255     10.02%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       664862      8.41%     89.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       357156      4.52%     93.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355230      4.49%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81680      1.03%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69187      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7909832                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101832     76.57%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14372     10.81%     87.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16786     12.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11691580     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       198102      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1546      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1395638      9.95%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       735923      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14022789                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729753                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132994                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009484                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36115978                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23298638                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13617173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14155783                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26740                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674496                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223443                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        846940                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50554                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8374                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17420489                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1728078                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       883594                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2333                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233521                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13757562                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1302718                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       265227                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2009134                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1948846                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706416                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697036                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13627792                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13617173                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8914989                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25020537                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356307                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9361878                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11498349                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5922184                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3159                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202896                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7062892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2793491     39.55%     39.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1921680     27.21%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       789189     11.17%     77.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       392774      5.56%     83.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400584      5.67%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157133      2.22%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171685      2.43%     93.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88990      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       347366      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7062892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9361878                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11498349                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1713733                       # Number of memory references committed
system.switch_cpus1.commit.loads              1053582                       # Number of loads committed
system.switch_cpus1.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1653275                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10358985                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233960                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       347366                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24135903                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35688708                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9361878                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11498349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9361878                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865939                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865939                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.154816                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.154816                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61845340                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18823020                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17850931                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3154                       # number of misc regfile writes
system.l20.replacements                          1372                       # number of replacements
system.l20.tagsinuse                     16383.324845                       # Cycle average of tags in use
system.l20.total_refs                          230095                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17756                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.958718                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          909.983608                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    40.205969                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   701.825107                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14731.310161                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055541                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042836                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.899128                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999959                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4091                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4094                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1257                       # number of Writeback hits
system.l20.Writeback_hits::total                 1257                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4115                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4115                       # number of overall hits
system.l20.overall_hits::total                   4118                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1329                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1373                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1329                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1373                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1329                       # number of overall misses
system.l20.overall_misses::total                 1373                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5651613                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    136889916                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      142541529                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5651613                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    136889916                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       142541529                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5651613                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    136889916                       # number of overall miss cycles
system.l20.overall_miss_latency::total      142541529                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5420                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5467                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1257                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1257                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5444                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5444                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245203                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251143                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.244122                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250046                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.936170                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.244122                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250046                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128445.750000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 103002.194131                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 103817.573926                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128445.750000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 103002.194131                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 103817.573926                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128445.750000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 103002.194131                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 103817.573926                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 240                       # number of writebacks
system.l20.writebacks::total                      240                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1329                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1373                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1329                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1373                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1329                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1373                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5323604                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    126899593                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    132223197                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5323604                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    126899593                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    132223197                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5323604                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    126899593                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    132223197                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245203                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251143                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.244122                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250046                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.936170                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.244122                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250046                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       120991                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95485.021068                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 96302.401311                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       120991                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 95485.021068                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 96302.401311                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       120991                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 95485.021068                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 96302.401311                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1469                       # number of replacements
system.l21.tagsinuse                     16382.277413                       # Cycle average of tags in use
system.l21.total_refs                          833007                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17848                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.672288                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          847.348409                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.444706                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   708.098756                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14791.385542                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.051718                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002163                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.043219                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.902795                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5538                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5542                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2138                       # number of Writeback hits
system.l21.Writeback_hits::total                 2138                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           58                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   58                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5596                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5600                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5596                       # number of overall hits
system.l21.overall_hits::total                   5600                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1428                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1469                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1428                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1469                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1428                       # number of overall misses
system.l21.overall_misses::total                 1469                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5776949                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    149246103                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      155023052                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5776949                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    149246103                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       155023052                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5776949                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    149246103                       # number of overall miss cycles
system.l21.overall_miss_latency::total      155023052                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6966                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7011                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2138                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2138                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           58                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7024                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7069                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7024                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7069                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.204996                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.209528                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.203303                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.207809                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.203303                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.207809                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140901.195122                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104514.077731                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 105529.647379                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140901.195122                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104514.077731                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 105529.647379                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140901.195122                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104514.077731                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 105529.647379                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 326                       # number of writebacks
system.l21.writebacks::total                      326                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1428                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1469                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1428                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1469                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1428                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1469                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5465776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    138233242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    143699018                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5465776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    138233242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    143699018                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5465776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    138233242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    143699018                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.204996                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.209528                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.203303                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.207809                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.203303                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.207809                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133311.609756                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96801.990196                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97820.978897                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 133311.609756                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96801.990196                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97820.978897                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 133311.609756                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96801.990196                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97820.978897                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               558.073106                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752793                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773013.792920                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.400535                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.672571                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069552                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.824796                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.894348                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720272                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720272                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720272                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7116350                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7116350                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7116350                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7116350                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7116350                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7116350                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720330                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720330                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720330                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720330                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 122695.689655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 122695.689655                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 122695.689655                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 122695.689655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 122695.689655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 122695.689655                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5875981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5875981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5875981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5875981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5875981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5875981                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125020.872340                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 125020.872340                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 125020.872340                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 125020.872340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 125020.872340                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 125020.872340                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5444                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251569                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5700                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39166.941930                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.339447                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.660553                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786482                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213518                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2057114                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2057114                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494698                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494698                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16222                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16222                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16294                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16294                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16294                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16294                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    992065192                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    992065192                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2187297                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2187297                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    994252489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    994252489                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    994252489                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    994252489                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073336                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073336                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510992                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007824                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007824                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006489                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006489                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006489                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61155.541364                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61155.541364                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30379.125000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30379.125000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61019.546397                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61019.546397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61019.546397                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61019.546397                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1257                       # number of writebacks
system.cpu0.dcache.writebacks::total             1257                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10802                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10850                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    169116341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    169116341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       475055                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       475055                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    169591396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    169591396                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    169591396                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    169591396                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 31202.276937                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31202.276937                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19793.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19793.958333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31151.983101                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31151.983101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31151.983101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31151.983101                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.126381                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088489531                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105395.611219                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.126381                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062703                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819113                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1516180                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1516180                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1516180                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1516180                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1516180                       # number of overall hits
system.cpu1.icache.overall_hits::total        1516180                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9044862                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9044862                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9044862                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9044862                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9044862                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9044862                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1516241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1516241                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1516241                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1516241                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1516241                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1516241                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148276.426230                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148276.426230                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148276.426230                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148276.426230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148276.426230                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148276.426230                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6078799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6078799                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6078799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6078799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6078799                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6078799                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135084.422222                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135084.422222                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135084.422222                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135084.422222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135084.422222                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135084.422222                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7024                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177686383                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7280                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24407.470192                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.273933                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.726067                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887789                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112211                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1016061                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1016061                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       656719                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        656719                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2261                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1577                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1577                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1672780                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1672780                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1672780                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1672780                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13593                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13806                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13806                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13806                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13806                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    551400007                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    551400007                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8742033                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8742033                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    560142040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    560142040                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    560142040                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    560142040                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1029654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1029654                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       656932                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       656932                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1686586                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1686586                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1686586                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1686586                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013202                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008186                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008186                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008186                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008186                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40564.997204                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40564.997204                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41042.408451                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41042.408451                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40572.362741                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40572.362741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40572.362741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40572.362741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2138                       # number of writebacks
system.cpu1.dcache.writebacks::total             2138                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6627                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          155                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6782                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6782                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6782                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6966                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6966                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7024                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7024                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7024                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7024                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    197735390                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    197735390                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1576295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1576295                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    199311685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    199311685                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    199311685                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    199311685                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004165                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004165                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004165                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004165                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28385.786678                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28385.786678                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27177.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27177.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28375.809368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28375.809368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28375.809368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28375.809368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
