
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002657    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000061    0.000032   18.070032 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008242    0.037897    0.065109   18.135139 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.037901    0.000416   18.135555 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004694    0.023230    0.036797   18.172354 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023230    0.000069   18.172422 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.172422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.009056   29.831001 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.111640   29.942640 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001354   29.943995 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.843996   clock uncertainty
                                  0.000000   29.843996   clock reconvergence pessimism
                                  0.148702   29.992699   library recovery time
                                             29.992699   data required time
---------------------------------------------------------------------------------------------
                                             29.992699   data required time
                                            -18.172422   data arrival time
---------------------------------------------------------------------------------------------
                                             11.820276   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003402    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840096    0.000051   10.180051 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002514    0.035626    0.408509   10.588560 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.035626    0.000055   10.588614 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005092    0.052762    0.404330   10.992945 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.052762    0.000198   10.993143 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015876    0.040752    0.089888   11.083031 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040794    0.001229   11.084260 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    0.583555    0.786618   11.870878 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.584325    0.018376   11.889255 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             11.889255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.751245   29.131977   library setup time
                                             29.131977   data required time
---------------------------------------------------------------------------------------------
                                             29.131977   data required time
                                            -11.889255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242723   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003581    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840106    0.000056   10.180057 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.036185    0.409163   10.589220 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.036185    0.000078   10.589297 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.036320    0.389389   10.978686 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036320    0.000052   10.978739 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020253    0.048878    0.091664   11.070403 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.048992    0.001954   11.072357 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    0.587445    0.790983   11.863341 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.588276    0.019140   11.882482 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             11.882482   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.752176   29.131046   library setup time
                                             29.131046   data required time
---------------------------------------------------------------------------------------------
                                             29.131046   data required time
                                            -11.882482   data arrival time
---------------------------------------------------------------------------------------------
                                             17.248566   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004084    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840137    0.000072   10.180072 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002682    0.036589    0.409625   10.589698 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.036589    0.000081   10.589778 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002884    0.037863    0.391133   10.980911 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.037863    0.000088   10.981000 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019767    0.047934    0.091618   11.072618 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.048017    0.001648   11.074266 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    0.559557    0.771778   11.846045 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.560297    0.017641   11.863686 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             11.863686   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.745584   29.137636   library setup time
                                             29.137636   data required time
---------------------------------------------------------------------------------------------
                                             29.137636   data required time
                                            -11.863686   data arrival time
---------------------------------------------------------------------------------------------
                                             17.273952   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076496    0.059923    2.467484    8.405781 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069315    0.025318    8.431099 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.166801    0.180579    8.611678 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.166958    0.004436    8.616115 ^ wbs_dat_o[30] (out)
                                              8.616115   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.616115   data arrival time
---------------------------------------------------------------------------------------------
                                             17.313885   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073823    0.059215    2.467131    8.405428 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.066944    0.024306    8.429733 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.166591    0.180021    8.609755 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.166737    0.004281    8.614036 ^ wbs_dat_o[31] (out)
                                              8.614036   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.614036   data arrival time
---------------------------------------------------------------------------------------------
                                             17.315962   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076601    0.061723    2.470041    8.408338 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.067649    0.018545    8.426883 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.166435    0.180263    8.607145 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.166565    0.004035    8.611180 ^ wbs_dat_o[2] (out)
                                              8.611180   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.611180   data arrival time
---------------------------------------------------------------------------------------------
                                             17.318819   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067568    0.058142    2.466457    8.404754 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.061467    0.019615    8.424369 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.166789    0.178680    8.603049 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.166958    0.004600    8.607649 ^ wbs_dat_o[28] (out)
                                              8.607649   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.607649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.322350   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068481    0.058373    2.466937    8.405233 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.062550    0.017613    8.422846 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.166514    0.179178    8.602024 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.166644    0.004038    8.606062 ^ wbs_dat_o[22] (out)
                                              8.606062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.606062   data arrival time
---------------------------------------------------------------------------------------------
                                             17.323936   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071059    0.059756    2.468757    8.407054 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.063856    0.014700    8.421754 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.166649    0.179570    8.601324 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.166779    0.004039    8.605364 ^ wbs_dat_o[3] (out)
                                              8.605364   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.605364   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324635   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.085197    0.064089    2.476956    8.415253 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.064089    0.005443    8.420695 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.167854    0.181195    8.601891 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.167946    0.003407    8.605297 ^ wbs_dat_o[1] (out)
                                              8.605297   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.605297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.324701   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064977    0.057218    2.466580    8.404877 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.059891    0.016572    8.421449 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.166325    0.178621    8.600069 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.166442    0.003819    8.603889 ^ wbs_dat_o[19] (out)
                                              8.603889   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.603889   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326109   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068073    0.058445    2.467842    8.406138 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.061673    0.014262    8.420401 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.166544    0.179003    8.599404 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.166674    0.004039    8.603442 ^ wbs_dat_o[16] (out)
                                              8.603442   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.603442   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326557   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.082495    0.062996    2.476142    8.414438 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.062996    0.005245    8.419683 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.166857    0.179132    8.598815 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.167020    0.004527    8.603342 ^ wbs_dat_o[0] (out)
                                              8.603342   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.603342   data arrival time
---------------------------------------------------------------------------------------------
                                             17.326656   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065927    0.057647    2.466868    8.405165 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.061203    0.014142    8.419307 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.166494    0.178862    8.598168 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.166624    0.004038    8.602206 ^ wbs_dat_o[18] (out)
                                              8.602206   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.602206   data arrival time
---------------------------------------------------------------------------------------------
                                             17.327793   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061126    0.055831    2.465781    8.404078 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.058343    0.014254    8.418332 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.167649    0.178097    8.596429 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.167868    0.005238    8.601667 ^ wbs_dat_o[24] (out)
                                              8.601667   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.601667   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328331   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063814    0.056878    2.466643    8.404940 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.059503    0.014210    8.419150 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.166084    0.178624    8.597775 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.166182    0.003490    8.601264 ^ wbs_dat_o[5] (out)
                                              8.601264   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.601264   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328735   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063928    0.057187    2.467371    8.405667 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.059067    0.013075    8.418742 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.166573    0.178439    8.597182 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.166704    0.004040    8.601222 ^ wbs_dat_o[4] (out)
                                              8.601222   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.601222   data arrival time
---------------------------------------------------------------------------------------------
                                             17.328777   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062812    0.056733    2.467003    8.405300 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058391    0.012039    8.417339 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.167873    0.179933    8.597272 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.167965    0.003408    8.600679 ^ wbs_dat_o[7] (out)
                                              8.600679   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.600679   data arrival time
---------------------------------------------------------------------------------------------
                                             17.329319   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058471    0.054819    2.464984    8.403281 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.056716    0.013801    8.417082 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.166707    0.177781    8.594863 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.166856    0.004327    8.599190 ^ wbs_dat_o[17] (out)
                                              8.599190   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599190   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330809   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074405    0.059062    2.472941    8.411238 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.059062    0.005474    8.416711 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.166534    0.178322    8.595034 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.166671    0.004149    8.599182 ^ wbs_dat_o[27] (out)
                                              8.599182   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.599182   data arrival time
---------------------------------------------------------------------------------------------
                                             17.330816   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074286    0.059366    2.472899    8.411196 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059366    0.005389    8.416584 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.166066    0.178581    8.595165 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.166163    0.003489    8.598654 ^ wbs_dat_o[23] (out)
                                              8.598654   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.598654   data arrival time
---------------------------------------------------------------------------------------------
                                             17.331347   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057103    0.054375    2.464717    8.403013 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055491    0.013134    8.416148 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.166560    0.177433    8.593581 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.166707    0.004283    8.597864 ^ wbs_dat_o[25] (out)
                                              8.597864   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.597864   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332134   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055023    0.053958    2.464525    8.402822 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.055121    0.013348    8.416170 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.166591    0.177368    8.593538 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.166737    0.004285    8.597824 ^ wbs_dat_o[29] (out)
                                              8.597824   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.597824   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332174   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003796    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840101    0.000053   10.180054 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003400    0.041200    0.414443   10.594496 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.041200    0.000108   10.594604 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002924    0.038117    0.392443   10.987047 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.038117    0.000085   10.987132 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019601    0.052906    0.109933   11.097065 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.053017    0.001688   11.098753 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.475562    0.716828   11.815581 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.476193    0.012666   11.828248 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             11.828248   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.722736   29.160486   library setup time
                                             29.160486   data required time
---------------------------------------------------------------------------------------------
                                             29.160486   data required time
                                            -11.828248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.332237   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057254    0.054574    2.465333    8.403630 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.055616    0.011235    8.414865 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.166714    0.177566    8.592432 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.166861    0.004290    8.596722 ^ wbs_dat_o[6] (out)
                                              8.596722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596722   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333277   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068457    0.057185    2.471167    8.409464 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057185    0.004458    8.413921 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.166867    0.177691    8.591612 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.167044    0.004710    8.596322 ^ wbs_dat_o[26] (out)
                                              8.596322   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.596322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.333675   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053964    0.053139    2.463751    8.402047 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.054209    0.012657    8.414704 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.166434    0.177252    8.591957 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.166564    0.004038    8.595994 ^ wbs_dat_o[20] (out)
                                              8.595994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595994   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334003   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069213    0.057566    2.471288    8.409584 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057566    0.004497    8.414082 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.166165    0.178118    8.592199 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.166272    0.003653    8.595852 ^ wbs_dat_o[21] (out)
                                              8.595852   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334145   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056898    0.054454    2.465283    8.403580 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.055285    0.010890    8.414470 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.166195    0.177626    8.592095 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.166301    0.003656    8.595751 ^ wbs_dat_o[8] (out)
                                              8.595751   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.595751   data arrival time
---------------------------------------------------------------------------------------------
                                             17.334248   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054981    0.046446    2.464998    8.403295 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.054217    0.009924    8.413218 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.166530    0.177319    8.590536 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.166660    0.004042    8.594579 ^ wbs_dat_o[10] (out)
                                              8.594579   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.594579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335421   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051620    0.045408    2.463873    8.402170 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.052800    0.009226    8.411395 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.167211    0.176737    8.588132 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.167410    0.004991    8.593122 ^ wbs_dat_o[9] (out)
                                              8.593122   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.593122   data arrival time
---------------------------------------------------------------------------------------------
                                             17.336876   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050315    0.046359    2.463813    8.402109 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046934    0.008101    8.410211 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.166622    0.175623    8.585834 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.166763    0.004207    8.590041 ^ wbs_dat_o[11] (out)
                                              8.590041   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.590041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339958   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.048166    0.045905    2.463109    8.401405 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046387    0.007574    8.408979 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.165924    0.175572    8.584551 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.166021    0.003488    8.588039 ^ wbs_dat_o[12] (out)
                                              8.588039   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.588039   data arrival time
---------------------------------------------------------------------------------------------
                                             17.341959   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.040201    0.044673    2.460652    8.398949 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.044673    0.005763    8.404711 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.166745    0.175117    8.579827 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.166894    0.004320    8.584147 ^ wbs_dat_o[13] (out)
                                              8.584147   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.584147   data arrival time
---------------------------------------------------------------------------------------------
                                             17.345852   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029971    0.043463    2.457278    8.395576 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.043463    0.003823    8.399398 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.166348    0.174783    8.574181 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.166478    0.004038    8.578218 ^ wbs_dat_o[14] (out)
                                              8.578218   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.578218   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351782   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001379    5.761424 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.161057    5.922482 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.015815    5.938297 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028428    0.042802    2.456812    8.395109 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.042802    0.003086    8.398195 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.166459    0.174626    8.572821 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.166597    0.004150    8.576970 ^ wbs_dat_o[15] (out)
                                              8.576970   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.576970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.353027   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003448    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840099    0.000052   10.180053 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.033082    0.405424   10.585477 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.033082    0.000060   10.585537 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002735    0.036906    0.389342   10.974879 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.036906    0.000080   10.974959 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019147    0.051938    0.108824   11.083783 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.052052    0.001688   11.085471 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.448304    0.697258   11.782730 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.448812    0.010894   11.793624 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             11.793624   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.712797   29.170425   library setup time
                                             29.170425   data required time
---------------------------------------------------------------------------------------------
                                             29.170425   data required time
                                            -11.793624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.376801   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003019    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840081    0.000043   10.180043 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003180    0.039866    0.622760   10.802802 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.039866    0.000098   10.802900 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003751    0.042427    0.387344   11.190245 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.042427    0.000122   11.190367 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036876    0.060522    0.134372   11.324738 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.061282    0.005701   11.330440 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.175382    0.530840   11.861279 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.175778    0.007661   11.868941 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             11.868941   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617402   29.265821   library setup time
                                             29.265821   data required time
---------------------------------------------------------------------------------------------
                                             29.265821   data required time
                                            -11.868941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.396879   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003019    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840081    0.000043   10.180043 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003514    0.041568    0.624861   10.804904 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.041568    0.000113   10.805017 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003762    0.042408    0.388075   11.193092 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.042408    0.000123   11.193214 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037815    0.061722    0.135295   11.328510 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.062488    0.005789   11.334299 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.167636    0.525424   11.859723 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.167967    0.006882   11.866606 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             11.866606   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.614480   29.268744   library setup time
                                             29.268744   data required time
---------------------------------------------------------------------------------------------
                                             29.268744   data required time
                                            -11.866606   data arrival time
---------------------------------------------------------------------------------------------
                                             17.402138   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004486    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840134    0.000070   10.180071 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003140    0.039670    0.622514   10.802585 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.039670    0.000099   10.802685 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005892    0.048861    0.397044   11.199729 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.048861    0.000220   11.199949 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031534    0.053888    0.131490   11.331439 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.054536    0.004939   11.336378 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.166267    0.520898   11.857276 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.166645    0.007316   11.864593 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             11.864593   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.613985   29.269238   library setup time
                                             29.269238   data required time
---------------------------------------------------------------------------------------------
                                             29.269238   data required time
                                            -11.864593   data arrival time
---------------------------------------------------------------------------------------------
                                             17.404646   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003914    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840123    0.000065   10.180065 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002430    0.035143    0.407940   10.588005 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.035143    0.000074   10.588079 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002649    0.036382    0.389226   10.977304 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036382    0.000080   10.977385 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016366    0.046686    0.103855   11.081240 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.046726    0.001301   11.082541 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.426744    0.681387   11.763927 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.427146    0.009086   11.773013 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             11.773013   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.704932   29.178289   library setup time
                                             29.178289   data required time
---------------------------------------------------------------------------------------------
                                             29.178289   data required time
                                            -11.773013   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405275   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002687    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840065    0.000034   10.180034 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003840    0.042881    0.626661   10.806695 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.042881    0.000124   10.806820 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.041092    0.386874   11.193693 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.041092    0.000120   11.193813 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038819    0.062952    0.135957   11.329770 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.063687    0.005735   11.335505 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.162717    0.522833   11.858338 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.162952    0.005757   11.864096 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             11.864096   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.612603   29.270618   library setup time
                                             29.270618   data required time
---------------------------------------------------------------------------------------------
                                             29.270618   data required time
                                            -11.864096   data arrival time
---------------------------------------------------------------------------------------------
                                             17.406523   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003105    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840084    0.000044   10.180044 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002282    0.034317    0.406951   10.586995 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.034317    0.000068   10.587063 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003408    0.041259    0.394143   10.981207 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.041733    0.000110   10.981317 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015726    0.045372    0.104360   11.085677 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.045415    0.001327   11.087004 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.416515    0.673600   11.760604 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.416908    0.008869   11.769473 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             11.769473   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.701216   29.182007   library setup time
                                             29.182007   data required time
---------------------------------------------------------------------------------------------
                                             29.182007   data required time
                                            -11.769473   data arrival time
---------------------------------------------------------------------------------------------
                                             17.412535   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003409    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840097    0.000051   10.180051 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002950    0.038772    0.621306   10.801356 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.038772    0.000098   10.801455 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003973    0.042923    0.387923   11.189377 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.042923    0.000124   11.189501 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029458    0.039737    0.116272   11.305774 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.040615    0.004767   11.310540 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.184803    0.529109   11.839649 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.185371    0.009364   11.849013 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             11.849013   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.620991   29.262230   library setup time
                                             29.262230   data required time
---------------------------------------------------------------------------------------------
                                             29.262230   data required time
                                            -11.849013   data arrival time
---------------------------------------------------------------------------------------------
                                             17.413218   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003294    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840090    0.000047   10.180047 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002956    0.038803    0.621348   10.801395 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.038803    0.000093   10.801489 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002227    0.036177    0.377402   11.178891 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036177    0.000045   11.178936 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038540    0.062563    0.133742   11.312678 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.063196    0.005315   11.317993 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.168991    0.527597   11.845590 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.169307    0.006778   11.852367 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             11.852367   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.614981   29.268240   library setup time
                                             29.268240   data required time
---------------------------------------------------------------------------------------------
                                             29.268240   data required time
                                            -11.852367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.415873   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002555    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840061    0.000032   10.180032 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002530    0.037114    0.618656   10.798689 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.037114    0.000078   10.798767 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002481    0.036981    0.378321   11.177088 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.036981    0.000074   11.177162 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033915    0.056802    0.129025   11.306187 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.057470    0.005165   11.311351 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.172814    0.527081   11.838433 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.173223    0.007734   11.846167 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             11.846167   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616446   29.266777   library setup time
                                             29.266777   data required time
---------------------------------------------------------------------------------------------
                                             29.266777   data required time
                                            -11.846167   data arrival time
---------------------------------------------------------------------------------------------
                                             17.420609   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002940    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840076    0.000040   10.180040 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001766    0.034352    0.613851   10.793891 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.034352    0.000035   10.793926 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.037563    0.378464   11.172390 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037563    0.000083   11.172473 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035812    0.059043    0.131839   11.304312 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.059563    0.004668   11.308980 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.171385    0.526974   11.835954 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.171752    0.007304   11.843258 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             11.843258   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.615896   29.267326   library setup time
                                             29.267326   data required time
---------------------------------------------------------------------------------------------
                                             29.267326   data required time
                                            -11.843258   data arrival time
---------------------------------------------------------------------------------------------
                                             17.424068   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004212    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840140    0.000074   10.180074 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003075    0.039363    0.622109   10.802182 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.039363    0.000099   10.802281 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.036226    0.377709   11.179990 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036226    0.000045   11.180035 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034169    0.057053    0.129308   11.309343 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.057623    0.004788   11.314132 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.165972    0.522707   11.836839 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.166263    0.006443   11.843282 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             11.843282   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.613842   29.269381   library setup time
                                             29.269381   data required time
---------------------------------------------------------------------------------------------
                                             29.269381   data required time
                                            -11.843282   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426100   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003158    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840087    0.000045   10.180045 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034775    0.614543   10.794589 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.034775    0.000054   10.794642 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002460    0.036923    0.377255   11.171898 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.036923    0.000074   11.171971 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016728    0.037018    0.110959   11.282930 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.037080    0.001404   11.284335 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.194377    0.535529   11.819863 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.195004    0.010062   11.829926 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             11.829926   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.624595   29.258627   library setup time
                                             29.258627   data required time
---------------------------------------------------------------------------------------------
                                             29.258627   data required time
                                            -11.829926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.428701   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003093    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840083    0.000044   10.180044 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002659    0.037512    0.619480   10.799523 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037512    0.000082   10.799605 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002162    0.035935    0.376476   11.176081 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.035935    0.000044   11.176125 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037408    0.061173    0.132227   11.308351 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.061899    0.005610   11.313961 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.160701    0.519885   11.833845 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.160991    0.006329   11.840175 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             11.840175   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.611870   29.271353   library setup time
                                             29.271353   data required time
---------------------------------------------------------------------------------------------
                                             29.271353   data required time
                                            -11.840175   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431177   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003212    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840088    0.000046   10.180046 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.034855    0.614673   10.794719 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.034855    0.000056   10.794775 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002462    0.036930    0.377303   11.172078 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.036930    0.000074   11.172152 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018155    0.037518    0.113294   11.285446 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.037576    0.001360   11.286805 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.189932    0.533827   11.820633 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.190337    0.008063   11.828695 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             11.828695   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.622849   29.260372   library setup time
                                             29.260372   data required time
---------------------------------------------------------------------------------------------
                                             29.260372   data required time
                                            -11.828695   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431679   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003758    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840117    0.000061   10.180061 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.035910    0.616414   10.796476 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.035910    0.000066   10.796542 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002526    0.037116    0.378130   11.174672 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037116    0.000052   11.174724 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029965    0.040349    0.113858   11.288582 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.041355    0.005149   11.293731 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.181407    0.526342   11.820072 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.181993    0.009407   11.829479 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             11.829479   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619727   29.263496   library setup time
                                             29.263496   data required time
---------------------------------------------------------------------------------------------
                                             29.263496   data required time
                                            -11.829479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434015   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002444    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840059    0.000031   10.180032 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002218    0.036085    0.616692   10.796723 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036085    0.000068   10.796790 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002913    0.038551    0.380636   11.177426 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038551    0.000087   11.177513 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033975    0.043729    0.117099   11.294613 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.044836    0.005677   11.300290 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.174210    0.522668   11.822958 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.174697    0.008453   11.831410 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             11.831410   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616998   29.266224   library setup time
                                             29.266224   data required time
---------------------------------------------------------------------------------------------
                                             29.266224   data required time
                                            -11.831410   data arrival time
---------------------------------------------------------------------------------------------
                                             17.434813   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003325    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840088    0.000046   10.180046 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002275    0.036303    0.617058   10.797104 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036303    0.000068   10.797173 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.036733    0.377429   11.174602 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036733    0.000070   11.174671 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035647    0.058966    0.130708   11.305379 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.059689    0.005483   11.310862 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.160332    0.518627   11.829489 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.160662    0.006725   11.836214 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             11.836214   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.611747   29.271475   library setup time
                                             29.271475   data required time
---------------------------------------------------------------------------------------------
                                             29.271475   data required time
                                            -11.836214   data arrival time
---------------------------------------------------------------------------------------------
                                             17.435261   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004416    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840146    0.000076   10.180077 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034461    0.614044   10.794121 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034461    0.000036   10.794156 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002949    0.038718    0.380211   11.174367 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.038718    0.000091   11.174459 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013306    0.032079    0.106955   11.281413 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.032106    0.000870   11.282284 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.192173    0.533952   11.816236 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.192546    0.007810   11.824045 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             11.824045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.623676   29.259546   library setup time
                                             29.259546   data required time
---------------------------------------------------------------------------------------------
                                             29.259546   data required time
                                            -11.824045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.435501   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003498    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840108    0.000057   10.180058 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001771    0.034374    0.613894   10.793951 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034374    0.000036   10.793986 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002203    0.036077    0.375480   11.169467 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.036077    0.000044   11.169511 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015737    0.035384    0.109367   11.278877 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.035427    0.001169   11.280046 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.190783    0.533912   11.813958 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.191222    0.008412   11.822371 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             11.822371   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.623180   29.260042   library setup time
                                             29.260042   data required time
---------------------------------------------------------------------------------------------
                                             29.260042   data required time
                                            -11.822371   data arrival time
---------------------------------------------------------------------------------------------
                                             17.437672   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003464    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840105    0.000055   10.180056 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002172    0.035909    0.616411   10.796466 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.035909    0.000065   10.796531 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002377    0.036703    0.377192   11.173723 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.036703    0.000048   11.173772 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031860    0.041926    0.114992   11.288764 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.042872    0.005121   11.293885 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.174842    0.522747   11.816632 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.175321    0.008423   11.825055 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             11.825055   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617231   29.265991   library setup time
                                             29.265991   data required time
---------------------------------------------------------------------------------------------
                                             29.265991   data required time
                                            -11.825055   data arrival time
---------------------------------------------------------------------------------------------
                                             17.440937   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002886    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840073    0.000038   10.180038 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002220    0.036091    0.616715   10.796753 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036091    0.000047   10.796801 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.039766    0.382329   11.179129 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.039766    0.000099   11.179229 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036524    0.045979    0.119015   11.298244 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.047427    0.006667   11.304911 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.161655    0.514310   11.819220 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.162096    0.007818   11.827038 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             11.827038   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.612283   29.270939   library setup time
                                             29.270939   data required time
---------------------------------------------------------------------------------------------
                                             29.270939   data required time
                                            -11.827038   data arrival time
---------------------------------------------------------------------------------------------
                                             17.443901   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003836    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840119    0.000062   10.180062 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002224    0.036109    0.616742   10.796804 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036109    0.000068   10.796872 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002845    0.038256    0.380218   11.177090 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038256    0.000088   11.177177 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034380    0.044024    0.117361   11.294538 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.045075    0.005560   11.300099 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.162812    0.516121   11.816220 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.163102    0.006366   11.822586 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             11.822586   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.612659   29.270561   library setup time
                                             29.270561   data required time
---------------------------------------------------------------------------------------------
                                             29.270561   data required time
                                            -11.822586   data arrival time
---------------------------------------------------------------------------------------------
                                             17.447975   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002407    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840055    0.000029   10.180030 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003094    0.039449    0.622205   10.802235 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.039449    0.000099   10.802334 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002911    0.038524    0.381973   11.184306 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038524    0.000087   11.184393 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012861    0.031461    0.106284   11.290677 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.031482    0.000771   11.291448 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.163029    0.511058   11.802506 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.163235    0.005413   11.807919 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             11.807919   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.612709   29.270512   library setup time
                                             29.270512   data required time
---------------------------------------------------------------------------------------------
                                             29.270512   data required time
                                            -11.807919   data arrival time
---------------------------------------------------------------------------------------------
                                             17.462593   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002961    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840076    0.000040   10.180040 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003634    0.042193    0.625611   10.805651 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042193    0.000128   10.805779 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004251    0.043515    0.390558   11.196337 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.043515    0.000146   11.196483 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011850    0.031125    0.097551   11.294034 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.031141    0.000694   11.294727 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.155842    0.504988   11.799715 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.156013    0.004850   11.804565 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             11.804565   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.610007   29.273216   library setup time
                                             29.273216   data required time
---------------------------------------------------------------------------------------------
                                             29.273216   data required time
                                            -11.804565   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468651   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003022    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840080    0.000042   10.180042 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002350    0.036592    0.617534   10.797576 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036592    0.000068   10.797644 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.038147    0.380261   11.177905 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.038147    0.000086   11.177991 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013250    0.033555    0.097694   11.275685 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.033576    0.000815   11.276501 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.155489    0.505548   11.782049 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.155680    0.005107   11.787156 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             11.787156   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.609882   29.273340   library setup time
                                             29.273340   data required time
---------------------------------------------------------------------------------------------
                                             29.273340   data required time
                                            -11.787156   data arrival time
---------------------------------------------------------------------------------------------
                                             17.486183   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003149    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840088    0.000046   10.180046 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002104    0.035652    0.615986   10.796032 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035652    0.000061   10.796093 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002144    0.035861    0.375614   11.171707 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035861    0.000045   11.171753 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011706    0.030887    0.094103   11.265856 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.030901    0.000661   11.266517 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.140671    0.492676   11.759193 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.140762    0.003464   11.762657 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             11.762657   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.604301   29.278921   library setup time
                                             29.278921   data required time
---------------------------------------------------------------------------------------------
                                             29.278921   data required time
                                            -11.762657   data arrival time
---------------------------------------------------------------------------------------------
                                             17.516264   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003529    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840106    0.000056   10.180057 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002072    0.035528    0.615783   10.795839 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035528    0.000061   10.795900 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.034759    0.373685   11.169585 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.034759    0.000037   11.169622 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011490    0.030482    0.093329   11.262952 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.030493    0.000585   11.263537 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.130407    0.483588   11.747126 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.130474    0.002887   11.750012 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             11.750012   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.600452   29.282768   library setup time
                                             29.282768   data required time
---------------------------------------------------------------------------------------------
                                             29.282768   data required time
                                            -11.750012   data arrival time
---------------------------------------------------------------------------------------------
                                             17.532757   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004412    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920154    0.000081    9.460081 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005821    0.057660    0.425379    9.885460 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.057660    0.000233    9.885693 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004333    0.047746    0.404686   10.290379 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.047746    0.000154   10.290532 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018366    0.045683    0.092068   10.382600 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.045783    0.001796   10.384396 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    0.609071    0.803844   11.188240 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.610010    0.020722   11.208962 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             11.208962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.537750   29.345472   library setup time
                                             29.345472   data required time
---------------------------------------------------------------------------------------------
                                             29.345472   data required time
                                            -11.208962   data arrival time
---------------------------------------------------------------------------------------------
                                             18.136511   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003006    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920079    0.000042    9.460042 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002041    0.033000    0.402157    9.862200 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.033000    0.000060    9.862260 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003574    0.042833    0.394956   10.257215 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.042833    0.000116   10.257332 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018783    0.046085    0.091543   10.348875 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.046175    0.001434   10.350309 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    0.547459    0.762528   11.112837 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.548140    0.016754   11.129591 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.129591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.535592   29.347631   library setup time
                                             29.347631   data required time
---------------------------------------------------------------------------------------------
                                             29.347631   data required time
                                            -11.129591   data arrival time
---------------------------------------------------------------------------------------------
                                             18.218039   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004313    0.920000    0.000000    9.460000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920151    0.000079    9.460079 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002702    0.036701    0.406583    9.866662 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.036701    0.000086    9.866749 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003549    0.042669    0.395621   10.262370 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.042669    0.000116   10.262486 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064028    0.135914    0.156438   10.418923 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.136088    0.004194   10.423118 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.342032    0.635082   11.058200 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.342122    0.005583   11.063783 ^ SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.063783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.520493   29.362728   library setup time
                                             29.362728   data required time
---------------------------------------------------------------------------------------------
                                             29.362728   data required time
                                            -11.063783   data arrival time
---------------------------------------------------------------------------------------------
                                             18.298944   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004561    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920133    0.000070    9.460071 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003521    0.041594    0.641746   10.101816 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.041594    0.000125   10.101942 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002887    0.038404    0.382673   10.484614 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.038404    0.000085   10.484699 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054857    0.061564    0.131192   10.615891 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.063661    0.009425   10.625317 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.164621    0.525498   11.150815 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.164823    0.005400   11.156215 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.156215   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.422488   29.460735   library setup time
                                             29.460735   data required time
---------------------------------------------------------------------------------------------
                                             29.460735   data required time
                                            -11.156215   data arrival time
---------------------------------------------------------------------------------------------
                                             18.304520   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003340    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920097    0.000051    9.460051 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002910    0.038593    0.637897   10.097948 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038593    0.000090   10.098038 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.038786    0.381998   10.480036 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.038786    0.000091   10.480127 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061397    0.067490    0.135405   10.615532 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.069562    0.009852   10.625383 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.155716    0.520462   11.145845 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.155912    0.005173   11.151018 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.151018   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.418871   29.464352   library setup time
                                             29.464352   data required time
---------------------------------------------------------------------------------------------
                                             29.464352   data required time
                                            -11.151018   data arrival time
---------------------------------------------------------------------------------------------
                                             18.313334   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003613    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920111    0.000058    9.460058 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001922    0.034972    0.631672   10.091729 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.034972    0.000057   10.091786 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003093    0.039372    0.381330   10.473116 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.039372    0.000097   10.473213 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.050009    0.057361    0.128400   10.601613 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.059177    0.008472   10.610085 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.166566    0.525477   11.135562 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.166782    0.005602   11.141164 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.141164   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.423283   29.459940   library setup time
                                             29.459940   data required time
---------------------------------------------------------------------------------------------
                                             29.459940   data required time
                                            -11.141164   data arrival time
---------------------------------------------------------------------------------------------
                                             18.318777   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003639    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920103    0.000054    9.460054 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001880    0.034810    0.631402   10.091456 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.034810    0.000056   10.091513 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003299    0.040343    0.382562   10.474074 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040343    0.000106   10.474180 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047138    0.054906    0.126864   10.601044 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.056339    0.007384   10.608428 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.164621    0.522258   11.130686 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.164876    0.006018   11.136704 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.136704   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.422509   29.460714   library setup time
                                             29.460714   data required time
---------------------------------------------------------------------------------------------
                                             29.460714   data required time
                                            -11.136704   data arrival time
---------------------------------------------------------------------------------------------
                                             18.324009   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003001    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920073    0.000038    9.460038 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002796    0.038079    0.637170   10.097209 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038079    0.000091   10.097300 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002952    0.038710    0.381676   10.478975 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038710    0.000090   10.479065 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046493    0.054551    0.125262   10.604327 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.056370    0.008243   10.612571 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.161672    0.520031   11.132602 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.161864    0.005218   11.137820 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.137820   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.421287   29.461935   library setup time
                                             29.461935   data required time
---------------------------------------------------------------------------------------------
                                             29.461935   data required time
                                            -11.137820   data arrival time
---------------------------------------------------------------------------------------------
                                             18.324116   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003161    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920088    0.000046    9.460047 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002006    0.035293    0.632198   10.092245 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035293    0.000059   10.092303 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002677    0.037558    0.378832   10.471135 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037558    0.000080   10.471215 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.043113    0.051089    0.123699   10.594914 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.052400    0.006795   10.601710 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.160206    0.517092   11.118802 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.160405    0.005285   11.124086 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.124086   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.420694   29.462528   library setup time
                                             29.462528   data required time
---------------------------------------------------------------------------------------------
                                             29.462528   data required time
                                            -11.124086   data arrival time
---------------------------------------------------------------------------------------------
                                             18.338440   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003660    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920115    0.000060    9.460060 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001918    0.034957    0.631649   10.091710 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.034957    0.000056   10.091766 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002652    0.037482    0.378538   10.470304 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037482    0.000079   10.470383 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041264    0.049880    0.121595   10.591978 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.051356    0.007093   10.599072 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.159164    0.515849   11.114920 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.159353    0.005137   11.120057 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.120057   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.420268   29.462954   library setup time
                                             29.462954   data required time
---------------------------------------------------------------------------------------------
                                             29.462954   data required time
                                            -11.120057   data arrival time
---------------------------------------------------------------------------------------------
                                             18.342896   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179957    0.032710    9.908382 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              9.908382   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617838   29.265385   library setup time
                                             29.265385   data required time
---------------------------------------------------------------------------------------------
                                             29.265385   data required time
                                             -9.908382   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357002   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179837    0.032508    9.908180 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              9.908180   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617792   29.265430   library setup time
                                             29.265430   data required time
---------------------------------------------------------------------------------------------
                                             29.265430   data required time
                                             -9.908180   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357248   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179596    0.032105    9.907777 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              9.907777   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617700   29.265522   library setup time
                                             29.265522   data required time
---------------------------------------------------------------------------------------------
                                             29.265522   data required time
                                             -9.907777   data arrival time
---------------------------------------------------------------------------------------------
                                             19.357746   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.179279    0.031564    9.907236 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              9.907236   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617579   29.265644   library setup time
                                             29.265644   data required time
---------------------------------------------------------------------------------------------
                                             29.265644   data required time
                                             -9.907236   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358406   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.185011    0.039522    9.904650 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              9.904650   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619764   29.263458   library setup time
                                             29.263458   data required time
---------------------------------------------------------------------------------------------
                                             29.263458   data required time
                                             -9.904650   data arrival time
---------------------------------------------------------------------------------------------
                                             19.358809   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.184869    0.039330    9.904458 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              9.904458   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619709   29.263514   library setup time
                                             29.263514   data required time
---------------------------------------------------------------------------------------------
                                             29.263514   data required time
                                             -9.904458   data arrival time
---------------------------------------------------------------------------------------------
                                             19.359055   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.178800    0.030730    9.906403 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              9.906403   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617397   29.265825   library setup time
                                             29.265825   data required time
---------------------------------------------------------------------------------------------
                                             29.265825   data required time
                                             -9.906403   data arrival time
---------------------------------------------------------------------------------------------
                                             19.359423   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.184599    0.038965    9.904093 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              9.904093   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619607   29.263617   library setup time
                                             29.263617   data required time
---------------------------------------------------------------------------------------------
                                             29.263617   data required time
                                             -9.904093   data arrival time
---------------------------------------------------------------------------------------------
                                             19.359522   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.184174    0.038384    9.903512 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              9.903512   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619444   29.263779   library setup time
                                             29.263779   data required time
---------------------------------------------------------------------------------------------
                                             29.263779   data required time
                                             -9.903512   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360266   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.178171    0.029601    9.905273 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              9.905273   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617157   29.266064   library setup time
                                             29.266064   data required time
---------------------------------------------------------------------------------------------
                                             29.266064   data required time
                                             -9.905273   data arrival time
---------------------------------------------------------------------------------------------
                                             19.360790   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.183548    0.037516    9.902643 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              9.902643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.619206   29.264015   library setup time
                                             29.264015   data required time
---------------------------------------------------------------------------------------------
                                             29.264015   data required time
                                             -9.902643   data arrival time
---------------------------------------------------------------------------------------------
                                             19.361374   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.177542    0.028426    9.904099 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              9.904099   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616917   29.266304   library setup time
                                             29.266304   data required time
---------------------------------------------------------------------------------------------
                                             29.266304   data required time
                                             -9.904099   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362206   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.182908    0.036607    9.901734 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              9.901734   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.618962   29.264259   library setup time
                                             29.264259   data required time
---------------------------------------------------------------------------------------------
                                             29.264259   data required time
                                             -9.901734   data arrival time
---------------------------------------------------------------------------------------------
                                             19.362524   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.182120    0.035458    9.900585 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              9.900585   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.618662   29.264559   library setup time
                                             29.264559   data required time
---------------------------------------------------------------------------------------------
                                             29.264559   data required time
                                             -9.900585   data arrival time
---------------------------------------------------------------------------------------------
                                             19.363974   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003254    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180089    0.000046    8.740047 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002408    0.034934    0.407187    9.147233 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.034934    0.000074    9.147307 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011910    0.099649    0.442387    9.589695 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.099650    0.000457    9.590151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.070108    0.068351    0.105118    9.695269 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.074865    0.016988    9.712257 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.170571    0.163415    9.875672 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.176463    0.026290    9.901962 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              9.901962   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616506   29.266716   library setup time
                                             29.266716   data required time
---------------------------------------------------------------------------------------------
                                             29.266716   data required time
                                             -9.901962   data arrival time
---------------------------------------------------------------------------------------------
                                             19.364754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003479    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180100    0.000052    8.740052 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002026    0.032856    0.404594    9.144647 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.032856    0.000060    9.144706 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011553    0.097093    0.439993    9.584699 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.097094    0.000461    9.585159 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.070344    0.068530    0.105814    9.690973 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.074441    0.016270    9.707243 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.170885    0.157884    9.865128 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.180759    0.033384    9.898512 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              9.898512   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.618143   29.265078   library setup time
                                             29.265078   data required time
---------------------------------------------------------------------------------------------
                                             29.265078   data required time
                                             -9.898512   data arrival time
---------------------------------------------------------------------------------------------
                                             19.366568   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.215381    0.055843    9.879452 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              9.879452   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.631335   29.251886   library setup time
                                             29.251886   data required time
---------------------------------------------------------------------------------------------
                                             29.251886   data required time
                                             -9.879452   data arrival time
---------------------------------------------------------------------------------------------
                                             19.372437   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.215204    0.055638    9.879246 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              9.879246   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.631268   29.251955   library setup time
                                             29.251955   data required time
---------------------------------------------------------------------------------------------
                                             29.251955   data required time
                                             -9.879246   data arrival time
---------------------------------------------------------------------------------------------
                                             19.372709   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.214809    0.055180    9.878788 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              9.878788   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.631117   29.252106   library setup time
                                             29.252106   data required time
---------------------------------------------------------------------------------------------
                                             29.252106   data required time
                                             -9.878788   data arrival time
---------------------------------------------------------------------------------------------
                                             19.373318   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.214271    0.054552    9.878160 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              9.878160   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.630912   29.252310   library setup time
                                             29.252310   data required time
---------------------------------------------------------------------------------------------
                                             29.252310   data required time
                                             -9.878160   data arrival time
---------------------------------------------------------------------------------------------
                                             19.374149   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.213623    0.053793    9.877400 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              9.877400   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.630665   29.252556   library setup time
                                             29.252556   data required time
---------------------------------------------------------------------------------------------
                                             29.252556   data required time
                                             -9.877400   data arrival time
---------------------------------------------------------------------------------------------
                                             19.375156   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.212734    0.052741    9.876348 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              9.876348   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.630327   29.252895   library setup time
                                             29.252895   data required time
---------------------------------------------------------------------------------------------
                                             29.252895   data required time
                                             -9.876348   data arrival time
---------------------------------------------------------------------------------------------
                                             19.376547   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.211567    0.051344    9.874951 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              9.874951   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.629882   29.253340   library setup time
                                             29.253340   data required time
---------------------------------------------------------------------------------------------
                                             29.253340   data required time
                                             -9.874951   data arrival time
---------------------------------------------------------------------------------------------
                                             19.378387   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004801    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180174    0.000091    8.740091 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002963    0.038284    0.410958    9.151049 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038284    0.000096    9.151145 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010636    0.090500    0.436353    9.587498 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.090500    0.000346    9.587845 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023783    0.032199    0.082339    9.670183 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.032489    0.002419    9.672603 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.189559    0.151005    9.823608 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.210026    0.049470    9.873077 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              9.873077   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.629295   29.253927   library setup time
                                             29.253927   data required time
---------------------------------------------------------------------------------------------
                                             29.253927   data required time
                                             -9.873077   data arrival time
---------------------------------------------------------------------------------------------
                                             19.380850   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003727    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140103    0.000054    9.310055 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003314    0.040529    0.426525    9.736579 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040529    0.000114    9.736692 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018795    0.072750    0.137114    9.873807 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.072777    0.001402    9.875210 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.137290    0.132474   10.007683 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.138030    0.008590   10.016273 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.016273   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.483461   29.399759   library setup time
                                             29.399759   data required time
---------------------------------------------------------------------------------------------
                                             29.399759   data required time
                                            -10.016273   data arrival time
---------------------------------------------------------------------------------------------
                                             19.383486   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.180047    0.032617    9.858817 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              9.858817   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617872   29.265350   library setup time
                                             29.265350   data required time
---------------------------------------------------------------------------------------------
                                             29.265350   data required time
                                             -9.858817   data arrival time
---------------------------------------------------------------------------------------------
                                             19.406532   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.179916    0.032397    9.858598 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              9.858598   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617822   29.265400   library setup time
                                             29.265400   data required time
---------------------------------------------------------------------------------------------
                                             29.265400   data required time
                                             -9.858598   data arrival time
---------------------------------------------------------------------------------------------
                                             19.406801   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.179681    0.031999    9.858200 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              9.858200   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617733   29.265490   library setup time
                                             29.265490   data required time
---------------------------------------------------------------------------------------------
                                             29.265490   data required time
                                             -9.858200   data arrival time
---------------------------------------------------------------------------------------------
                                             19.407290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.179309    0.031359    9.857559 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              9.857559   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617591   29.265631   library setup time
                                             29.265631   data required time
---------------------------------------------------------------------------------------------
                                             29.265631   data required time
                                             -9.857559   data arrival time
---------------------------------------------------------------------------------------------
                                             19.408070   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.178797    0.030456    9.856656 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              9.856656   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617395   29.265825   library setup time
                                             29.265825   data required time
---------------------------------------------------------------------------------------------
                                             29.265825   data required time
                                             -9.856656   data arrival time
---------------------------------------------------------------------------------------------
                                             19.409170   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.178242    0.029449    9.855650 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              9.855650   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.617184   29.266037   library setup time
                                             29.266037   data required time
---------------------------------------------------------------------------------------------
                                             29.266037   data required time
                                             -9.855650   data arrival time
---------------------------------------------------------------------------------------------
                                             19.410387   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.176750    0.026551    9.852752 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              9.852752   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616616   29.266605   library setup time
                                             29.266605   data required time
---------------------------------------------------------------------------------------------
                                             29.266605   data required time
                                             -9.852752   data arrival time
---------------------------------------------------------------------------------------------
                                             19.413855   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004243    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180146    0.000077    8.740077 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.035399    0.407749    9.147827 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.035399    0.000075    9.147902 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010678    0.090804    0.435913    9.583814 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.090804    0.000377    9.584190 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026318    0.034142    0.084069    9.668260 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034427    0.002501    9.670760 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.170734    0.155440    9.826200 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.175218    0.023187    9.849387 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              9.849387   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   29.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   29.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   29.983221 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   29.883223   clock uncertainty
                                  0.000000   29.883223   clock reconvergence pessimism
                                 -0.616032   29.267191   library setup time
                                             29.267191   data required time
---------------------------------------------------------------------------------------------
                                             29.267191   data required time
                                             -9.849387   data arrival time
---------------------------------------------------------------------------------------------
                                             19.417803   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.010008    5.770053 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.123394    5.893447 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001493    5.894941 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104570    0.274367    6.169307 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104570    0.000314    6.169622 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003515    0.029877    0.122014    6.291636 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.029877    0.000118    6.291753 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.291753   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072083    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010745   29.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   29.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.009056   29.831001 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.111640   29.942640 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001354   29.943995 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.843996   clock uncertainty
                                  0.950804   30.794802   clock reconvergence pessimism
                                 -0.069468   30.725332   library setup time
                                             30.725332   data required time
---------------------------------------------------------------------------------------------
                                             30.725332   data required time
                                             -6.291753   data arrival time
---------------------------------------------------------------------------------------------
                                             24.433578   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072083    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.011875    5.581875 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.178170    5.760045 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.079321    0.010008    5.770053 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.053568    0.055010    0.123394    5.893447 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.055058    0.001493    5.894941 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014856    0.104570    0.274367    6.169307 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.104572    0.000597    6.169904 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.166640    0.185048    6.354952 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.166752    0.003741    6.358693 ^ wbs_ack_o (out)
                                              6.358693   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.358693   data arrival time
---------------------------------------------------------------------------------------------
                                             39.781303   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003521    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170108    0.000057   10.310057 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002770    0.037061    0.408936   10.718993 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.037061    0.000081   10.719074 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011037    0.101426    0.106293   10.825367 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.101430    0.000581   10.825948 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.211489    0.231792   11.057740 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.213584    0.017828   11.075567 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.075567   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.072083    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632618    0.010743   54.660744 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068805    0.077343    0.161201   54.821945 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.077389    0.001247   54.823193 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.116097    0.145718   54.968910 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.119256    0.014310   54.983219 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   54.883221   clock uncertainty
                                  0.000000   54.883221   clock reconvergence pessimism
                                 -1.234699   53.648521   library setup time
                                             53.648521   data required time
---------------------------------------------------------------------------------------------
                                             53.648521   data required time
                                            -11.075567   data arrival time
---------------------------------------------------------------------------------------------
                                             42.572956   slack (MET)



