// Seed: 2723284837
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6
);
  wire id_8;
  wire id_9 = 1;
  assign id_2 = id_4;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_0, id_5, id_0, id_2, id_5, id_0, id_5
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  wand  id_3,
    output logic id_4,
    output tri   id_5,
    input  tri0  id_6
);
  wor id_8;
  always @(posedge id_3) begin
    $display(id_1 == 1, 1, 1, 1 == id_8, id_0, 1);
    begin
      id_8 = 1;
      id_4 <= 1;
      id_5 = id_3;
    end
  end
  module_0(
      id_5, id_0, id_5, id_0, id_6, id_5, id_1
  );
endmodule
