Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MEMU
Version: F-2011.09-SP3
Date   : Sat Sep 18 18:23:30 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: S3 (input port)
  Endpoint: WB_DATA[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MEMU               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  S3 (in)                                  0.00       0.00 r
  U10643/ZN (INV_X1)                       0.04       0.04 f
  U10840/ZN (OAI221_X1)                    0.07       0.11 r
  U10842/ZN (NAND2_X1)                     0.02       0.13 f
  WB_DATA[0] (out)                         0.00       0.13 f
  data arrival time                                   0.13

  max_delay                                0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.13


1
