// Seed: 2825775370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri0 id_9
);
  wire id_11;
  assign id_6 = 1;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
