INFO: [VRFC 10-2263] Analyzing Verilog file "H:/complex_design/complex_design.srcs/sources_1/new/set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/complex_design/complex_design.srcs/sim_1/new/set_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_tb
