#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 27 20:01:24 2017
# Process ID: 11692
# Current directory: D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1
# Command line: vivado.exe -log SuperRacing.vds -mode batch -messageDb vivado.pb -notrace -source SuperRacing.tcl
# Log file: D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/SuperRacing.vds
# Journal file: D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SuperRacing.tcl -notrace
Command: synth_design -top SuperRacing -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 307.305 ; gain = 99.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SuperRacing' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:3]
INFO: [Synth 8-638] synthesizing module 'CentralController' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:4]
INFO: [Synth 8-638] synthesizing module 'CollisionJudge' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CollisionJudge.v:5]
INFO: [Synth 8-256] done synthesizing module 'CollisionJudge' (1#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CollisionJudge.v:5]
WARNING: [Synth 8-689] width (11) of port connection 'user_posx' does not match port width (10) of module 'CollisionJudge' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:150]
WARNING: [Synth 8-689] width (11) of port connection 'user_posy' does not match port width (10) of module 'CollisionJudge' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:151]
WARNING: [Synth 8-689] width (11) of port connection 'enemy1_posy' does not match port width (10) of module 'CollisionJudge' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:154]
WARNING: [Synth 8-689] width (11) of port connection 'enemy2_posy' does not match port width (10) of module 'CollisionJudge' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:155]
INFO: [Synth 8-256] done synthesizing module 'CentralController' (2#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/CentralController.v:4]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/VGA.v:3]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/vga_sync.v:3]
	Parameter PAL bound to: 640 - type: integer 
	Parameter LAF bound to: 480 - type: integer 
	Parameter PLD bound to: 800 - type: integer 
	Parameter LFD bound to: 525 - type: integer 
	Parameter HPW bound to: 96 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter VPW bound to: 2 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/vga_sync.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/vga_sync.v:113]
WARNING: [Synth 8-5788] Register line_cnt_reg in module vga_sync is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/vga_sync.v:38]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (3#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/vga_sync.v:3]
INFO: [Synth 8-256] done synthesizing module 'VGA' (4#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/VGA.v:3]
WARNING: [Synth 8-689] width (19) of port connection 'address_sig' does not match port width (17) of module 'VGA' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:54]
INFO: [Synth 8-638] synthesizing module 'RAM_MANAGER' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:11]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (5#1) [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (6#1) [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (7#1) [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (8#1) [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (9#1) [D:/vivado_project/SuperRacing/SuperRacing.runs/synth_1/.Xil/Vivado-11692-DESKTOP-HD/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM_MANAGER' (10#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:11]
WARNING: [Synth 8-689] width (19) of port connection 'address_sig' does not match port width (17) of module 'RAM_MANAGER' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:68]
INFO: [Synth 8-638] synthesizing module 'INPUTSIG_CONVERTOR' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/INPUTSIG_CONVERTOR.v:3]
INFO: [Synth 8-256] done synthesizing module 'INPUTSIG_CONVERTOR' (11#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/INPUTSIG_CONVERTOR.v:3]
WARNING: [Synth 8-3848] Net seg_select in module/entity SuperRacing does not have driver. [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:14]
WARNING: [Synth 8-3848] Net seg_LED in module/entity SuperRacing does not have driver. [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:15]
INFO: [Synth 8-256] done synthesizing module 'SuperRacing' (12#1) [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/SuperRacing.v:3]
WARNING: [Synth 8-3331] design CentralController has unconnected port clk100mhz
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_select[3]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_select[2]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_select[1]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_select[0]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[6]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[5]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[4]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[3]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[2]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[1]
WARNING: [Synth 8-3331] design SuperRacing has unconnected port seg_LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 344.621 ; gain = 136.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 344.621 ; gain = 136.852
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'RMINST/Background' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:40]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_1' instantiated as 'RMINST/CarShapeRom' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:41]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_2' instantiated as 'RMINST/CollisionRom' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:42]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_3' instantiated as 'RMINST/StartPicture' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_4' instantiated as 'RMINST/OverPicture' [D:/vivado_project/SuperRacing/SuperRacing.srcs/sources_1/new/RAM_MANAGER.v:44]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
