{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707363302089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707363302090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 07 22:35:01 2024 " "Processing started: Wed Feb 07 22:35:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707363302090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707363302090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707363302090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707363302784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707363302784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tutorial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tutorial_tb " "Found entity 1: Tutorial_tb" {  } { { "Tutorial_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Tutorial_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtract.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_src " "Found entity 1: mini_src" {  } { { "mini_src.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_src_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_src_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_src_tb " "Found entity 1: mini_src_tb" {  } { { "mini_src_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707363315565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAin DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"RAin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegisterAImmediate DataPath.v(15) " "Verilog HDL Implicit Net warning at DataPath.v(15): created implicit net for \"RegisterAImmediate\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBin DataPath.v(16) " "Verilog HDL Implicit Net warning at DataPath.v(16): created implicit net for \"RBin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A DataPath.v(23) " "Verilog HDL Implicit Net warning at DataPath.v(23): created implicit net for \"A\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZin DataPath.v(24) " "Verilog HDL Implicit Net warning at DataPath.v(24): created implicit net for \"RZin\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RZout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RZout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RAout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBout DataPath.v(27) " "Verilog HDL Implicit Net warning at DataPath.v(27): created implicit net for \"RBout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_enable mini_src.v(19) " "Verilog HDL Implicit Net warning at mini_src.v(19): created implicit net for \"pc_enable\"" {  } { { "mini_src.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_input mini_src.v(20) " "Verilog HDL Implicit Net warning at mini_src.v(20): created implicit net for \"pc_input\"" {  } { { "mini_src.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_enable mini_src.v(28) " "Verilog HDL Implicit Net warning at mini_src.v(28): created implicit net for \"ir_enable\"" {  } { { "mini_src.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_input mini_src.v(29) " "Verilog HDL Implicit Net warning at mini_src.v(29): created implicit net for \"ir_input\"" {  } { { "mini_src.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gp_output mini_src_tb.v(22) " "Verilog HDL Implicit Net warning at mini_src_tb.v(22): created implicit net for \"gp_output\"" {  } { { "mini_src_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/mini_src_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1707363315570 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "Bus.v(3) " "Verilog HDL error at Bus.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Design Software" 0 -1 1707363315581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707363315612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 07 22:35:15 2024 " "Processing ended: Wed Feb 07 22:35:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707363315612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707363315612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707363315612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707363315612 ""}
