[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F100C8T6B production of ST MICROELECTRONICS from the text:This is information on a product in full production. November 2016 DocID16455 Rev 9 1/96STM32F100x4 STM32F100x6 \nSTM32F100x8 STM32F100xB\nLow & medium-density va lue line, advanced ARM®-based 32-bit MCU \nwith 16 to 128 KB Flash, 12 ti mers, ADC, DAC & 8 comm interfaces\nDatasheet - production data\nFeatures\n•Core: ARM® 32-bit Cortex®-M3 CPU\n– 24 MHz maximum frequency,  \n1.25 DMIPS/MHz (Dhrystone 2.1) \nperformance\n– Single-cycle multiplic ation and hardware \ndivision\n•Memories\n– 16 to 128 Kbytes of Flash memory\n– 4 to 8 Kbytes of SRAM\n•Clock, reset and supply management\n– 2.0 to 3.6 V application supply and I/Os\n– POR, PDR and programmable voltage \ndetector (PVD)\n– 4-to-24 MHz cr ystal oscillator\n– Internal 8 MHz factory-trimmed RC\n– Internal 40 kHz RC\n– PLL for CPU clock– 32 kHz oscillator for RTC with calibration\n•Low power\n– Sleep, Stop and Standby modes\n–V\nBAT supply for RTC and backup registers\n•Debug mode\n– Serial wire debug (SWD) and JTAG \ninterfaces\n•DMA\n– 7-channel DMA controller\n– Peripherals supported:  timers, ADC, SPIs, \nI2Cs, USARTs and DACs\n•1 × 12-bit, 1.2 µs A/D converter (up to 16 \nchannels)\n– Conversion range: 0 to 3.6 V\n– Temperature sensor\n•2 × 12-bit D/A converters\n•Up to 80 fast I/O ports\n– 37/51/80 I/Os, all mappable on 16 external \ninterrupt vectors and almost all 5 V-tolerant•Up to 12 timers\n– Up to three 16-bit time rs, each with up to 4 \nIC/OC/PWM or pulse counter\n– 16-bit, 6-channel advanced-control timer: \nup to 6 channels for PWM output, dead \ntime generation and emergency stop\n– One 16-bit timer, with 2 IC/OC, 1 \nOCN/PWM, dead-time generation and \nemergency stop\n– Two 16-bit timers, each with \nIC/OC/OCN/PWM, dead-time generation and emergency stop\n– 2 watchdog timers (Independent and \nWindow)\n– SysTick timer: 24-bit downcounter– Two 16-bit basic timers to drive the DAC\n•Up to 8 communications interfaces\n– Up to two I\n2C interfaces (SMBus/PMBus)\n– Up to 3 USARTs (ISO 7816 interface, LIN, \nIrDA capability, modem control)\n– Up to 2 SPIs (12 Mbit/s)\n– Consumer electronics control (CEC) \ninterface\n•CRC calculation unit, 96-bit unique ID\n•ECOPACK® packages\n          Table 1. Device summary\nReference Part number\nSTM32F100x4 STM32F100C4, STM32F100R4\nSTM32F100x6 STM32F100C6, STM32F100R6\nSTM32F100x8STM32F100C8, STM32F100R8, \nSTM32F100V8\nSTM32F100xBSTM32F100CB, STM32F100RB, \nSTM32F100VB)%*$\nLQFP100 14 × 14 mm\nLQFP64 10 × 10 mm\nLQFP48 7 × 7 mmTFBGA64 5 × 5 mm\nwww.st.com\nContents STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n2/96 DocID16455 Rev 9Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n2.2 Overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.2.1 ARM® Cortex®-M3 core with embedded Flash and SRAM . . . . . . . . . . 14\n2.2.2 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.2.3 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . 142.2.4 Embedded SRAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.2.5 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 14\n2.2.6 External interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . . 15\n2.2.7 Clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n2.2.8 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n2.2.9 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152.2.10 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n2.2.11 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.2.12 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162.2.13 DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n2.2.14 RTC (real-time clock) and backup register s . . . . . . . . . . . . . . . . . . . . . . 17\n2.2.15 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172.2.16 I\n²C bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n2.2.17 Universal synchronous/asynchronous receiver transmitter (USART)  . . 19\n2.2.18 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202.2.19 HDMI (high-definition multimedia interface) consumer  \nelectronics control (CEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n2.2.20 GPIOs (general-purpose inputs/outputs) . . . . . . . . . . . . . . . . . . . . . . . . 20\n2.2.21 Remap capability . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 202.2.22 ADC (analog-to-digital converter)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n2.2.23 DAC (digital-to-analog converter)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n2.2.24 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n2.2.25 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n4 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nDocID16455 Rev 9 3/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Contents\n45 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 315.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n5.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 325.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n5.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 35\n5.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 35\n5.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 375.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n5.3.6 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n5.3.7 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n5.3.8 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\n5.3.9 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n5.3.10 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 545.3.11 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . . 55\n5.3.12 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n5.3.13 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 575.3.14 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n5.3.15 TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n5.3.16 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 645.3.17 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\n5.3.18 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n5.3.19 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n6.1 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n6.2 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.3 TFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 836.4 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nContents STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n4/96 DocID16455 Rev 96.5 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n6.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n6.5.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . . 90\n7 Ordering information scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\n8 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nDocID16455 Rev 9 5/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F100xx features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11Table 3. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 17\nTable 4. Low & medium-density STM32F100xx pin definitions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 5. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 33\nTable 6. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 34\nTable 7. Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 8. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 9. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35Table 10. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 11. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 7\nTable 12. Maximum current consumption in Run mode, code with data processing  \nrunning from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 13. Maximum current consumption in Run mode, code with data processing  \nrunning from RAM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38\nTable 14. Maximum current consumption in Sleep mode, code running from Flash or RAM. . . . . . . 39Table 15. Typical and maximum current consumptions in  Stop and Standby modes  . . . . . . . . . . . . 40\nTable 16. Typical current consumption in  Run mode, code with data processing  \nrunning from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 17. Typical current consumption in Sleep mode, code running from Flash or RAM. . . . . . . . . 44Table 18. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 45\nTable 19. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 20. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 21. HSE 4-24 MHz oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 8\nTable 22. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\nTable 23. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nTable 24. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 25. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51Table 26. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 52\nTable 27. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 28. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 29. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 30. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 55\nTable 31. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 32. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 56\nTable 33. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 34. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 57\nTable 35. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 60\nTable 36. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 37. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 62\nTable 38. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 63\nTable 39. I\n2C characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 40. SCL frequency (fPCLK1 = 24 MHz, VDD = 3.3 V)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 41. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 42. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 43. RAIN max for fADC = 12 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 44. ADC accuracy - limited test  conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 45. ADC accuracy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nList of tables STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n6/96 DocID16455 Rev 9Table 46. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 47. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 48. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 77\nTable 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 80\nTable 50. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball  \ngrid array package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 51. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA). . . . . . . . . . . . . . . . . . . . 84\nTable 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 86\nTable 53. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 89\nTable 54. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 92\nTable 55. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nDocID16455 Rev 9 7/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB List of figures\n8List of figures\nFigure 1. STM32F100xx value line block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nFigure 2. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 13\nFigure 3. STM32F100xx value line LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22Figure 4. STM32F100xx value line LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 5. STM32F100xx value line LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 6. STM32F100xx value line TFBGA64 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 7. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 8. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 9. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 32\nFigure 10. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 11. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 12. Maximum current consumption in Run mode versus frequency (at 3.6 V) -  \ncode with data processing running from RAM, perip herals enabled. . . . . . . . . . . . . . . . . . 39\nFigure 13. Maximum current consumption in Run mode versus frequency (at 3.6 V) -  \ncode with data processing running from RAM, perip herals disabled . . . . . . . . . . . . . . . . . 39\nFigure 14. Typical current consumption on V\nBAT with RTC on vs. temperature  \nat different VBAT values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nFigure 15. Typical current consumption in Stop mode with regulator in Run mode  \nversus temperature at VDD = 3.3 V and 3.6 V  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nFigure 16. Typical current consumption in Stop mode with regulator  \nin Low-power mode versus temperature at VDD = 3.3 V and 3.6 V  . . . . . . . . . . . . . . . . . . 41\nFigure 17. Typical current consumption in Standby mode  \nversus temperature at VDD = 3.3 V and 3.6 V  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 18. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nFigure 19. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nFigure 20. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nFigure 21. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nFigure 22. Standard I/O input characterist ics - CMOS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 23. Standard I/O input characteristics - TTL port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 8\nFigure 24. 5 V tolerant I/O inpu t characteristics - CMOS port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 25. 5 V tolerant I/O inpu t characteristics - TTL port  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 9\nFigure 26. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 62\nFigure 27. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nFigure 28. I2C bus AC waveforms and measurement circuit(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFigure 29. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67Figure 30. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 31. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nFigure 32. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 71\nFigure 33. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71Figure 34. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . . 72\nFigure 35. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . . 72\nFigure 36. 12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 74\nFigure 37. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . 76Figure 38. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 39. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nFigure 40. LQFP64 – 10 x 10 mm 64 pin low-profile quad fl at package outline  . . . . . . . . . . . . . . . . . 80\nFigure 41. LQFP64 - 64-pin, 10 x 10 mm low-profile quad  flat recommended footprint  . . . . . . . . . . . 81\nList of figures STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n8/96 DocID16455 Rev 9Figure 42. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nFigure 43. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 44. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball  \ngrid array, recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 45. TFBGA64 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nFigure 46. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . . . . 86\nFigure 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nFigure 48. LQFP48 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 49. LQFP100 PD max vs. TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nDocID16455 Rev 9 9/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Introduction\n951 Introduction\nThis datasheet provides the ordering informat ion and mechanical devic e characteristics of \nthe STM32F100x4, STM32F100x6, STM32F100x8 and STM32F100xB microcontrollers.\nIn the rest of the document, the STM32F100x4 and STM32F100x6 are referred to as low-\nd\nensity devices while the STM32F100x8 and STM32F100xB are identified as medium-\ndensity devices.\nThis STM32F100xx datasheet should be read in conjunction with the low- and medium-\nd\nensity STM32F100xx reference manual.  \nFor information on programming, erasing and pr otection of the internal Flash memory \nplease refer to the STM32F100xx Flash programming manual.  \nThe reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com .\nFor information on the Cortex\n®-M3 core please refer to the Cortex®-M3 Technical Reference \nManual, available from the www.arm.com website at the following address: http://infocenter.arm.com.\n  \nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n10/96 DocID16455 Rev 92 Description\nThe STM32F100x4, STM32F100x6, STM32F100x8 and STM32F100xB microcontrollers \nincorporate the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a 24 \nMHz frequency, high-speed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 8 Kbytes), and an extensive range  of enhanced peripherals and I/Os connected \nto two APB buses. All devices offer standard  communication interfaces (up to two I\n2Cs, two \nSPIs, one HDMI CEC, and up to three USARTs), one 12-bit ADC, two 12-bit DACs, up to six \ngeneral-purpose 16-bit timers and an advanced-control PWM timer.\nThe STM32F100xx low- and medium-density devices operate in the –  40 to +  85 °C and  \n– 40 to +  105 °C temperature ranges, from a 2.0 to 3.6  V power supply. \nA comprehensive set of power- saving mode allows the design of low-power applications.\nThese microcontrollers include devices in three different packages ranging from 48 pins to \n100 pins. Depending on the device chosen, di fferent sets of peripherals are included.\nThese features make these microcontrollers su itable for a wide range of applications such \nas application control and user interfac es, medical and hand-held equipment, PC and \ngaming peripherals, GPS platforms, industrial  applications, PLCs, inverters, printers, \nscanners, alarm systems, vi deo intercoms, and HVACs.\nDocID16455 Rev 9 11/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n952.1 Device overview\nThe description below gives an overview of th e complete range of peripherals proposed in \nthis family.\nFigure  1 shows the general block diagram of the device family.\n           Table 2. STM32F100xx features and peripheral counts\nPeripheral STM32F100Cx STM32F100Rx STM32F100Vx\nFlash - Kbytes 16 32 64 128 16 32 64 128 64 128\nSRAM - Kbytes 44884488 8 8\nTimersAdvanced-control 1 1 1 1 1\nGeneral-purpose 5(1)65(1)66\nCommunication \ninterfacesSPI 1(2)21(2)22\nI2C 1(3)21(3)22\nUSART 2(4)32(4)33\nCEC 1\n12-bit synchronized ADC\nnumber of channels1\n10 channels1\n16 channels1\n16 channels\nGPIOs 37 51 80\n12-bit DAC\nNumber of channels2\n2\nCPU frequency 24 MHz\nOperating voltage 2.0 to 3.6 V\nOperating temperaturesAmbient operating tem perature: –40 to +85 °C /–40 to +105 °C (see Table 8 )\nJunction temperature: –40 to +125 °C (see Table 8 )\nPackages LQFP48 LQFP64, TFBGA64 LQFP100\n1. TIM4 not present.\n2. SPI2 is not present.3. I2C2 is not present.4. USART3 is not present.\nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n12/96 DocID16455 Rev 9Figure 1. STM32F100xx value line block diagram\n1. Peripherals not present in low-density value line devices.\n2. AF = alternate function on I/O port pin.3. T\nA = –40 °C to +85 °C (junction temperature up to 105 °C) or TA = –40 °C to +105 °C (junction temperature up to 125 °C).0!;\x11\x15\x1a\x10=%84\x0e)4\n77$\'\n\x11\x12\rBIT\x00!$#\x11\x11\x16\x00!$#\x00CHANNELS\n\x08!$#?).X\t*4$)\n*4#+\x0f37#,+\n*4-3\x0f37$)/.*4234\n*4$/\n.2346$$\x1d\x00\x12\x0e\x10\x006\x00TO\x00\x13\x0e\x16\x006\n\x18\x10\x00!&\n0";\x11\x15\x1a\x10=\n0#;\x11\x15\x1a\x10=\n!("\x127+50\n\'0)/\x00PORT\x00!\n\'0)/\x00PORT\x00"\n\'0)/\x00PORT\x00#FMAX\x1a\x00\x12\x14\x00-(Z633\n62%&\x0b\'0\x00$-!\n4)-\x12\n4)-\x1384!,\x00/3#\x00\n\x14\r\x12\x14\x00-(Z\n84!,\x00\x13\x12K(Z/3#?).\n/3#?/54\n/3#\x13\x12?/54/3#\x13\x12?).!0"\x11\x00\x1a\x00&MAX\x1d \x12\x14\x00-(Z(#,+0#,+\x11&LASH\x00\x11\x12\x18\x00+"6OLTAGE\x00REG\x0e\n\x13\x0e\x13\x006\x00TO\x00\x11\x0e\x18\x0066$$\x11\x180OWER\n"ACKUP\x00INTERFACEAS\x00!&\n4)-\x14\x08\x11\t\x13\x12\x00BIT\n24#\n!752#\x00(3#ORTEX\r-\x13\x00#05)BUS\n$BUS\nOBL\n53!24\x1153!24\x12\n30)\x12\x08\x11\t\x17\x00CHANNELS\n"ACKUP\nREGISTER\n4)-\x11\x15\n)\x12#\x1128\x0c48\x0c\x00#43\x0c\x00243\x0c53!24\x13\x08\x11\t\n4EMP\x00SENSOR0$;\x11\x15\x1a\x10= \'0)/\x00PORT\x00$\n0%;\x11\x15\x1a\x10= \'0)/\x00PORT\x00%&#,+2#\x00,3\n3TANDBY)7$\' 6$$\x13\x13\n 6"!40/2\x00\x0f\x000$23UPPLY\nSUPERVISION\x00\n 6$$!6$$!\n633!\n 6$$!6"!4\x00\x1d\x00\x11\x0e\x186\x00TO\x00\x13\x0e\x166\n#+\x00AS\x00!&\n28\x0c48\x0c\x00#43\x0c\x00243\x0c\n#+\x00AS\x00!&28\x0c48\x0c\x00#43\x0c\x00243\x0c\n#+\x00AS\x00!&!0"\x12\x00\x1a\x00&MAX\n30)\x11\n)&\x00INTERFACE 6$$!\n06$2ESET\n)NT\n 6$$\n!("\x12\n!0"\x12!0"\x110/2\n4!-0%2\r24#\x003YSTEM\n4)-\x11\x162ESET\x00\x06\nCLOCK\nCONTROL\x000#,+\x120,,\n\x11\x12\rBIT\x00$!#\x11)&)&\n)&\n\x11\x12\rBIT\x00$!#\x12\n 6$$!$!#\x11?/54\x00AS\x00!&\n$!#\x12?/54\x00AS\x00!&32!-\x00\n\x18\x00+"\n4)-\x16\n4)-\x17\x08!,!2-\x00/54\t.6)#42!#%#,+\n42!#%$;\x10\x1a\x13=\nAS\x00!&\n4)-\x11\x17PBUS4RACE\nCONTROLLER\n!("\x00\x1a\x00&MAX\x1d\n)\x12#\x12\x08\x11\t($-)\x00#%# ($-)\x00#%#\x00AS\x00!&\x14\x00CHANNELS\nAS\x00!&\n\x14\x00CHANNELS\nAS\x00!&\n\x14\x00CHANNELS\nAS\x00!&\n-/3)\x0c\x00-)3/\x0c\n3#+\x0c\x00.33\x00AS\x00!&\n-/3)\x0c\x00-)3/\x0c\n3#+\x0c\x00.33\x00AS\x00!&\n62%&n\x12\x00CHANNELS\x0c\x00\x11\x00COMPL\x0e\nCHANNEL\x00AND\x00"+).\x00\nAS\x00!&\n&LASH\nINTERFACE"US\x00MATRIX\n3#,\x0c\x003$!\x0c\x003-"!\x00AS\x00!&\n3#,\x0c\x003$!\x0c\x003-"!\x00AS\x00!&\nAI\x11\x15\x19\x10\x11B4)-\x11\x14\x00CHANNELS\x0c\x00\x13\x00COMPL\x0e\nCHANNELS\x0c\x00%42\x00AND\n"+).\x00AS\x00!&\n\x12\x14\x00-(Z\x00\x1d\x00\x12\x14\x00-(Z\x11\x00CHANNEL\x0c\x00\x11\x00COMPL\x0e\nCHANNEL\x00AND\x00"+).\nAS\x00!&\x11\x00CHANNEL\x0c\x00\x11\x00COMPL\x0e\nCHANNEL\x00AND\x00"+).\nAS\x00!&*4!\'\x00\x06\x0037\nDocID16455 Rev 9 13/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n95Figure 2. Clock tree\n1. To have an ADC conversion time of 1.2 µs, APB2 must be at 24 MHz.(3%\x00/3#\x14\r\x12\x14\x00-(Z\n/3#?).\x00/3#?/54\n/3#\x13\x12?).\n/3#\x13\x12?/54,3%\x00/3#\n\x13\x12\x0e\x17\x16\x18\x00K(Z(3)\x002#\x18\x00-(Z\n,3)\x002#\n\x14\x10\x00K(ZTO\x00INDEPENDENT\x00WATCHDOG\x00\x08)7$\'\t0,,X\x12\x0c\x00X\x13\x0c\x00X\x14\x000,,-5,\n(3%\x00\x1d\x00(IGH\rSPEED\x00EXTERNAL\x00CLOCK\x00SIGNAL\n,3%\x00\x1d\x00,OW\x00\rSPEED\x00EXTERNAL\x00CLOCK\x00SIGNAL,3)\x00\x1d\x00,OW\rSPEED\x00INTERNAL\x00CLOCK\x00SIGNAL(3)\x00\x1d(IGH\rSPEED\x00INTERNAL\x00CLOCK\x00SIGNAL,EGEND\x1a\n-#/\x00CLOCK\x00OUTPUT-AIN\x0e\x0e\x0e\x0c\x00X\x11\x16 !("\n0RESCALER\n\x0f\x11\x0c\x00\x12\x0e\x0e\x15\x11\x12\n\x0f\x120,,#,+\n(3)\n(3%!0"\x11\n0RESCALER\n\x0f\x11\x0c\x00\x12\x0c\x00\x14\x0c\x00\x18\x0c\x00\x11\x16\n!$#\n0RESCALER\n\x0f\x12\x0c\x00\x14\x0c\x00\x16\x0c\x00\x18!$##,+\x00\x11\x12\x00-(Z\x00MAX0#,+\x11(#,+\n0,,#,+TO\x00!("\x00BUS\x0c\x00CORE\x0c\x00\nMEMORY\x00AND\x00$-!\nTO\x00!$#\x11\n,3%\n,3)(3)\n\x0f\x11\x12\x18\x0f\x12\n(3)\n(3%PERIPHERALSTO\x00!0"\x11\n0ERIPHERAL\x00#LOCK\x00\n%NABLE\n%NABLE0ERIPHERAL\x00#LOCK\x00\n!0"\x12\n0RESCALER\n\x0f\x11\x0c\x00\x12\x0c\x00\x14\x0c\x00\x18\x0c\x00\x11\x160#,+\x12\n4)-\x11\x0f\x11\x15\x0f\x11\x16\x0f\x11\x17\x00TIMERSTO\x004)-\x11\x0c\x004)-\x11\x15\x0c\x00\n4)-\x11\x16\x00AND\x004)-\x11\x17PERIPHERALS\x00TO\x00!0"\x12\n0ERIPHERAL\x00#LOCK\x00\n%NABLE\n%NABLE0ERIPHERAL\x00#LOCK\x00\x12\x14\x00-(Z\x00MAX\n\x12\x14\x00-(Z\n\x12\x14\x00-(Z\x00MAX\x12\x14\x00-(Z\x00MAX\nTO\x0024#0,,32# 37\n-#/\x00#33TO\x00#ORTEX\x003YSTEM\x00TIMER \x0f\x18#LOCK\x00\n%NABLE\n393#,+\n\x00MAX\n24##,+\n24#3%,;\x11\x1a\x10=\x004)-X#,+4)-X#,+\n)7$\'#,+\n393#,+&#,+\x00#ORTEX\nFREE\x00RUNNING\x00CLOCK\n4)-\x12\x0c\x13\x0c\x14\x0c\x16\x0c\x17TO\x004)-\x12\x0c\x13\x0c\x14\x0c\x16\x00AND\x00\x17\nAI\x11\x17\x13\x11\x11)F\x00\x08!0"\x11\x00PRESCALER\x00\x1d\x11\t\x00X\x11\nELSE\x00\x00X\x12\n)F\x00\x08!0"\x12\x00PRESCALER\x00\x1d\x11\t\x00X\x11\nELSE\x00X\x1202%$)6\x11\n\x0f\x11\x0f\x12\x0f\x13\x0e\x0e\x0e\x0f\x00\x0e\x0e\x0e\x0f\x11\x15\x0f\x11\x16TO\x00&LASH\x00PROGRAMMING\x00INTERFACE&,)4&#,+\nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n14/96 DocID16455 Rev 92.2 Overview\n2.2.1 ARM® Cortex®-M3 core with embedded Flash and SRAM\nThe ARM® Cortex®-M3 processor is the latest generat ion of ARM processors for embedded \nsystems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.\nThe ARM Cortex®-M3 32-bit RISC processor featur es exceptional code-efficiency, \ndelivering the high-performance expected from an ARM core in the memory size usually \nassociated with 8- and 16-bit devices.\nThe STM32F100xx value line family having an embedded ARM core, is therefore compatible with all ARM tools and software.\n2.2.2 Embedded Flash memory\nUp to 128 Kbytes of embedded Flash memory is available for storing programs and data.\n2.2.3 CRC (cyclic redundan cy check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared  with a reference signature generated at link-\ntime and stored at a given memory location.\n2.2.4 Embedded SRAM\nUp to 8 Kbytes of embedded SRAM accessed (r ead/write) at CPU clock speed with 0 wait \nstates.\n2.2.5 Nested vectored interrupt controller (NVIC)\nThe STM32F100xx value line embeds a nested ve ctored interrupt controller able to handle \nup to 41 maskable interrupt channels (not including the 16 interrupt lines of Cortex®-M3) \nand 16 priority levels.\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving  higher priority interrupts\n• Support for tail-chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\nDocID16455 Rev 9 15/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n952.2.6 External interrupt /event controller (EXTI)\nThe external interrupt/event controller consists  of 18 edge detector lines used to generate \ninterrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to  80 GPIOs can be connected \nto the 16 external interrupt lines.\n2.2.7 Clocks and startup\nSystem clock selection is perf ormed on startup, however the internal RC 8 MHz oscillator is \nselected as default CPU clock on reset. An external 4-24 MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used extern al crystal, resona tor or oscillator).\nSeveral prescalers allow t he configuration of the AHB frequency,  the high-speed APB \n(APB2) and the low-sp eed APB (APB1) domains. The maxi mum frequency of  the AHB and \nthe APB domains is 24 MHz.\n2.2.8 Boot modes\nAt startup, boot pins are used to  select one of three boot options:\n• Boot from user Flash\n• Boot from system memory\n• Boot from embedded SRAM\nThe boot loader is located in System Memory. It is used to reprogram the Flash memory by \nusing USART1. For further details please refer to AN2606.\n2.2.9 Power supply schemes\n• VDD = 2.0 to 3.6 V: External power supply  for I/Os and the internal regulator.  \nProvided externally through VDD pins.\n• VSSA, VDDA = 2.0 to 3.6 V: External analog power supplies for ADC, DAC, Reset \nblocks, RCs and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC or \nDAC is used).  \nVDDA and VSSA must be connected to VDD and VSS, respectively.\n• VBAT = 1.8 to 3.6 V: Powe r supply for RTC, external cl ock 32 kHz oscillator and backup \nregisters (through power switch) when VDD is not present.\n2.2.10 Power supply supervisor\nThe device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains \nin reset mode when V\nDD is below a specified threshold, VPOR/PDR , without the need for an \nexternal reset circuit.\nThe device features an embedded programmable voltage detector (PVD) that monitors the \nVDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n16/96 DocID16455 Rev 9higher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software. \n2.2.11 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR) and power down.\n• MR is used in the nominal regulation mode (Run) \n• LPR is used in the Stop mode\n• Power down is used in Standby mode: the re gulator output is in high impedance: the \nkernel circuitry is powered do wn, inducing zero consumption (but the contents of the \nregisters and SRAM are lost)\nThis regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.\n2.2.12 Low-power modes\nThe STM32F100xx value line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup \nsources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Stop  mode\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillators are disabled . The voltage regulator can also be put \neither in normal or in low power mode.  \nThe device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.\n• Standby  mode\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillato rs are also switched off. After entering \nStandby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry. \nThe device exits Standby mode when an external reset (NRST pin), a IWDG reset, a \nrising edge on the WKUP pin, or an RTC alarm occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop \nor Standby mode.\n2.2.13 DMA\nThe flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the ge neration of interrupts when the controller \nreaches the end of the buffer.\nDocID16455 Rev 9 17/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n95Each channel is connected to dedicated hardw are DMA requests, with support for software \ntrigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.\nThe DMA can be used with the main peripherals: SPI, DAC, I2C, USART, all timers and \nADC.\n2.2.14 RTC (real-time cl ock) and backup registers\nThe RTC and the backup registers are supplied through a switch that takes power either on \nVDD supply when present or through the VBAT pin. The backup regi sters are ten 16-bit \nregisters used to store 20 bytes of user application data when VDD power is not present. \nThe real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It  is clocked by a 32.768 kHz external crystal, resonator or oscillator, the \ninternal low power RC oscillator or the high -speed external clock divided by 128. The \ninternal low power RC has a typical frequency  of 40 kHz. The RTC can be calibrated using \nan external 512\n Hz output to compensate for any natural crystal deviation. The RTC \nfeatures a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit pres caler is used for the time base clock and is by \ndefault configured to generate a time base of 1 second from a clock at 32.768 kHz. \n2.2.15 Timers and watchdogs\nThe STM32F100xx devices include an advanced-c ontrol timer, six general-purpose timers, \ntwo basic timers and two watchdog timers.\nTable  3 compares the features of the advanced-c ontrol, general-purpose and basic timers.\n          Table 3. Timer feature comparison\nTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA request \ngenerationCapture/compare \nchannelsComplementary\noutputs\nTIM1 16-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 Yes\nTIM2, \nTIM3, \nTIM416-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 No\nTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 Yes\nTIM16, \nTIM1716-bit UpAny integer \nbetween 1 \nand 65536Yes 1 Yes\nTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No\nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n18/96 DocID16455 Rev 9Advanced-control timer (TIM1)\nThe advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 \nchannels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or center-aligned modes)\n• One-pulse mode output\nIf configured as a standard 16-bit timer, it has the same features as the TIMx timer. If \nconfigured as the 16-bit PW M generator, it has full modu lation capability (0-100%). \nThe counter can be frozen in debug mode.\nMany features are shared with those of the standard TIM timers which have the same \narchitecture. The advanced control timer can th erefore work together with the TIM timers via \nthe Timer Link feature for synchronization or event chaining. \nGeneral-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16 & TIM17)\nThere are six synchronizable general-purpose timers embedded in the STM32F100xx \ndevices (see Table 3  for differences). Each general-purpose timers can be used to generate \nPWM outputs, or as simple time base.\nTIM2, TIM3, TIM4\nSTM32F100xx devices feature three synchronizable 4-channels general-purpose timers. These timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.\nThe TIM2, TIM3, TIM4 general-purpose time rs can work together or with the TIM1 \nadvanced-control timer via the Timer Link fe ature for synchronization or event chaining.\nTIM2, TIM3, TIM4 all have independent DMA request generation.\nThese timers are capable of handling quadrat ure (incremental) encoder signals and the \ndigital outputs from 1 to 3 hall-effect sensors.\nTheir counters can be frozen in debug mode.\nTIM15, TIM16 and TIM17\nThese timers are based on a 16-bit auto-r eload upcounter and a 16-bit prescaler. \nTIM15 has two independent channels, wher eas TIM16 and TIM17 feature one single \nchannel for input capture/output compare, PWM or one-pulse mode output. \nThe TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with \nTIM1 via the Timer Link feature for synchronization or event chaining.\nTIM15 can be synchronized with TIM16 and TIM17.\nTIM15, TIM16, and TIM17 have a compleme ntary output with dead-time generation and \nindependent DMA request generation\nDocID16455 Rev 9 19/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n95Their counters can be frozen in debug mode.\nBasic timers TIM6 and TIM7\nThese timers are mainly used for DAC trigge r generation. They can also be used as a \ngeneric 16-bit time base.\nIndependent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and St andby modes. It can be used as a watchdog to \nreset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\nWindow watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capab ility and the counter can be frozen in \ndebug mode.\nSysTick timer\nThis timer is dedicated for OS, but could also  be used as a standard down counter. It \nfeatures:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0.\n• Programmable clock source\n2.2.16 I²C bus\nThe I²C bus interface can operate in multimas ter and slave modes. It can support standard \nand fast modes.\nIt supports dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. \nA hardware CRC generation/verification is embedded.  \nThe interface can be served by DMA and it supports SM Bus 2.0/PM Bus.\n2.2.17 Universal sync hronous/asynchronous receiver  transmitter (USART)\nThe STM32F100xx value line embeds three universal synchronous/asynchronous receiver \ntransmitters (USART1, USART2 and USART3).\nThe available USART interfaces communicate at  up to 3 Mbit/s. They provide hardware \nmanagement of the CTS and RTS signals,  they support IrDA SIR ENDEC, the \nmultiprocessor communication mode, the sing le-wire half-duplex communication mode and \nhave LIN Master/S lave capability.\nThe USART interfaces can be served by the DMA controller.\nDescription STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n20/96 DocID16455 Rev 92.2.18 Serial peripheral interface (SPI)\nUp to two SPIs are able to commu nicate up to 12 Mbit/s in slave and master modes in full-\nduplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits.\nBoth SPIs can be served  by the DMA controller.\n2.2.19 HDMI (high-definition multimedia interface) consumer  \nelectronics control (CEC)\nThe STM32F100xx value line embeds a HDMI-CEC controller that provides hardware \nsupport of consumer electronics control (CEC) (Appendix supplement 1 to the HDMI standard).\nThis protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory \noverhead.\n2.2.20 GPIOs (general- purpose inputs/outputs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. All GPIOs are high current \ncapable.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\n2.2.21 Remap capability\nThis feature allows the use of a maximum number of peripherals in a given application. Indeed, alternate functions are available not on ly on the default pins but also on other \nspecific pins onto which they are remappabl e. This has the advantage of making board \ndesign and port usage much more flexible.\nFor details refer to Table  4: Low & medium-density STM32F100xx pin definitions ; it shows \nthe list of remappable alternate functions and the pins onto which they can be remapped. \nSee the STM32F10xxx reference manual for software considerations.\n2.2.22 ADC (analog-to-digital converter)\nThe 12-bit analog to digital converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.\nThe ADC can be served by the DMA controller.\nAn analog watchdog feature allows very precis e monitoring of the converted voltage of one, \nsome or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.\nDocID16455 Rev 9 21/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Description\n952.2.23 DAC (digital-to-analog converter)\nThe two 12-bit buffered DAC channels can be used to convert two digital signals into two \nanalog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in noninverting configuration.\nThis dual digital Interface supports the following features:\n• two DAC converters: one for each output channel\n• up to 10-bit output\n• left or right data alignment in 12-bit mode\n• synchronized update capability\n• noise-wave generation\n• triangular-wave generation\n• dual DAC channels’ independent  or simultaneous conversions\n• DMA capability for each channel\n• external triggers for conversion\n• input voltage reference VREF+\nEight DAC trigger inputs are used in the STM32F100xx. The DAC channels are triggered \nthrough the timer update outputs that are also connected to different DMA channels.\n2.2.24 Temperature sensor\nThe temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2\n V < VDDA < 3.6  V. The temperature sensor is internally \nconnected to the ADC1_IN16 input channel whic h is used to convert the sensor output \nvoltage into a digital value.\n2.2.25 Serial wire JTAG debug port (SWJ-DP)\nThe ARM SWJ-DP Interface is embedded, and is  a combined JTAG and serial wire debug \nport that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared re spectively with SWDIO and SWCLK and a \nspecific sequence on the TMS pin is us ed to switch between JTAG-DP and SW-DP.\nPinouts and pin description STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n22/96 DocID16455 Rev 93 Pinouts and pin description\nFigure 3. STM32F100xx value line LQFP100 pinout\n\x14\x13\x13\n\x1c\x1c\n\x1c\x1b\n\x1c\x1a\x1c\x19\n\x1c\x18\n\x1c\x17\n\x1c\x16\n\x1c\x15\n\x1c\x14\n\x1c\x13\n\x1b\x1c\n\x1b\x1b\x1b\x1a\n\x1b\x19\n\x1b\x18\n\x1b\x17\n\x1b\x16\n\x1b\x15\n\x1b\x14\n\x1b\x13\n\x1a\x1c\n\x1a\x1b\n\x1a\x1a\n\x1a\x19\x14\n\x15\n\x16\x17\n\x18\n\x19\n\x1a\n\x1b\n\x1c\n\x14\x13\n\x14\x14\n\x14\x15\x14\x16\n\x14\x17\n\x14\x18\n\x14\x19\n\x14\x1a\n\x14\x1b\n\x14\x1c\n\x15\x13\n\x15\x14\n\x15\x15\n\x15\x16\n\x15\x17\n\x15\x18\x1a\x18\n\x1a\x17\n\x1a\x16\n\x1a\x15\n\x1a\x14\n\x1a\x13\n\x19\x1c\n\x19\x1b\n\x19\x1a\n\x19\x19\n\x19\x18\n\x19\x17\x19\x16\n\x19\x15\n\x19\x14\n\x19\x13\n\x18\x1c\n\x18\x1b\n\x18\x1a\n\x18\x19\n\x18\x18\x18\x17\n\x18\x16\n\x18\x15\n\x18\x143(\x15\n3(\x16\n3(\x17\n3(\x18\n3(\x19\n9%$7\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n966B\x18\n9\'\'B\x18\n26&B,1\n26&B287\n1567\n3&\x13\n3&\x14\n3&\x15\n3&\x16\n966$\n95()\x10\n95()\x0e\n9\'\'$\n3$\x13\x10:.83\n3$\x14\n3$\x159\'\'B\x15\x03\n966B\x15\x031&\x03\n3$\x03\x14\x16\x03\n3$\x03\x14\x15\x033$\x03\x14\x14\x03\n3$\x03\x14\x13\x03\n3$\x03\x1c\x033$\x03\x1b\x03\n3&\x1c\x03\n3&\x1b\x03\n3&\x1a\x03\n3&\x19\x03\n3\'\x14\x18\x033\'\x14\x17\x03\n3\'\x14\x16\x03\n3\'\x14\x15\x033\'\x14\x14\x03\n3\'\x14\x13\x03\n3\'\x1c\x03\n3\'\x1b\x03\n3%\x14\x18\x03\n3%\x14\x17\x033%\x14\x16\x03\n3%\x14\x15\x033$\x16\n966B\x17\n9\'\'B\x17\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3&\x17\n3&\x18\n3%\x13\n3%\x14\n3%\x15\n3(\x1a\n3(\x1b\n3(\x1c\n3(\x14\x13\n3(\x14\x14\n3(\x14\x15\n3(\x14\x163(\x14\x17\n3(\x14\x18\n3%\x14\x13\n3%\x14\x14\n966B\x14\n9\'\'B\x149\'\'B\x16\x03\n966B\x16\x03\n3(\x14\x033(\x13\x03\n3%\x1c\x03\n3%\x1b\x03\n%227\x13\x033%\x1a\x03\n3%\x19\x03\n3%\x18\x033%\x17\x03\n3%\x16\x03\n3\'\x1a\x03\n3\'\x19\x03\n3\'\x18\x03\n3\'\x17\x033\'\x16\x03\n3\'\x15\x03\n3\'\x14\x03\n3\'\x13\x03\n3&\x14\x15\x03\n3&\x14\x14\x03\n3&\x14\x13\x03\n3$\x14\x18\x03\n3$\x14\x17\x03\x15\x19\n\x15\x1a\x15\x1b\n\x15\x1c\n\x16\x13\n\x16\x14\n\x16\x15\n\x16\x16\n\x16\x17\n\x16\x18\n\x16\x19\n\x16\x1a\n\x16\x1b\n\x16\x1c\n\x17\x13\n\x17\x14\n\x17\x15\n\x17\x16\n\x17\x17\n\x17\x18\n\x17\x19\n\x17\x1a\n\x17\x1b\n\x17\x1c\n\x18\x13\nDL\x14\x17\x16\x1b\x19F/4)3\x14\x13\x133&\x14\x16\x107$03(5\x1057&\nDocID16455 Rev 9 23/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Pinouts and pin description\n95Figure 4. STM32F100xx value line LQFP64 pinout\nFigure 5. STM32F100xx value line LQFP48 pinout\x19\x17 \x19\x16 \x19\x15 \x19\x14 \x19\x13 \x18\x1c \x18\x1b \x18\x1a \x18\x19 \x18\x18 \x18\x17 \x18\x16 \x18\x15 \x18\x14 \x18\x13 \x17\x1c\n\x17\x1b\n\x17\x1a\n\x03\x17\x19\n\x03\x17\x18\n\x03\x17\x17\x03\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\x16\x1b\n\x16\x1a\n\x16\x19\x16\x18\n\x16\x17\n\x16\x16\n\x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x1c \x16\x13 \x16\x14 \x16\x15 \x15\x18 \x15\x19 \x15\x1a \x15\x1b\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x03\n\x1a\x03\n\x1b\x03\x1c\x03\n\x14\x13\n\x14\x14\x03\n\x14\x15\x03\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x199%$7\n3&\x14\x16\x10$17,B7$03\n3&\x14\x17\x1026&\x16\x15B,1\n3&\x14\x18\x1026&\x16\x15B287\n3\'\x13\x1026&B,1\n3\'\x14\x1026&B287\n1567\n3&\x13\n3&\x14\n3&\x15\n3&\x16\n966$\n9\'\'$\n3$\x13\x10:.83\n3$\x143$\x15\n9\'\'B\x16\x03\x03\n966B\x16\x03\x03\n3%\x1c\x03\x033%\x1b\x03\x03\n%227\x13\x03\x03\n3%\x1a\x03\x033%\x19\x03\x03\n3%\x18\x03\x03\n3%\x17\x03\x03\n3%\x16\x03\x03\n3\'\x15\x03\x03\n3&\x14\x15\x03\x03\n3&\x14\x14\x03\x03\n3&\x14\x13\x03\x03\n3$\x14\x18\x03\x03\n3$\x14\x17\x03\n9\'\'B\x15\x03\x03\n966B\x15\x03\x03\n3$\x14\x16\x03\x03\n3$\x14\x15\x03\x03\n3$\x14\x14\x03\x03\n3$\x14\x13\x03\x03\n3$\x1c\x03\x03\n3$\x1b\x03\x03\n3&\x1c\x03\x03\n3&\x1b\x03\x03\n3&\x1a\x03\x03\n3&\x19\x03\x03\n3%\x14\x18\x03\x03\n3%\x14\x17\x03\x03\n3%\x14\x16\x03\x03\n3%\x14\x15\x033$\x16\n966B\x17\n9\'\'B\x17\n3$\x17\n3$\x18\n3$\x193$\x1a\n3&\x17\n3&\x18\n3%\x13\n3%\x14\n3%\x15\n3%\x14\x13\n3%\x14\x14\n966B\x14\n9\'\'B\x14/4)3\x19\x17\nDL\x14\x17\x16\x1b\x1aE\n44 43 42 41 40 39 38 37\n36\n35\n34\n33\n32\n3130\n29\n28\n27\n26\n25\n242312\n13 14 15 16 17 18 19 20 21 221\n2\n3456 7 8 9 101148 47 46 45\nLQFP48PA3\nPA4\nPA5PA6\nPA7\nPB0\nPB1\nPB2\nPB10\nPB11\nVSS_1\nVDD_1VDD_2  \nVSS_2  \nPA13  \nPA12  PA11  \nPA10  \nPA9  PA8  \nPB15  \nPB14  PB13  \nPB12 VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPD0-OSC_IN\nPD1-OSC_OUT\nNRST\nVSSA\nVDDA\nPA0-WKUP\nPA1\nPA2\nVDD_3  \nVSS_3  \nPB9  PB8  \nBOOT0  \nPB7  \nPB6  \nPB5  \nPB4  \nPB3  \nPA15  \nPA14 \nai14378dPC13-TAMPER-RTC\nPinouts and pin description STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n24/96 DocID16455 Rev 9Figure 6. STM32F100xx value line TFBGA64 ballout\n          AI15494PB2PC14-\nOSC32_IN\nPA7 PA4PA2PA15\nPB11PB1 PA6 PA3\nHPB10\nPC5 PC4D PA8PA9BOOT0 PB8\nC\nPC9PA11\nPB6PC12\nVDDAPB9\nB PA12 PC10PC15-\nOSC32_OUTPB3\nPD2A8 7 6 5 4 3 2 1\nVSS_4OSC_IN\nOSC_OUT VDD_4\nGFE\nPC2\nVREF+PC13-\nTAMPER-RTCPB4 PA13 PA14\nPB7 PB5\nVSS_3\nPC7 PC8 PC0 NRST PC1\nPB0 PA5 PB14VDD_2VDD_3\nPB13VBATPC11\nPA10\nVSS_2 VSS_1\n PC6 VSSA\nPA1VDD_1\nPB15\nPB12PA0-WKUP\nTable 4. Low & medium-density STM32F100xx pin definitions \nPins\nPin name\nType(1)\nI / O level(2)Main \nfunction(3)\n(after reset)Alternate functions(3)(4)LQFP100\nLQFP64\nTFBGA64\nLQFP48Default Remap\n1 - - - PE2 I/O FT PE2 TRACECLK -\n2 - - - PE3 I/O FT PE3  TRACED0 -\n3 - - - PE4 I/O FT PE4 TRACED1 -\n4 - - - PE5 I/O FT PE5 TRACED2 -\n5 - - - PE6 I/O FT PE6 TRACED3 -\n61 B 2 1 VBAT S- VBAT --\n7 2 A2 2 PC13-TAMPER-RTC(5)I/O - PC13(6)TAMPER-RTC -\n8 3 A1 3 PC14-OSC32_IN(5)I/O - PC14(6)OSC32_IN -\nDocID16455 Rev 9 25/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Pinouts and pin description\n959 4 B1 4 PC15-OSC32_OUT(5)I/O - PC15(6)OSC32_OUT -\n10 - - - VSS_5 S- VSS_5 --\n11 - - - VDD_5 S- VDD_5 --\n12 5 C1 5 OSC_IN I - OSC_IN - PD0(7)\n13 6 D1 6 OSC_OUT O - OSC_OUT - PD1(7)\n14 7 E1 7 NRST I/O - NRST - -15 8 E3 - PC0 I/O - PC0 ADC1_IN10 -\n16 9 E2 - PC1 I/O - PC1 ADC1_IN11 -\n17 10 F2 - PC2 I/O - PC2 ADC1_IN12 -18 11 -\n(8)- PC3 I/O - PC3 ADC1_IN13 -\n19 12 F1 8 VSSA S- VSSA --\n20 - - - VREF- S- VREF- --\n21 - G1 - VREF+ S- VREF+ --\n22 13 H1 9 VDDA S- VDDA --\n23 14 G2 10 PA0-WKUP I/O - PA0WKUP / USART2_CTS(12)/ \nADC1_IN0 / \nTIM2_CH1_ETR(12)-\n24 15 H2 11 PA1 I/O - PA1USART2_RTS(12)/ \nADC1_IN1 / TIM2_CH2(12) -\n25 16 F3 12 PA2 I/O - PA2USART2_TX(12)/ \nADC1_IN2 / TIM2_CH3(12)/ \nTIM15_CH1(12)-\n26 17 G3 13 PA3 I/O - PA3USART2_RX(12)/ \nADC1_IN3 / TIM2_CH4(12) \n/ TIM15_CH2(12)-\n27 18 C2 - VSS_4 S- VSS_4 --\n28 19 D2 - VDD_4 S- VDD_4 --\n29 20 H3 14 PA4 I/O - PA4SPI1_NSS(12)/ADC1_IN4\nUSART2_CK(12) / \nDAC1_OUT-\n30 21 F4 15 PA5 I/O - PA5SPI1_SCK(12)/ADC1_IN5 / \nDAC2_OUT-\n31 22 G4 16 PA6 I/O - PA6SPI1_MISO(12)/ADC1_IN6 / \nTIM3_CH1(12)TIM1_BKIN / \nTIM16_CH1\n32 23 H4 17 PA7 I/O - PA7SPI1_MOSI(12)/ADC1_IN7 / \nTIM3_CH2(12)TIM1_CH1N \n/ TIM17_CH1Table 4. Low & medium-density ST M32F100xx pin definitions (continued)\nPins\nPin name\nType(1)\nI / O level(2)Main \nfunction(3)\n(after reset)Alternate functions(3)(4)LQFP100\nLQFP64\nTFBGA64\nLQFP48Default Remap\nPinouts and pin description STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n26/96 DocID16455 Rev 933 24 H5 - PC4 I/O - PC4 ADC1_IN14 -\n34 25 H6 - PC5 I/O - PC5 ADC1_IN15 -\n35 26 F5 18 PB0 I/O - PB0 ADC1_IN8/TIM3_CH3(12)TIM1_CH2N\n36 27 G5 19 PB1 I/O - PB1 ADC1_IN9/TIM3_CH4(12)TIM1_CH3N\n37 28 G6 20 PB2 I/O FT PB2/BOOT1 - -\n38 - - - PE7 I/O FT PE7 - TIM1_ETR39 - - - PE8 I/O FT PE8 - TIM1_CH1N\n40 - - - PE9 I/O FT PE9 - TIM1_CH1\n41 - - - PE10 I/O FT PE10 - TIM1_CH2N42 - - - PE11 I/O FT PE11 - TIM1_CH2\n43 - - - PE12 I/O FT PE12 - TIM1_CH3N\n44 - - - PE13 I/O FT PE13 - TIM1_CH345 - - - PE14 I/O FT PE14 - TIM1_CH4\n46 - - - PE15 I/O FT PE15 - TIM1_BKIN\n47 29 G7 21 PB10 I/O FT PB10I2C2_SCL\n(9)/USART3_TX \n(12)TIM2_CH3 / \nHDMI_CEC\n48 30 H7 22 PB11 I/O FT PB11I2C2_SDA(9)/USART3_RX(\n12) TIM2_CH4\n49 31 D6 23 VSS_1 S- VSS_1 --\n50 32 E6 24 VDD_1 S- VDD_1 --\n51 33 H8 25 PB12 I/O FT PB12SPI2_NSS(10)/ \nI2C2_SMBA(9)/ \nTIM1_BKIN(12)/USART3_C\nK(12)-\n52 34 G8 26 PB13 I/O FT PB13SPI2_SCK(10) \n/TIM1_CH1N(12)\nUSART3_CTS(12)-\n53 35 F8 27 PB14 I/O FT PB14SPI2_MISO(10)/ \nTIM1_CH2N(12) / \nUSART3_RTS(12)TIM15_CH1\n54 36 F7 28 PB15 I/O FT PB15SPI2_MOSI(10) / \nTIM1_CH3N / \nTIM15_CH1N(12)TIM15_CH2\n55 - - - PD8 I/O FT PD8 - USART3_TX\n56 - - - PD9 I/O FT PD9 - USART3_RXTable 4. Low & medium-density ST M32F100xx pin definitions (continued)\nPins\nPin name\nType(1)\nI / O level(2)Main \nfunction(3)\n(after reset)Alternate functions(3)(4)LQFP100\nLQFP64\nTFBGA64\nLQFP48Default Remap\nDocID16455 Rev 9 27/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Pinouts and pin description\n9557 - - - PD10 I/O FT PD10 - USART3_CK\n58 - - - PD11 I/O FT PD11 -USART3_CT\nS\n59 - - - PD12 I/O FT PD12 -TIM4_CH1\n(11) / \nUSART3_RT\nS\n60 - - - PD13 I/O FT PD13 -TIM4_CH2(11\n)\n61 - - - PD14 I/O FT PD14 -TIM4_CH3(11\n)\n62 - - - PD15 I/O FT PD15 -TIM4_CH4(11\n)\n63 37 F6 - PC6 I/O FT PC6 - TIM3_CH1\n64 38 E7 - PC7 I/O FT PC7 - TIM3_CH265 39 E8 - PC8 I/O FT PC8 - TIM3_CH3\n66 40 D8 - PC9 I/O FT PC9 - TIM3_CH4\n67 41 D7 29 PA8 I/O FT PA8USART1_CK / MCO / \nTIM1_CH1-\n68 42 C7 30 PA9 I/O FT PA9USART1_TX\n(12) / \nTIM1_CH2 / TIM15_BKIN-\n69 43 C6 31 PA10 I/O FT PA10USART1_RX(12) / \nTIM1_CH3 / TIM17_BKIN-\n70 44 C8 32 PA11 I/O FT PA11 USART1_CTS / TIM1_CH4 -\n71 45 B8 33 PA12 I/O FT PA12 USART1_RTS / TIM1_ETR -\n72 46 A8 34 PA13 I/O FTJTMS-\nSWDIO-P A 1 3\n73 - - - Not connected -\n74 47 D5 35 VSS_2 S- VSS_2 --\n75 48 E5 36 VDD_2 S- VDD_2 --\n76 49 A7 37 PA14 I/O FTJTCK/SWCL\nK-P A 1 4\n77 50 A6 38 PA15 I/O FT JTDI -TIM2_CH1_\nETR/ PA15/ \nSPI1_NSS\n78 51 B7 - PC10 I/O FT PC10 - USART3_TXTable 4. Low & medium-density ST M32F100xx pin definitions (continued)\nPins\nPin name\nType(1)\nI / O level(2)Main \nfunction(3)\n(after reset)Alternate functions(3)(4)LQFP100\nLQFP64\nTFBGA64\nLQFP48Default Remap\nPinouts and pin description STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n28/96 DocID16455 Rev 979 52 B6 - PC11 I/O FT PC11 - USART3_RX\n80 53 C5 - PC12 I/O FT PC12 - USART3_CK\n81 - C1 - PD0 I/O FT PD0 - -82 - D1 - PD1 I/O FT PD1 - -\n83 54 B5 - PD2 I/O FT PD2 TIM3_ETR -\n84 - - - PD3 I/O FT PD3 -USART2_CT\nS\n85 - - - PD4 I/O FT PD4 -USART2_RT\nS\n86 - - - PD5 I/O FT PD5 - USART2_TX\n87 - - - PD6 I/O FT PD6 - USART2_RX\n88 - - - PD7 I/O FT PD7 - USART2_CK\n89 55 A5 39 PB3 I/O FT JTDO  TIM2_CH2 / \nPB3\nTRACESWO\nSPI1_SCK\n90 56 A4 40 PB4 I/O FT NJTRST -PB4 / \nTIM3_CH1\nSPI1_MISO\n91 57 C4 41 PB5 I/O - PB5 I2C1_SMBA / TIM16_BKINTIM3_CH2 / \nSPI1_MOSI\n92 58 D3 42 PB6 I/O FT PB6I2C1_SCL\n(12)/ \nTIM4_CH1(11)(12)\nTIM16_CH1NUSART1_TX\n93 59 C3 43 PB7 I/O FT PB7I2C1_SDA(12)/ \nTIM17_CH1N\nTIM4_CH2(11)(12)USART1_RX\n94 60 B4 44 BOOT0 I - BOOT0 - -\n95 61 B3 45 PB8 I/O FT PB8TIM4_CH3(11)(12) / \nTIM16_CH1(12) / CEC(12) I2C1_SCL\n96 62 A3 46 PB9 I/O FT PB9TIM4_CH4(11)(12) / \nTIM17_CH1(12) I2C1_SDA\n97 - - - PE0 I/O FT PE0 TIM4_ETR(11)-\n98 - - - PE1 I/O FT PE1 - -\n99 63 D4 47 VSS_3 S- VSS_3 --\n10\n064 E4 48 VDD_3 S- VDD_3 --Table 4. Low & medium-density ST M32F100xx pin definitions (continued)\nPins\nPin name\nType(1)\nI / O level(2)Main \nfunction(3)\n(after reset)Alternate functions(3)(4)LQFP100\nLQFP64\nTFBGA64\nLQFP48Default Remap\nDocID16455 Rev 9 29/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Pinouts and pin description\n951. I = input, O = output, S = supply, HiZ= high impedance.\n2. FT= 5 V tolerant.3. Function availability depends on the chosen device. For devices having reduced peripher al counts, it is always the lower \nnumber of peripherals that is included. For example, if a device has only one SPI, two USARTs and two timers, they will be \ncalled SPI1, USART1 & USART2 and TIM2 & TIM 3, respectively. Refer to Table 2 on page 11 .\n4. If several peripherals share the same I/O pin, to avoid conf lict between these alternate f unctions only one peripheral should  \nbe enabled at a time through the peri pheral clock enable bit (in the correspondi ng RCC peripheral clock enable register).\n5. PC13, PC14 and PC15 are supplied through the power switch and since the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is re stricted: the speed should not exceed 2 MHz with a maximum \nload of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).\n6. Main function after the first backup domain power-up. Lat er on, it depends on the contents of the Backup registers even \nafter reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the \nBattery backup domain and BKP register desc ription sections in the STM32F10xxx reference manual, available from the \nSTMicroelectronics website: www.st.com .\n7. The pins number 2 and 3 in the VFQFPN36 package, 5 and 6 in the LQFP48 and LQFP64 packages and C1 and C2 in the \nTFBGA64 package are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be \nremapped by software on these pins. For more details, refer to  the Alternate function I/O and debug configuration section in \nthe STM32F10xxx reference manual.\n8. Unlike in the LQFP64 package, there is  no PC3 in the TFBGA64 package. The V\nREF+ functionality is provided instead.\n9. I2C2 is not present on low-density value line devices.\n10. SPI2 is not present on low-density value line devices.11. TIM4 is not present on low-density value line devices.12. This alternate function can be remapped by software to some  other port pins (if availabl e on the used package). For more \ndetails, refer to the Alternate function I/O and debug configurat ion section in the STM32F10xxx  reference manual, available \nfrom the STMicroelectronics website: www.st.com .\nMemory mapping STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n30/96 DocID16455 Rev 94 Memory mapping\nThe memory map is shown in Figure  7.\nFigure 7. Memory map\n$3%\x03PHPRU\\\x03VSDFH\n\'0$\n24#77$\')7$\'30)\x1253!24\x1253!24\x13!$#\x1153!24\x11\n30)\x11\n%84)2##\n\x13\x14\x15\x16\x17\x18\x19\x1a\n3HULSKHUDOV\n65$0RESERVEDRESERVED\n2SWLRQ\x03%\\WHV\n5HVHUYHG\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x17\x13\x13\x13\x03\x13\x17\x13\x13\x13[\x17\x13\x13\x13\x03\x13\x1b\x13\x13\x13[\x17\x13\x13\x13\x03\x13&\x13\x13\x13[\x17\x13\x13\x13\x03\x15\x1b\x13\x13\x13[\x17\x13\x13\x13\x03\x15&\x13\x13\x13[\x17\x13\x13\x13\x03\x16\x13\x13\x13\x13[\x17\x13\x13\x13\x03\x16\x17\x13\x13\x13[\x17\x13\x13\x13\x03\x16\x1b\x13\x13\x13[\x17\x13\x13\x13\x03\x16&\x13\x13\x13[\x17\x13\x13\x13\x03\x17\x17\x13\x13\x13[\x17\x13\x13\x13\x03\x17\x1b\x13\x13\x13[\x17\x13\x13\x13\x03\x17&\x13\x13\x13[\x17\x13\x13\x13\x03\x18\x17\x13\x13\x13[\x17\x13\x13\x13\x03\x18\x1b\x13\x13\x13[\x17\x13\x13\x13\x03\x19&\x13\x13\x13[\x17\x13\x13\x13\x03\x1a\x13\x13\x13\x13[\x17\x13\x13\x13\x03\x1a\x17\x13\x13\x13[\x17\x13\x13\x14\x03\x13\x13\x13\x13\x13[\x17\x13\x13\x14\x03\x13\x17\x13\x13\x13[\x17\x13\x13\x14\x03\x13\x1b\x13\x13\x13[\x17\x13\x13\x14\x03\x13&\x13\x13\x13[\x17\x13\x13\x14\x03\x14\x13\x13\x13\x13[\x17\x13\x13\x14\x03\x14\x17\x13\x13\x13[\x17\x13\x13\x14\x03\x14\x1b\x13\x13\x13[\x17\x13\x13\x14\x03\x15\x17\x13\x13\x13[\x17\x13\x13\x14\x03\x15\x1b\x13\x13\x13[\x17\x13\x13\x14\x03\x15&\x13\x13\x13[\x17\x13\x13\x14\x03\x16\x13\x13\x13\x13[\x17\x13\x13\x14\x03\x16\x17\x13\x13\x13[\x17\x13\x13\x14\x03\x16\x1b\x13\x13\x13[\x17\x13\x13\x14\x03\x16&\x13\x13\x13[\x17\x13\x13\x15\x03\x13\x13\x13\x13\x13[\x17\x13\x13\x15\x03\x13\x17\x13\x13\x13[\x17\x13\x13\x15\x03\x14\x13\x13\x13\x13[\x17\x13\x13\x15\x03\x14\x17\x13\x13\x13[\x17\x13\x13\x15\x03\x15\x13\x13\x13\x13[\x17\x13\x13\x15\x03\x15\x17\x13\x13\x13[\x17\x13\x13\x15\x03\x16\x13\x13\x13\x13[\x17\x13\x13\x15\x03\x16\x17\x13\x13\x13[))))\x03))))\nRESERVED\n#2#\nRESERVEDRESERVED\n&LASH\x00INTERFACE\nRESERVED\nRESERVED\nRESERVED\n4)-\x11\nRESERVED\n$!#0ORT\x00$\n0ORT\x00#0ORT\x00"\n0ORT\x00!\n!&)/\n072\n"+0\n)\x12#\x12\n)\x12#\x11\nRESERVED\nRESERVED\nRESERVED\n4)-\x14\n4)-\x13\n4)-\x12\x10X&&&&\x00&&&&\n\x10X%\x10\x11\x10\x00\x10\x10\x10\x10\n\x10X%\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X#\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X!\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X\x18\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X\x16\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X\x14\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X\x12\x10\x10\x10\x00\x10\x10\x10\x10\n\x10X\x10\x10\x10\x10\x00\x10\x10\x10\x10\x10X\x11&&&\x00&&&&\n\x10X\x11&&&\x00&\x18\x10&\n\x10X\x11&&&\x00&\x18\x10\x10\n\x10X\x11&&&\x00&\x10\x10\x10\n\x10X\x10\x18\x10\x11\x00&&&&\n\x10X\x10\x18\x10\x10\x00\x10\x10\x10\x106\\VWHP\x03PHPRU\\\n&LASH\x00MEMORY#ORTEX\r-\x13\x00INTERNAL\x00\nPERIPHERALS\n-3V\x14\x12\x16\x11\x126\x11\x10X\x10\x10\x10\x10\x00\x10\x10\x10\x10!LIASED\x00TO\x00&LASH\x00OR\x00SYSTEM\x00\nMEMORY\x00DEPENDING\x00ON\x00\n"//4\x00PINSRESERVED0ORT\x00%\x13[\x17\x13\x13\x14\x03\x14&\x13\x13\x13[\x17\x13\x13\x14\x03\x17&\x13\x13\n\x13[\x17\x13\x13\x14\x03\x17\x1b\x13\x13\n\x13[\x17\x13\x13\x14\x03\x17\x17\x13\x13\n\x13[\x17\x13\x13\x14\x03\x17\x13\x13\x134)-\x11\x17\n4)-\x11\x16\n4)-\x11\x15\n\x13[\x17\x13\x13\x13\x03\x1a&\x13\x13\n\x13[\x17\x13\x13\x13\x03\x1a\x1b\x13\x13 #%#RESERVED\nRESERVED \x13[\x17\x13\x13\x13\x03\x18&\x13\x13\n4)-\x164)-\x17RESERVED\n\x13[\x17\x13\x13\x13\x03\x14\x13\x13\x13\x13[\x17\x13\x13\x13\x03\x14\x17\x13\x13\x13[\x17\x13\x13\x13\x03\x14\x1b\x13\x13RESERVEDRESERVED\nDocID16455 Rev 9 31/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955 Electrical characteristics\n5.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n5.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3\nΣ).\n5.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n2 V ≤ VDD ≤ 3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean±2 Σ).\n5.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n5.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  8.\n5.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  9.\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n32/96 DocID16455 Rev 9          \n5.1.6 Power supply scheme\nFigure 10. Power supply scheme\nCaution: In Figure 10 , the 4.7 µF capacitor must be connected to VDD3.Figure 8. Pin loading conditi ons Figure 9. Pin input voltage\nai14123bC = 50 pFSTM32F10xxx pin\nai14124bSTM32F10xxx pin\nVIN\nAI\x11\x14\x11\x12\x15E9\'\'\n\x14\x12\x15\x12\x16\x12\x17\x12\x18\n$QDORJ\x1d\n5&V\x0f\x033//\x0f\n\x11\x11\x113RZHU VZLWFK9%$7\n*3 ,\x122V287\n,1.HUQHO\x03ORJLF\x03\n\x0b&38\x0f\n\'LJLWDO\n\t\x030HPRULHV\x0c\x03%DFNXS\x03FLUFXLWU\\\n\x0b26&\x16\x15.\x0f57&\x0f\n%DFNXS\x03UHJLVWHUV\x0c:DNH\x10XS\x03ORJLF\n\x18î\x03\x14\x13\x13\x03Q)\n\x0e\x03\x14\x03î\x03\x17\x11\x1a\x03\x97)\x14\x11\x1b\x10\x16\x11\x199\n5HJXODWRU\n966\n\x14\x12\x15\x12\x16\x12\x17\x12\x18\n9\'\'$\n95()\x0e\n95()\x10\n966$!$#\x0f$!#\n/HYHO\x03VKLIWHU,2\n/RJLF\n9\'\'\n\x14\x13\x03Q)\n\x0e\x03\x14\x03\x97)95()\n\x14\x13\x03Q)\n\x0e\x03\x14\x03\x97)9\'\'\nDocID16455 Rev 9 33/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.1.7 Current consumption measurement\nFigure 11. Current consumption measurement scheme\n5.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  5: Voltage characteristics , \nTable  6: Current characteristics , and Table  7: Thermal characteristics  may cause permanent \ndamage to the device. These are stress ratings only and functional ope ration of the device \nat these conditions is not im plied. Exposure to maximum rating conditions for extended \nperiods may affect device reliability.\n           ai14126VBAT\nVDD\nVDDAIDD_VBAT\nIDD\nTable 5. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD − VSSExternal main supply voltage (including \nVDDA and VDD)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVIN(2)\n2. VIN maximum must always be respected. Refer to Table 6: Current characteristics  for the maximum \nallowed injected current values. Input voltage on five volt tolerant pin VSS − 0.3 VDD + 4.0\nInput voltage on any other pin VSS − 0.3 4.0\n|ΔVDDx| Variations between different VDD power pins - 50\nmV\n|VSSX − VSS|Variations between all the different ground \npins-5 0\nVESD(HBM)Electrostatic discharge voltage (human body \nmodel)see Section 5.3.11: Absolute \nmaximum ratings (electrical \nsensitivity)-\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n34/96 DocID16455 Rev 9           \n          \n5.3 Operating conditions\n5.3.1 General operating conditions\n          Table 6. Current characteristics\nSymbol Ratings  Max. Unit\nIVDD Total current into VDD/VDDA power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.150\nmAIVSS Total current out of VSS ground lines (sink)(1)150\nIIOOutput current sunk by any I/O and control pin 25\nOutput current source by any I/Os and control pin −25\nIINJ(PIN)(2)\n2. Negative injection disturbs the analog performance of the device. See Note: on page 70 .Injected current on five volt tolerant pins(3)\n3. Positive injection is not possible on thes e I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 5: Voltage characteristics  for the maximum allowed input voltage \nvalues.-5 / +0\nInjected current on any other pin(4)\n4.  A positive inject ion is induced by VIN>VDD while a negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 5: Voltage characteristics  for the maximum allowed input voltage \nvalues.± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(5)\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values). ± 25\nTable 7. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nTable 8. General operating conditions \nSymbol Parameter  Co nditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 24\nMHz fPCLK1 Internal APB1 clock frequency - 0 24\nfPCLK2 Internal APB2 clock frequency - 0 24\nVDD Standard operating voltage - 2 3.6 V\nVDDA(1)Analog operating voltage  \n(ADC not used)Must be the same potential \nas VDD23 . 6\nV\nAnalog operating voltage  \n(ADC used)2.4 3.6\nVBAT Backup operating voltage - 1.8 3.6 V\nDocID16455 Rev 9 35/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Note: It is recommended to power VDD and VDDA from the same source. A maximum difference of \n300 mV between VDD and VDDA can be tolerated during power-up and operation.\n5.3.2 Operating conditions at power-up / power-down\nSubject to general operating conditions for TA.\n          \n5.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  10 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.PDPower dissipation at TA = \n85 °C for suffix 6 or TA = \n105 °C for suffix 7(2)LQFP100 - 434\nmWLQFP64 - 444\nTFBGA64 - 308LQFP48 - 363\nT\nA Ambient temperature for 6 \nsuffix versionMaximum power dissipation –40 85\n°C\nLow power dissipation(3)–40 105\nAmbient temperature for 7 \nsuffix versionMaximum power dissipation –40 105\n°C\nLow power dissipation(3)–40 125\nTJ Junction temperature range6 suffix version –40 105\n°C\n7 suffix version –40 125\n1. When the ADC is used, refer to Table 42: ADC characteristics .\n2. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Table 6.5: Thermal \ncharacteristics on page 89 ).\n3. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see \nTable 6.5: Thermal characteristics on page 89 ).Table 8. General operating conditions (continued)\nSymbol Parameter  Co nditions Min Max Unit\nTable 9. Operating conditions at power-up / power-down\nSymbol Parameter Min Max Unit\ntVDDVDD rise time rate 0 ∞\nµs/V\nVDD fall time rate 20 ∞\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n36/96 DocID16455 Rev 9          . Table 10. Embedded reset and power control block characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.1 2.18 2.26 V\nPLS[2:0]=000 (falling edge) 2 2.08 2.16 VPLS[2:0]=001 (rising edge) 2.19 2.28 2.37 V\nPLS[2:0]=001 (falling edge) 2.09 2.18 2.27 V\nPLS[2:0]=010 (rising edge) 2.28 2.38 2.48 VPLS[2:0]=010 (falling edge) 2.18 2.28 2.38 V\nPLS[2:0]=011 (rising edge) 2.38 2.48 2.58 V\nPLS[2:0]=011 (falling edge) 2.28 2.38 2.48 VPLS[2:0]=100 (rising edge) 2.47 2.58 2.69 V\nPLS[2:0]=100 (falling edge) 2.37 2.48 2.59 V\nPLS[2:0]=101 (rising edge) 2.57 2.68 2.79 V\nPLS[2:0]=101 (falling edge) 2.47 2.58 2.69 V\nPLS[2:0]=110 (rising edge) 2.66 2.78 2.9 VPLS[2:0]=110 (falling edge) 2.56 2.68 2.8 V\nPLS[2:0]=111 (rising edge) 2.76 2.88 3 V\nPLS[2:0]=111 (falling edge) 2.66 2.78 2.9 V\nV\nPVDhyst(2)PVD hysteresis - - 100 - mV\nVPOR/PDRPower on/power down \nreset thresholdFalling edge 1.8(1)\n1. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.1.88 1.96 V\nRising edge 1.84 1.92 2.0 V\nVPDRhyst(2)PDR hysteresis - - 40 - mV\ntRSTTEMPO(2)\n2. Guaranteed by design.Reset temporization - 1.5 2.5 4.5 ms\nDocID16455 Rev 9 37/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.3.4 Embedded reference voltage\nThe parameters given in Table  11 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.\n           \n5.3.5 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, ambient temperature, I/O pi n loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\n \nThe current consumption is measured as described in Figure  11: Current consumption \nmeasurement scheme . \nAll Run-mode current consumption measurements  given in this section are performed with a \nreduced code that gives a consumption equivalent to Dhrystone 2.1 code.\nMaximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load)\n• All peripherals are disabled except  if it is explicitly mentioned\n• Prefetch in on (reminder: this bit must be set before clock setting and bus prescaling)\n• When the peripherals are enabled fPCLK1  = fHCLK /2, fPCLK2  = fHCLK\nThe parameters given in Table  12 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.Table 11. Embedded internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage–40 °C < TA < +105 °C 1.16 1.20 1.26 V\n–40 °C < TA < +85 °C 1.16 1.20 1.24 V\nTS_vrefint(1)\n1. Shortest sampling time can be determined in  the application by multiple iterations.ADC sampling time when \nreading the internal \nreference voltage- - 5.1 17.1(2)\n2. Guaranteed by design.µs\nVRERINT(2)Internal reference voltage \nspread over the temperature \nrangeVDD = 3 V ±10 mV - - 10 mV\nTCoeff(2)Temperature coefficient - - - 100 ppm/°C\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n38/96 DocID16455 Rev 9          \n          Table 12. Maximum current consumption in Run mode, code with data processing\nrunning from Flash\nSymbol Parameter Conditions fHCLKMax(1)\n1. Guaranteed by characterization results.Unit\nTA = 85 °C TA = 105 °C\nIDDSupply \ncurrent in Run modeExternal clock \n(2), all \nperipherals enabled\n2. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.24 MHz 15.4 15.7\nmA16 MHz 11 11.5\n8 MHz 6.7 6.9\nExternal clock(2), all \nperipherals disabled24 MHz 10.3 10.5\n16 MHz 7.8 8.18 MHz 5.1 5.3\nTable 13. Maximum current consumption in Run mode, code with data processing\nrunning from RAM\nSymbol Parameter Conditions fHCLKMax(1)\n1. Guaranteed by characterizati on, tested in production at VDD max, fHCLK  max.Unit\nTA = 85 °C TA = 105 °C\nIDDSupply current \nin Run modeExternal clock (2), all \nperipherals enabled\n2. External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.24 MHz 14.5 15\nmA16 MHz 10 10.5\n8 MHz 6 6.3\nExternal clock(2) all \nperipherals disabled24MHz 9.3 9.7\n16 MHz 6.8 7.2\n8 MHz 4.4 4.7\nDocID16455 Rev 9 39/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 12. Maximum current consumption in Run mode versus frequency (at 3.6 V) -\ncode with data processing running from RAM, peripherals enabled\nFigure 13. Maximum current consumption in Run mode versus frequency (at 3.6 V) -\ncode with data processing running from RAM, peripherals disabled\n          Table 14. Maximum current consumption in Sleep mode, code running from Flash or \nRAM \nSymbol Parameter Conditions fHCLKMax(1)\n1. Guaranteed by characterizati on, tested in production at VDD max and fHCLK  max with peripherals enabled.Unit\nTA = 85 °C TA = 105 °C\nIDDSupply current \nin Sleep modeExternal clock(2) all \nperipherals enabled\n2.External clock is 8 MHz and PLL is on when fHCLK  > 8 MHz.24 MHz 9.6 10\nmA16 MHz 7.1 7.5\n8 MHz 4.5 4.8\nExternal clock(2), all \nperipherals disabled24 MHz 3.8 4\n16 MHz 3.3 3.5\n8 MHz 2.7 3\x10\x12\x14\x16\x18\x11\x10\x11\x12\x11\x14\x11\x16\nn\x14\x10\x00\xa0# \x12\x15\x00\xa0# \x18\x15\x00\xa0# \x11\x10\x15\x00\xa0##ONSUMPTION\x00\x08M!\t\n4EMPERATURE\x00\x08\xa0#\t\x12\x14\x00-(Z\n\x11\x16\x00-(Z\n\x18\x00-(Z\nAI\x11\x17\x17\x16\x15\n\x10\x11\x12\x13\x14\x15\x16\x17\x18\x19\x11\x10\nn\x14\x10\x00\xa0# \x12\x15\x00\xa0# \x18\x15\x00\xa0# \x11\x10\x15\x00\xa0##ONSUMPTION\x00\x08M!\t\n4EMPERATURE\x00\x08\xa0#\t\x12\x14\x00-(Z\n\x11\x16\x00-(Z\n\x18\x00-(Z\nAI\x11\x17\x17\x16\x16\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n40/96 DocID16455 Rev 9          \nFigure 14. Typical current consumption on VBAT with RTC on vs. temperature\nat different VBAT valuesTable 15. Typical and maximum current consumptions in Stop and Standby modes\nSymbol Parameter ConditionsTyp(1)Max\nUnit VDD/\nVBAT\n= 2.0 VVDD/ \nVBAT = \n2.4 VVDD/\nVBAT\n= 3.3 VTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent in \nStop modeRegulator in Run mode,  \nLow-speed and high-speed \ninternal RC oscillators and high-speed oscillator OFF (no \nindependent watchdog)- 23.5 24 190 350\nµARegulator in Low-Power mode,  \nLow-speed and high-speed \ninternal RC oscillators and \nhigh-speed oscillator OFF (no independent watchdog)- 13.5 14 170 330\nSupply \ncurrent in \nStandby \nmodeLow-speed internal RC \noscillator and independent \nwatchdog ON-2 . 6 3 . 4 - -\nLow-speed internal RC \noscillator ON, independent \nwatchdog OFF-2 . 4 3 . 2 - -\nLow-speed internal RC \noscillator and independent \nwatchdog OFF, low-speed \noscillator and RTC OFF-1 . 72 4 5\nI\nDD_VBATBackup \ndomain \nsupply currentLow-speed oscillator and RTC \nON0.9 1.1 1.4 1.9 2.2\n1. Typical values are measured at TA = 25 °C.\n0.000.501.001.502.00\n-45°C 25°C 85°C 105°C3.6 V\n3.3 V\n2.4 V\n2 V\nai15792 Temperature (°C)IDD_VBAT  (µA)\nDocID16455 Rev 9 41/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 15. Typical current consumption in Stop mode with regulator in Run mode\nversus temperature at VDD = 3.3 V and 3.6 V\nFigure 16. Typical current consumption in Stop mode with regulator \nin Low-power mode versus temperature at VDD = 3.3 V and 3.6 V\x10\x12\x10\x14\x10\x16\x10\x18\x10\x11\x10\x10\x11\x12\x10\x11\x14\x10\x11\x16\x10\nn\x14\x15\x00\xa0# \x12\x15\x00\xa0# \x18\x15\x00\xa0# \x11\x10\x15\x00\xa0##ONSUMPTION\x00\x08\x97!\t\n4EMPERATURE\x00\x08\xa0#\t\x13\x0e\x13\x006\n\x13\x0e\x16\x006\nAI\x11\x17\x12\x18\x11\n\x10\x12\x10\x14\x10\x16\x10\x18\x10\x11\x10\x10\x11\x12\x10\x11\x14\x10\x11\x16\x10\nn\x14\x15\x00\xa0# \x12\x15\x00\xa0# \x18\x15\x00\xa0# \x11\x10\x15\x00\xa0##ONSUMPTION\x00\x08\x97!\t\n4EMPERATURE\x00\x08\xa0#\t\x13\x0e\x13\x006\n\x13\x0e\x16\x006\nAI\x11\x17\x12\x18\x12\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n42/96 DocID16455 Rev 9Figure 17. Typical current consumption in Standby mode \nversus temperature at VDD = 3.3 V and 3.6 V\nTypical current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load)\n• All peripherals are disabled except  if it is explicitly mentioned\n• When the peripherals are enabled fPCLK1  = fHCLK /4, fPCLK2  = fHCLK /2, fADCCLK  = \nfPCLK2 /4\nThe parameters given in Table  16 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.\x10\x10\x0e\x15\x11\x11\x0e\x15\x12\x12\x0e\x15\x13\x13\x0e\x15\nn\x14\x15\x00\xa0# \x12\x15\x00\xa0# \x18\x15\x00\xa0# \x11\x10\x15\x00\xa0##ONSUMPTION\x00\x08\x97!\t\n4EMPERATURE\x00\x08\xa0#\t\x13\x0e\x13\x006\n\x13\x0e\x16\x006\nAI\x11\x17\x12\x18\x13\nDocID16455 Rev 9 43/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95          Table 16. Typical current consumption in Run mode, code with data processing\nrunning from Flash\nSymbol Parameter Conditions fHCLKTypical values(1)\n1. Typical values are measures at TA = 25 °C, VDD = 3.3 V.UnitAll peripherals \nenabled(2)\n2. Add an additional power consumption of 0.8 mA fo r the ADC and of 0.5 mA for the DAC analog part. In \napplications, this consumpti on occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).All peripherals \ndisabled\nIDDSupply \ncurrent in \nRun modeRunning on high-speed \nexternal clock with an \n8 MHz crystal(3)\n3. An 8 MHz crystal is used as the external clock source. The AHB pres caler is used to reduce the frequency \nwhen fHCLK  < 8 MHz, the PLL is used when fHCLK  > 8 MHz.24 MHz 12.8 9.3\nmA16 MHz 9.3 6.6\n8 MHz 5.1 3.9\n4 MHz 3.2 2.52 MHz 2.1 1.75\n1 MHz 1.55 1.4\n500 kHz 1.3 1.2125 kHz 1.1 1.05\nRunning on high-speed \ninternal RC (HSI)24 MHz 12.2 8.6\n16 MHz 8.5 6\n8 MHz 4.6 3.3\n4 MHz 2.6 1.92 MHz 1.5 1.15\n1 MHz 0.9 0.8\n500 kHz 0.65 0.6125 kHz 0.45 0.43\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n44/96 DocID16455 Rev 9          \nOn-chip peripheral current consumption\nThe current consumption of the on -chip peripherals is given in Table  18. The MCU is placed \nunder the following conditions:\n• all I/O pins are in input mode with a static value at VDD or VSS (no load)\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked off– with only one peripheral clocked on\n• ambient operating temperature and V\nDD supply voltage conditions summarized in \nTable 5 .Table 17. Typical current consumption in Sleep mode, code running from Flash or \nRAM\nSymbol Parameter Conditions fHCLKTypical values(1)\n1. Typical values are measures at TA = 25 °C, VDD = 3.3 V.UnitAll peripherals \nenabled(2)\n2. Add an additional power consumption of 0.8 mA for the ADC and of 0.5 mA for the DAC analog part. In \napplications, this consumpti on occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).All peripherals \ndisabled\nIDDSupply \ncurrent in \nSleep \nmodeRunning on high-speed \nexternal clock with an \n8 MHz crystal(3)\n3. An 8 MHz crystal is used as the external clock source. The AHB pres caler is used to reduce the frequency \nwhen fHCLK  > 8 MHz, the PLL is used when fHCLK  > 8 MHz.24 MHz 7.3 2.6\nmA16 MHz 5.2 2\n8 MHz 2.8 1.3\n4 MHz 2 1.12 MHz 1.5 1.1\n1 MHz 1.25 1\n500 kHz 1.1 1125 kHz 1.05 0.95\nRunning on high-speed \ninternal RC (HSI)24 MHz 6.65 1.9\n16 MHz 4.5 1.4\n8 MHz 2.2 0.7\n4 MHz 1.35 0.552 MHz 0.85 0.45\n1 MHz 0.6 0.41\n500 kHz 0.5 0.39125 kHz 0.4 0.37\nDocID16455 Rev 9 45/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95          Table 18. Peripheral current consumption(1) \n1. fHCLK  = 24 MHz, fAPB1 = fHCLK , fAPB2 = fHCLK , default prescaler value for each peripheral.PeripheralCurrent consumption\n(µA/MHz)\nAHB (up to 24MHz)DMA1 22.92\nCRC 2,08\nBusMatrix(2)\n2. The BusMatrix is automa tically active when at least one master is ON.4,17\nAPB1 (up to 24MHz)APB1-Bridge 2,92\nTIM2 18,75\nTIM3 17,92TIM4 18,33\nTIM6 5,00\nTIM7 5,42SPI2/I2S2 4,17USART2 12,08\nUSART3 12,92\nI2C1 10,83I2C2 10,83\nCEC 5,83\nDAC\n(3)\n3. When DAC_OUT1 or DAC_OU2 is enabled a curr ent consumption equal to 0,5 mA must be added8,33\nWWDG 2,50\nPWR 2,50BKP 3,33\nIWDG 7,50\nAPB2 (up to 24MHz)APB2-Bridge 3.75\nGPIOA 6,67GPIOB 6,25GPIOC 7,08GPIOD 6,67GPIOE 6,25SPI1 4,17USART1 11,67TIM1 22,92TIM15 14,58TIM16 11,67TIM17 10.83ADC1\n(4)\n4. Specific conditions for ADC: fHCLK  = 24 MHz, fAPB1 = fHCLK , fAPB2 = fHCLK , fADCCLK  = fAPB2/2. When ADON \nbit in the ADC_CR2 register is set to 1, a current consumption equal to 0, 1mA must be added.15.83\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n46/96 DocID16455 Rev 95.3.6 External clock source characteristics\nHigh-speed external user clock generated from an external source\nThe characteristics given in Table  19 result from tests performed using an high-speed \nexternal clock source, and under the ambient temperature and supply voltage conditions \nsummarized in Table  8.\n          \nFigure 18. High-speed external clock source AC timing diagramTable 19. High-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequency(1)\n1. Guaranteed by design.-18 2 4 M H z\nVHSEHOSC_IN input pin high level \nvoltage(1) 0.7VDD -VDD\nV\nVHSELOSC_IN input pin low level \nvoltage(1) VSS -0 . 3 VDD\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time(1)5--\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 2 0\nCin(HSE) OSC_IN input capacitance(1)-- 5 - p F\nDuCy(HSE) Duty cycle(1)-4 5 - 5 5 %\nIL OSC_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\n06Y\x17\x15\x19\x15\x1a9\x149+6(+\nWI\x0b+6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0c9+6(/WZ\x0b+6(+\x0c\nWZ\x0b+6(/\x0c\nDocID16455 Rev 9 47/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Low-speed external user clock generated from an external source\nThe characteristics given in Table  20 result from tests performed using an low-speed \nexternal clock source, and under the ambient temperature and supply voltage conditions \nsummarized in Table  8.\n          \nFigure 19. Low-speed external clock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 24 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table  21. In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).Table 20. Low-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser external clock source \nfrequency(1)\n1. Guaranteed by design.-- 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage(1) 0.7VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltage(1) VSS -0 . 3 VDD\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)-- 5 0\nCin(LSE) OSC32_IN input capacitance(1)-5- p F\nDuCy(LSE) Duty cycle(1)30 - 70 %\nIL OSC32_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\n06Y\x17\x15\x19\x15\x199\x149/6(+\nWI\x0b/6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7/6(W WU\x0b/6(\x0c9/6(/WZ\x0b/6(+\x0c\nWZ\x0b/6(/\x0c\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n48/96 DocID16455 Rev 9          \nFigure 20. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.Table 21. HSE 4-24 MHz oscillator characteristics(1)(2)\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.\n2. Guaranteed by characterization results.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 8 24 MHz\nRF Feedback resistor - - 200 - k Ω \nCL1\nCL2(3)\n3. It is recommended to use high-quality external cerami c capacitors in the 5 pF to 25 pF range (typ.), \ndesigned for high-frequency applications, and selected to  match the requirements of the crystal or \nresonator. CL1 and CL2, are usually the same size. The crystal manufacturer typically specifies a load \ncapacitance which is the series combination of CL1 and CL2. PCB and MCU pin capacitance must be \nincluded (10 pF can be used as a rough estimate of  the combined pin and board capacitance) when sizing \nCL1 and CL2. Recommended load capacitance \nversus equivalent serial \nresistance of the crystal (RS)(4)\n4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a \nhumid environment, due to the induced leakage and the bias condition change. However, it is \nrecommended to take this point into account if the MCU is used in tough humidity conditions.RS = 30  Ω -3 0-p F\ni2 HSE driving currentVDD = 3.3 V  \nVIN = VSS with 30 pF \nload--1 m A\ngm Oscillator transconductance Startup 25 - - mA/V\ntSU(HSE)(5)\n5. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal resonator and it  can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nai14128bOSC_OUTOSC_IN fHSECL1\nRF\nSTM32F10xxx8 MHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nREXT(1) CL2\nDocID16455 Rev 9 49/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Low-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table  22. In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\nNote: For CL1 and CL2 it is recommended to use high-quality ceramic capacitors in the 5 pF to \n15 pF range selected to match the requirements of the crystal or resonator. CL1 and CL2, are \nusually the same size. The crystal manufacture r typically specifies a load capacitance which \nis the series combination of CL1 and CL2. \nLoad capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where \nCstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is \nbetween 2 pF and 7 pF.  \nFor further details, refer to  the application note  AN2867 “Oscillator design guide for ST \nmicrocontrollers” availabl e from the ST website www.st.com .\nCaution: To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended \nto use a resonator with a load capacitance CL ≤  7 pF. Never use a resonator with a load \ncapacitance of 12.5 pF.  \nExample:  if you choose a resonator with a load capacitance of CL = 6 pF, and Cstray = 2 pF, \nthen CL1 = CL2 = 8 pF.\n          Table 22. LSE oscillator characteristics (fLSE = 32.768 kHz)(1)\nSymbol Parameter Conditions Min Typ Max Unit\nRF Feedback resistor - - 5 - M Ω \nCL1 CL2(2)Recommended load capacitance \nversus equivalent serial resistance of the crystal (R\nS)(3)RS = 30 K Ω - - 15 pF\nI2 LSE driving current VDD = 3.3 V VIN = VSS -- 1 . 4 µ A\ngm Oscillator transconductance - 5 - - µA/V\ntSU(LSE)(4)Startup time  VDD is \nstabilizedTA = 50 °C - 1.5 -\nsTA = 25 °C - 2.5 -\nTA = 10 °C - 4 -\nTA = 0 °C - 6 -\nTA = -10 °C - 10 -\nTA = -20 °C - 17 -\nTA = -30 °C - 32 -\nTA = -40 °C - 60 -\n1. Guaranteed by characterization results.\n2. Refer to the note and caution paragraphs above the table.3. The oscillator selection can be optimized in terms of s upply current using an high quality resonator with small R\nS value for \nexample MSIV-TIN32.768 kHz. Refer to crystal manufacturer for more details\n4.  tSU(LSE)  is the startup time measured from the moment it is ena bled (by software) to a stabili zed 32.768 kHz oscillation is \nreached. This value is measured for a st andard crystal and it can vary signif icantly with the crystal manufacturer\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n50/96 DocID16455 Rev 9Figure 21. Typical applicati on with a 32.768 kHz crystal\n5.3.7 Internal clock source characteristics\nThe parameters given in Table  23 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.\nHigh-speed internal (HSI) RC oscillator\n          ai14129bOSC32_OUTOSC32_IN fLSECL1\nRF\nSTM32F10xxx32.768 KHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nCL2\nTable 23. HSI oscillator characteristics(1)\n1. VDD = 3.3 V, TA = –40 to 105 °C °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 8 - MHz \nDuCy(HSI) Duty cycle - 45 - 55 %\nACCHSI Accuracy of HSI oscillatorTA = –40 to 105 °C(2)\n2. Guaranteed by characterization results.-2.4 - 2.5 %\nTA = –10 to 85 °C(2)-2.2 - 1.3 %\nTA = 0 to 70 °C(2)-1.9 - 1.3 %\nTA = 25 °C -1 - 1 %\ntsu(HSI)(3)\n3. Guaranteed by design. Not tested in productionHSI oscillator startup time - 1 - 2 µs\nIDD(HSI)(3)HSI oscillator power consumption - - 80 100 µA\nDocID16455 Rev 9 51/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Low-speed internal (LSI) RC oscillator\n          \nWakeup time from low-power mode\nThe wakeup times given in Table  25 are measured on a wakeup phase with an 8-MHz HSI \nRC oscillator. The clock source used to wake  up the device depends from the current \noperating mode:\n• Stop or Standby mode: the clo ck source is the RC oscillator\n• Sleep mode: the clock source is the clock that was set before entering Sleep mode.\nAll timings are derived from tests performed under the ambient temperature and VDD supply \nvoltage conditions summarized in Table  8. \n          Table 24. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 105 °C °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI Frequency 30 40 60 kHz \nΔfLSI(T) Temperature-related frequency drift(2)\n2. Guaranteed by characterization results.-9 - 9 %\ntsu(LSI)(3)\n3. Guaranteed by design.LSI oscillator startup time - - 85 µs\nIDD(LSI)(3)LSI oscillator power consumption - 0.65 1.2 µA\nTable 25. Low-power mode wakeup timings \nSymbol Parameter Typ Unit\ntWUSLEEP(1)\n1. The wakeup times are measured from the wakeup event  to the point at which the user application code \nreads the first instruction.Wakeup from Sleep mode 1.8 µs\ntWUSTOP(1)Wakeup from Stop mode (regulator in run mode) 3.6\nµs\nWakeup from Stop mode (regulator in low-power mode) 5.4\ntWUSTDBY(1)Wakeup from Standby mode 50 µs\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n52/96 DocID16455 Rev 95.3.8 PLL characteristics\nThe parameters given in Table  26 are derived from tests performed under the ambient \ntemperature and VDD supply voltage conditions summarized in Table  8.\n          Table 26. PLL characteristics\nSymbol ParameterValue\nUnit\nMin(1)Typ Max(1)\n1. Guaranteed by characterization results.fPLL_INPLL input clock(2)\n2. Take care of using the appropriate multiplier factors so  as to have PLL input cloc k values compatible with \nthe range defined by fPLL_OUT .18 . 0 2 4 M H z\nPLL input clock duty cycle 40 - 60 %\nfPLL_OUT PLL multiplier output clock 16 - 24 MHz\ntLOCK PLL lock time - - 200 µs\nJitter Cycle-to-cycle jitter - - 300 ps\nDocID16455 Rev 9 53/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.3.9 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105  °C unless otherwise specified.\n          \n          Table 27. Flash memory characteristics \nSymbol Parameter  Conditions Min(1)\n1. Guaranteed by design.Typ Max(1)Unit\ntprog 16-bit programming time TA = –40 to +105 °C 40 52.5 70 µs\ntERASE Page (1 KB) erase time TA = –40 to +105 °C 20 - 40 ms\ntME Mass erase time TA = –40 to +105 °C 20 - 40 ms\nIDD Supply current Read mode  \nfHCLK  = 24 MHz, VDD = 3.3 V-- 2 0 m A\nWrite / Erase modes  \nfHCLK  = 24 MHz, VDD = 3.3 V--5 m A\nPower-down mode / Halt, \nVDD = 3.0 to 3.6 V- - 50 µA\nVprog Programming voltage - 2 - 3.6 V\nTable 28. Flash memory endurance and data retention\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Based on characterization not tested in production.Typ Max\nNEND EnduranceTA = –40 to +85 °C (6 suffix versions) \nTA = –40 to +105 °C (7 suffix versions)10 - - kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30 - -\nYears 1 kcycle(2) at TA = 105 °C 10 - -\n10 kcycles(2) at TA = 55 °C 20 - -\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n54/96 DocID16455 Rev 95.3.10 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (Electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  29. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user applies EMC software optimization and pre \nqualification tests in relation with the EMC level requested for his application.\nSoftware recommendations\nThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)\nPrequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the Oscillator pins for 1 \nsecond. To complete  these trials, ESD stress can be app lied directly on the device, over the \nrange of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).Table 29. EMS characteristics\nSymbol Parameter Conditions Level/Class\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 24 MHz, LQFP100 \npackage, conforms to \nIEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS pins \nto induce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK = 24 MHz, LQFP100 \npackage, conforms to \nIEC 61000-4-44A\nDocID16455 Rev 9 55/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Electromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device  is monitored while a simple application is \nexecuted (toggling 2 LEDs through the I/O por ts). This emission test is compliant with \nIEC 61967-2 standard which specifies the test board and the pin loading.\n          \n5.3.11 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.\n           \nStatic latch-up\nTwo complementary static te sts are required on six pa rts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD78 IC latch-up standard.\n          Table 30. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/24 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25°C, \nLQFP100 package compliant with SAE \nJ1752/30.1 MHz to 30 MHz 9\ndBµV 30 MHz to 130 MHz 16\n130 MHz to 1GHz 19\nSAE EMI Level 4 -\nTable 31. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Based on characterization results, not tested in production.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C  \nconforming to JESD22-A1142 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device model)TA = +25 °C  \nconforming to JESD22-C101III 500\nTable 32. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78 II level A\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n56/96 DocID16455 Rev 95.3.12 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection ac cidentally happens, susceptib ility tests are pe rformed on a \nsample basis during device characterization.\nFunctional susceptibilty to I/O current injection \nWhile a simple application is executed on the de vice,  the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of spec current injection on adja cent pins or other functional failure (for \nexample reset, oscillator frequency deviation). \nThe test results are given in Table  33\n          Table 33. I/O current injection susceptibility \nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on OSC_IN32, \nOSC_OUT32, PA4, PA5, PC13 -0 +0\nmAInjected current on all FT pins -5 +0\nInjected current on any other pin -5 +5\nDocID16455 Rev 9 57/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.3.13 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  34 are derived from tests \nperformed under the conditions summarized in Table  8. All I/Os are CMOS and TTL \ncompliant.\n          \nAll I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in \nFigure  22 and Figure  23 for standard I/Os, and \nin Figure  24 and Figure  25 for 5  V tolerant I/Os. Table 34. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILStandard I/O input low \nlevel voltage\n-–0.3 - 0.28*(VDD–2 V)+0.8 V\nVI/O FT(1) input low \nlevel voltage–0.3 - 0.32*(VDD–2 V)+0.75 V\nVIHStandard I/O input \nhigh level voltage0.41*(VDD–2 V) +1.3 V - VDD+0.3\nI/O FT(1) input high \nlevel voltageVDD > 2 V\n0.42*(VDD–2)+1 V -5.5\nVDD ≤ 2 V 5.2\nVhysStandard I/O Schmitt \ntrigger voltage hysteresis\n(2)-200 - - mV\nI/O FT Schmitt trigger \nvoltage hysteresis(2) 5% VDD(3)-- m V\nIlkgInput leakage \ncurrent(4) VSS ≤ VIN ≤ VDD\nStandard I/Os-- ±1\nµA\nVIN = 5 V\nI/O FT-- 3\nRPUWeak pull-up \nequivalent resistor(5) VIN = VSS 30 40 50 k Ω\nRPDWeak pull-down \nequivalent resistor(5) VIN = VDD 30 40 50 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. FT = 5V tolerant. To sustain a voltage higher than VDD+0.3 the internal pull-up/pull-down resistors must be disabled.\n2. Hysteresis voltage between Schmitt trigger  switching levels. Guaranteed by design.\n3. With a minimum of 100 mV.4. Leakage could be higher than max. if negativ e current is injected on adjacent pins.\n5. Pull-up and pull-down resistors are des igned with a true resistance in series  with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution \nto the series resistance is minimum (~10% order) .\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n58/96 DocID16455 Rev 9Figure 22. Standard I/O input characteristics - CMOS port\nFigure 23. Standard I/O input characteristics - TTL portAI\x11\x17\x12\x17\x17B6$$\x00\x086\t\x11\x0e\x13\n\x10\x0e\x18\n\x12 \x13\x0e\x16\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED\x11\x0e\x15\x19\n\x11\n\x12\x0e\x176)(\x1d\x10\x0e\x14\x11\x086$$\r\x12\t\x0b\x11\x0e\x13\n\x13\x10\x0e\x17#-/3\x00STANDARD\x00REQUIREMENT\x006)(\x1d\x10\x0e\x16\x156$$\x00\n\x13\x0e\x136)(\x0f6),\x00\x086\t\n#-/3\x00STANDARD\x00REQUIREMENT\x006),\x1d\x10\x0e\x13\x156$$\x12\x0f\x13\x16\x12\x0f\x1a\x17\n\x12\x0f\x18\x12\x12\x0f\x18\x12\n\x12\x0f\x16\x1a\n\x12\x12\x0f\x11\x19\x12\x0f\x11\x19\n7),MAX7)(MIN\n6$$\r\x12\t\x0b\x10\x0e\x18\x1d\x10\x0e\x12\x18\x086),\nAI\x11\x17\x12\x17\x18\x12 \x13\x0e\x16\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED6)(\x0f6),\x00\x086\t\n\x11\x0e\x13\x12\x0e\x10\n\x10\x0e\x18\n\x12\x0e\x11\x16\x11\x0e\x19\x16\n\x11\x0e\x12\x1544,\x00REQUIREMENTS\x00 6)(\x1d\x126\n6)(\x1d\x10\x0e\x14\x11\x086$$\r\x12\t\x0b\x11\x0e\x13\n6),\x1d\x10\x0e\x12\x18\x086$$\r\x12\t\x0b\x10\x0e\x18\n44,\x00REQUIREMENTS\x00 6),\x1d\x10\x0e\x186\n6$$\x00\x086\t7),MAX7)(MIN\nDocID16455 Rev 9 59/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 24. 5 V tolerant I/O input characteristics - CMOS port\nFigure 25. 5 V tolerant I/O input characteristics - TTL port\nOutput driving current\nThe GPIOs (general-purpose inputs/outputs) can sink or source up to ±8  mA, and sink or \nsource up to ±20  mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  5.2:\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD (see Table 6 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS (see Table 6 ). 6$$\x11\x0e\x13\n\x12 \x13\x0e\x16#-/3\x00STANDARD\x00REQUIREMENTS\x006)(\x1d\x10\x0e\x16\x156$$\n\x00\n#-/3\x00STANDARD\x00REQUIRMENT\x006),\x1d\x10\x0e\x13\x156$$\x11\x0e\x16\x17\n\x11\n\x12\x0e\x17\x10\x0e\x17\n\x13\x13 \x0e \x13\x11\n\x10\x0e\x17\x15\x11\x0e\x12\x19\x15\n\x10\x0e\x19\x17\x15\x11\x0e\x14\x12\x11\x0e\x10\x17\x11\x0e\x15\x15\n\x11\x0e\x11\x166)(\x0f6),\x00\x086\t\n6$$\x00\x086\t\n)NPUT\x00RANGE\x00\nNOT\x00GUARANTEED\nAI\x11\x17\x12\x17\x19B6)(\x1d\x10\x0e\x14\x12\x086$$\r\x12\t\x0b\x11\n6),\x1d\x10\x0e\x13\x12\x086$$\r\x12\t\x0b\x10\x0e\x17\x15\n\x12\x0e\x10\n\x10\x0e\x18\n\x12 \x13\x0e\x16 \x12\x0e\x11\x16\nNOT\x00GUARANTEED\x00)NPUT\x00RANGE\x11\x0e\x16\x17\n\x11\n\x10\x0e\x17\x1544,\x00REQUIREMENT\x00\x006)(\x1d\x126\n6)(\x1d\x10\x0e\x14\x12\n\x086$$\r\x12\t\x0b\x11\n6),\x1d\x10\x0e\x13\x12\n\x086$$\r\x12\t\x0b\x10\x0e\x17\x15\n44,\x00REQUIREMENTS\x006),\x1d\x10\x0e\x186\x006)(\x0f6),\x00\x086\t\n6$$\x00\x086\t7),MAX7)(MIN\nAI\x11\x17\x12\x18\x10\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n60/96 DocID16455 Rev 9Output voltage levels\nUnless otherwise specified,  the parameters given in Table  35 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  8. All I/Os are CMOS and TTL compliant.\n          Table 35. Output voltage characteristics  \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always res pect the absolute maximum rating specified in Table 6  \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output Low level voltage for an I/O pin \nwhen 8 pins are sunk at the same time CMOS port(2)\nIIO = +8 mA,\n2.7 V < VDD < 3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nV\nVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 6  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output High level voltage for an I/O pin \nwhen 8 pins are sourced at the same timeVDD–0.4 -\nVOL(1) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at the same timeTTL port(2)\nIIO = +8 mA\n2.7 V < VDD < 3.6 V-0 . 4\nV\nVOH(3) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at the same time2.4 -\nVOL(1) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at the same time IIO = +20 mA(4)\n2.7 V < VDD < 3.6 V\n4. Based on characterization data, not tested in production.-1 . 3\nV\nVOH (3)Output high level voltage for an I/O pin \nwhen 8 pins are sourced at the same time VDD–1.3 -\nVOL(1) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at the same time IIO = +6 mA(4)\n2 V < VDD < 2.7 V-0 . 4\nV\nVOH(3) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at the same time VDD–0.4 -\nDocID16455 Rev 9 61/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  26 and \nTable  36, respectively. \nUnless otherwise specified,  the parameters given in Table  36 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  8. \n          Table 36. I/O AC characteristics(1)  \n1. The I/O speed is configured using th e MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a \ndescription of GPIO Port configuration register. MODEx\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Max Unit\n10fmax(IO)out Maximum frequency(2)\n2. The maximum frequency is defined in Figure 26 .CL = 50 pF, VDD = 2 V to 3.6 V 2(3)MHz\ntf(IO)outOutput high to low level fall \ntime\nCL = 50 pF, VDD = 2 V to 3.6 V125(3)\n3. Guaranteed by design.ns\ntr(IO)outOutput low to high level rise \ntime125(3)\n01fmax(IO)out Maximum frequency(2)CL= 50 pF, VDD = 2 V to 3.6 V 10(3)MHz\ntf(IO)outOutput high to low level fall \ntime\nCL= 50 pF, VDD = 2 V to 3.6 V25(3)\nns\ntr(IO)outOutput low to high level rise \ntime25(3)\n11fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V 24 MHz\ntf(IO)outOutput high to low level fall \ntimeCL = 30 pF, VDD = 2.7 V to 3.6 V 5(3)\nnsCL = 50 pF, VDD = 2.7 V to 3.6 V 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V 12(3)\ntr(IO)outOutput low to high level rise \ntimeCL = 30 pF, VDD = 2.7 V to 3.6 V 5(3)\nCL = 50 pF, VDD = 2.7 V to 3.6 V 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V 12(3)\n-tEXTIpwPulse width of external \nsignals detected by the \nEXTI controller-1 0(3)ns\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n62/96 DocID16455 Rev 9Figure 26. I/O AC charac teristics definition \n5.3.14 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table  34).\nUnless otherwise specified,  the parameters given in Table  37 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  8. \n          DL\x14\x17\x14\x16\x14G\x14\x13\x08\x1c\x13\x08\n\x18\x13\x08\nWU\x0b,2\x0cRXW\n287387(;7(51$/\n21\x03&/\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bWU\x03\x0e\x03WI\x0c\x03\x94\x03\x0b\x15\x12\x16\x0c7\x03DQG\x03LI\x03WKH\x03GXW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\x03\nZKHQ\x03ORDGHG\x03E\\\x03& /\x03VSHFLILHG\x03LQ\x03WKH\x03WDEOH\x03³\x03 ,\x122\x03$&\x03FKDUDFWHULVWLFV ´\x11\x03\n\x03\x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n7WI\x0b,2\x0cRXW\nTable 37. NRST pin characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)\n1. Guaranteed by design.NRST Input low level voltage - –0.5 - 0.8\nV\nVIH(NRST)(1)NRST Input high level voltage - 2 - VDD+0.5\nVhys(NRST)NRST Schmitt trigger voltage \nhysteresis- - 200 - mV\nRPU Weak pull-up equivalent resistor(2)\n2. The pull-up is designed with a true resistance in seri es with a switchable PMOS. This PMOS contribution to \nthe series resistance must be minimum (~10% order) .VIN = VSS 30 40 50 k Ω\nVF(NRST)(1)NRST Input filtered pulse - - - 100 ns\nVNF(NRST)(1)NRST Input not filtered pulse - 300 - - ns\nDocID16455 Rev 9 63/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 27. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 37 . Otherwise the reset will not be taken into account by the device.\n5.3.15 TIMx characteristics\nThe parameters given in Table  38 are guaranteed by design.\nRefer to Section  5.3.12: I/O current inje ction characteristics  for details on the input/output \nalternate function characteristics (output comp are, input capture, external clock, PWM \noutput).\n           AI\x11\x14\x11\x13\x12D34-\x13\x12&\x11\x10X205.234\x08\x12\t6$$\n&ILTER)NTERNAL\x00RESET\n\x10\x0e\x11\x00\x97&%XTERNAL\nRESET\x00CIRCUIT\x08\x11\t\nTable 38. TIMx characteristics\nSymbol Parameter Conditions(1)\n1. TIMx is used as a general term to refer to the TI M1, TIM2, TIM3, TIM4, TIM15, TIM16 and TIM17 timers.Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\n fTIMxCLK  = 24 MHz 41.7 - ns\nfEXTTimer external clock \nfrequency on CHx(2)\n2. CHx is used as a general term to refer to CH1 to CH4 for TIM1, TIM2, TIM3 and TIM4, to the CH1 to CH2 \nfor TIM15, and to CH1 for TIM16 and TIM17. 0fTIMxCLK /2 MHz\nfTIMxCLK  = 24 MHz 0 12 MHz\nResTIM Timer resolution - - 16 bit\ntCOUNTER16-bit counter clock period \nwhen the internal clock is \nselected- 1 65536 tTIMxCLK\n fTIMxCLK  = 24 MHz - 2730 µs\ntMAX_COUNT Maximum possible count- - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 24 MHz - 178 s\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n64/96 DocID16455 Rev 95.3.16 Communications interfaces\nI2C interface characteristics\nUnless otherwise specified,  the parameters given in Table  39 are derived from tests \nperformed under the ambient temperature, fPCLK1 frequency and VDD supply voltage \nconditions su mmarized in Table  8.\nThe STM32F100xx value line I2C interface meets the requirements of the standard I2C \ncommunication protocol with the following restrictions: t he I/O pins SDA and SCL are \nmapped to are not “true” open-drain. When co nfigured as open-drain, the PMOS connected \nbetween the I/O pin and VDD is disabled, but is still present.\nThe I2C characteristics are described in Table  39. Refer also to Section  5.3.12: I/O current \ninjection characteristics  for more details on the input/output alternate function characteristics \n(SDA and SCL) .\n          Table 39. I2C characteristics\nSymbol ParameterStandard mode I2C(1)\n1.Guaranteed by design.Fast mode I2C(1)(2)\n2. fPCLK1  must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to \nachieve fast mode I2C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C \nfast mode clock.Unit\nMin Max Min Max\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nµs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time 0 - 0 900(3)\n3.The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL \nsignal.tr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 - 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) Start condition hold time 4.0 - 0.6 -\nµs\ntsu(STA)Repeated Start condition setup \ntime4.7 - 0.6 -\ntsu(STO) Stop condition setup time 4.0 - 0.6 - µs\ntw(STO:STA)Stop to Start condition time (bus \nfree)4.7 - 1.3 - µs\nCb Capacitive load for each bus line - 400 - 400 pF\nDocID16455 Rev 9 65/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 28. I2C bus AC waveforms and measurement circuit(1) \n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.\n          Table 40. SCL frequency (fPCLK1 = 24 MHz, VDD = 3.3 V)(1)(2)\n1. RP = External pull-up resistance, fSCL = I2C speed, \n2. For speeds around 400 kHz, the tolerance on the achieved speed is of ±2%. For other speed ranges, the \ntolerance on the achieved speed ±1%. These variations depend on the accuracy of the external \ncomponents used to design the application.fSCL (kHz)(3)\n3.Guaranteed by design.I2C_CCR value\nRP = 4.7 k Ω\n400 0x8011\n300 0x8016\n200 0x8021100 0x0064\n50 0x00C8\n20 0x01F4AI\x11\x14\x11\x13\x13D3TART\n3$!\x11\x10\x10\x007\x14\x0e\x17K7\n)£#\x00BUS\x14\x0e\x17K7\n\x11\x10\x10\x0076$$6$$\n34-\x13\x12&\x11\x10X\n3$!\n3#,\nTF\x083$!\tTR\x083$!\t\n3#,TH\x0834!\t\nTW\x083#,(\tTW\x083#,,\tTSU\x083$!\t\nTR\x083#,\tTF\x083#,\tTH\x083$!\t3TART\x00REPEATED\n3TART\nTSU\x0834!\t\nTSU\x0834/\t3TOPTSU\x0834/\x1a34!\t\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n66/96 DocID16455 Rev 9SPI interface characteristics\nUnless otherwise specified,  the parameters given in Table  41 are derived from tests \nperformed under the ambient temperature, fPCLKx frequency and VDD supply voltage \nconditions su mmarized in Table  8.\nRefer to Section  5.3.12: I/O current inje ction characteristics  for more details on the \ninput/output alternate function char acteristics (NSS, SCK, MOSI, MISO).\n          Table 41. SPI characteristics \nSymbol Parameter Conditions Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode - 12\nMHzSlave mode -  12\ntr(SCK)\ntf(SCK)SPI clock rise and fall \ntimeCapacitive load: C = 30 pF  8 ns\nDuCy(SCK)SPI slave input clock \nduty cycleSlave mode 30 70 %\ntsu(NSS)(1)\n1. Guaranteed by characterization results.NSS setup time Slave mode 4tPCLK -\nnsth(NSS)(1)NSS hold time Slave mode 2tPCLK -\ntw(SCKH)(1)\ntw(SCKL)(1) SCK high and low timeMaster mode, fPCLK  = 24 MHz, \npresc = 4 50 60\ntsu(MI) (1)\ntsu(SI)(1) Data input setup timeMaster mode 5 -\nSlave mode 5 -\nth(MI) (1)\nData input hold timeMaster mode 5 -\nth(SI)(1)Slave mode 4 -\nta(SO)(1)(2)\n2. Min time is for the minimum time to drive the output  and the max time is for the maximum time to validate \nthe data.Data output access time Slave mode, fPCLK  = 24 MHz  0 3tPCLK\ntdis(SO)(1)(3)\n3. Min time is for the minimum time to invalidate the ou tput and the max time is for the maximum time to put \nthe data in Hi-ZData output disable time Slave mode 2 10\ntv(SO) (1)Data output valid time Slave mode (after enable edge) - 25\ntv(MO)(1)Data output valid timeMaster mode (after enable \nedge)-5\nth(SO)(1)\nData output hold timeSlave mode (after enable edge) 15 -\nth(MO)(1) Master mode (after enable \nedge)2-\nDocID16455 Rev 9 67/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 29. SPI timing diagram - slave mode and CPHA = 0\nFigure 30. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.ai14134cSCK InputCPHA=0\nMOSI\nINP UTMISO\nOUT PUTCPHA=0\nMS B O UT\nMS B I NBI T6 OU T\nLSB INLSB OUTCPOL=0\nCPOL=1\nBIT 1 I NNSS input\ntSU(NSS)tc(SCK)\nth(NSS)\nta(SO)tw(SCKH)\ntw(SCKL)\ntv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\ntsu(SI)\nth(SI)\nDL\x14\x17\x14\x16\x18E166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c6&.\x03LQSXW&3+$ \x14\n&32/ \x13\n&3+$ \x14\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nWD\x0b62\x0cWY\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0c\n0,62\n287387\n026,\n,1387WVX\x0b6,\x0c WK\x0b6,\x0c06%\x03287\n06%\x03,1%,7\x19\x03287 /6%\x03287\n/6%\x03,1 %,7\x03\x14\x03,1\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n68/96 DocID16455 Rev 9Figure 31. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.\nHDMI consumer electronics control (CEC)\nRefer to Section  5.3.12: I/O current inje ction characteristics  for more details on the \ninput/output alternate function characteristics.\n5.3.17 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table  42 are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table  8.\nNote: It is recommended to perform a calibration after each power-up.ai14136SCK InputCPHA=0\nMOSI\nOUTUTMISO\nINPUTCPHA=0\nMSBIN\nM SB OUTBIT6 IN\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK InputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)\nRAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nDocID16455 Rev 9 69/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95          \nEquation 1: RAIN max formula:\nThe above formula ( Equation 1 ) is used to determine the maximum external impedance allowed for an \nerror below 1/4 of LSB. Here N = 12 (from 12-bit resolution).Table 42. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply - 2.4 - 3.6 V\nVREF+ Positive reference voltage - 2.4 - VDDA V\nIVREFCurrent on the VREF input \npin- - 160(1)220(1)µA\nfADC ADC clock frequency - 0.6 - 12 MHz\nfS(2)Sampling rate - 0.05 - 1 MHz\nfTRIG(2)External trigger frequencyfADC = 12 MHz - - 705 kHz\n-- - 17 1/fADC\nVAIN(3)Conversion voltage range -0 (VSSA tied to \nground)-VREF+ V\nRAIN(2)External input impedanceSee Equation 1 and \nTable 43  for details-- 5 0 κΩ\nRADC(2)Sampling switch resistance - - - 1 κΩ\nCADC(2)Internal sample and hold \ncapacitor-- - 8 pF\ntCAL(2)Calibration timefADC = 12 MHz 6.9 µs\n-8 3 1/fADC\ntlat(2) Injection trigger conversion \nlatencyfADC = 12 MHz - - 0.25 µs\n-- - 3(4)1/fADC\ntlatr(2) Regular trigger conversion \nlatencyfADC = 12 MHz - - 0.166 µs\n-- - 2(4)1/fADC\ntS(2)Sampling time fADC = 12 MHz0.125 - 20.0 µs\n1.5 - 239.5 1/fADC\ntSTAB(2)Power-up time - 0 0 1 µs\ntCONV(2)Total conversion time \n(including sampling time)fADC = 12 MHz 1.17 - 21 µs\n-14 to 252 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. Based on characterization results, not tested in production.\n2. Guaranteed by design.3. V\nREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package. \nRefer to Table 4: Low & medium-density STM32F100xx pin definitions and Figure 6  for further details.\n4. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 42 .\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n70/96 DocID16455 Rev 9          \n          \n          \nNote: ADC accuracy vs. negative injection current: Injecting a negative current on any analog \ninput pins should be avoided as this signifi cantly reduces the accuracy of the conversion \nbeing performed on another analog input. It is  recommended to add a Schottky diode (pin to \nground) to analog pins which may potentially inject negative currents.  \nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in \nSection  5.3.12  does not affect the ADC accuracy.Table 43. RAIN max for fADC = 12 MHz(1) \n1. Guaranteed by design.Ts (cycles) tS (µs) RAIN max (k Ω)\n1.5 0.125 0.4\n7.5 0.625 5.913.5 1.125 11.4\n28.5 2.375 25.2\n41.5 3.45 37.255.5 4.625 50\n71.5 5.96 NA\n239.5 20 NA\nTable 44. ADC accuracy - limited test conditions(1)(2)\n1. ADC DC accuracy values are measured after internal calibration.\n2. Guaranteed by characterization results.Symbol Parameter Test conditions Typ Max Unit\nET Total unadjusted error fPCLK2  = 24 MHz,  \nfADC = 12 MHz, RAIN < 10 k Ω,\nVDDA = 3 V to 3.6 V\nVREF+ = VDDA\nTA = 25 °C\nMeasurements made after \nADC calibration±1.3 ±2.2\nLSBEO Offset error ±1 ±1.5\nEG Gain error ±0.5 ±1.5\nED Differential linearity error ±0.7 ±1\nEL Integral linearity error ±0.8 ±1.5\nTable 45. ADC accuracy(1) (2) (3)\n1. ADC DC accuracy values are measured after internal calibration.\n2. Better performance could be achieved in restricted VDD, frequency, VREF and temperature ranges.\n3. Guaranteed by characterization results.Symbol Parameter Test conditions Typ Max Unit\nET Total unadjusted errorfPCLK2  = 24 MHz,  \nfADC = 12 MHz, RAIN < 10 k Ω,\nVDDA = 2.4 V to 3.6 V\nTA = Full operating range\nMeasurements made after \nADC calibration±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3\nDocID16455 Rev 9 71/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n95Figure 32. ADC accuracy characteristics\nFigure 33. Typical connecti on diagram using the ADC\n1. Refer to Table 42  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7  pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  34 or Figure  35, \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed  them as close as possible to the chip.EOEG\n1L S BIDEAL(1) Example of an actual transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line\nET=Total Unadjusted Error: maximum deviation\nbetween the actual and the ideal transfer curves.\nEO=Offset Error: deviation between the first actual\ntransition and the first ideal one.\nEG=Gain Error: deviation between the last ideal\ntransition and the last actual one.\nED=Differential Linearity Error: maximum deviation\nbetween actual steps and the ideal one.\nEL=Integral Linearity Error: maximum deviation\nbetween any actual transition and the end pointcorrelation line.4095\n4094\n4093\n5\n4\n3\n2\n1\n07\n6\n1234567 4093 4094 4095 4096(1)(2)\nET\nEDEL(3)\nVDDA VSSA ai14395bVREF+\n4096(or           depending on package)]VDDA\n4096[1LSBIDEAL = \nai14139dSTM32F10xxx VDD\nAINx\nIL±1 µA0.6 VVTRAIN(1)\nCparasiticVAIN0.6 VVT\nRADC(1)\nCADC(1)12-bit\nconverterSample and hold ADC\nconverter\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n72/96 DocID16455 Rev 9Figure 34. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ is available on 100-pin pa ckages and on TFBGA64 packages. VREF- is available on 100-pin \npackages only.\nFigure 35. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF- inputs are available only on 100-pin packages.VREF+STM32F10xxx\nVDDA\nVSSA/VREF-1 µF // 10 nF\n1 µF // 10 nF\nai14380b\nVREF+/VDDASTM32F10xxx\n1 µF // 10 nF\nVREF–/VSSA\nai14381b\nDocID16455 Rev 9 73/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.3.18 DAC electri cal specifications\n          Table 46. DAC characteristics \nSymbol Parameter Min Typ Max(1)Unit Comments\nVDDA Analog supply voltage 2.4 - 3.6 V -\nVREF+ Reference supply voltage 2.4 - 3.6 VVREF+ must always be below \nVDDA\nVSSA Ground 0 - 0 V -\nRLOAD(2)Resistive load with buffer ON 5 - - k Ω-\nRO(1) Impedance output with buffer \nOFF-- 1 5 k ΩWhen the buffer  is OFF, the \nMinimum resistive load between \nDAC_OUT and VSS to have a \n1% accuracy is 1.5 M Ω\nCLOAD(1)Capacitive load - - 50 pFMaximum capacitive load at \nDAC_OUT pin (when the buffer is ON).\nDAC_OUT \nmin\n(1)Lower DAC_OUT voltage with buffer ON0.2 - - VIt gives the maximum output \nexcursion of the DAC.\nIt corresponds to 12-bit input \ncode (0x0E0) to (0xF1C) at V\nREF+ = 3.6 V and (0x155) and \n(0xEAB) at VREF+ = 2.4 VDAC_OUT \nmax(1)Higher DAC_OUT voltage with buffer ON-- V\nDDA – 0.2 V\nDAC_OUT \nmin(1)Lower DAC_OUT voltage with buffer OFF-0 . 5 - m V\nIt gives the maximum output \nexcursion of the DAC.DAC_OUT \nmax\n(1)Higher DAC_OUT voltage with buffer OFF--V\nREF+ – \n1LSBV\nIDDVREF+DAC DC current consumption in \nquiescent mode (Standby mode)- - 220 µAWith no load, worst code \n(0xF1C) at VREF+ = 3.6 V in \nterms of DC consumption on the inputs\nI\nDDADAC DC current consumption in \nquiescent mode (Standby mode)- - 380 µAWith no load, middle code \n(0x800) on the inputs\n- - 480 µAWith no load, worst code \n(0xF1C) at VREF+ = 3.6 V in \nterms of DC consumption on the \ninputs\nDNL(1)Differential non linearity \nDifference between two \nconsecutive code-1LSB)-- ± 0 . 5  L S BGiven for the DAC in 10-bit \nconfiguration\n-- ± 2  L S BGiven for the DAC in 12-bit \nconfiguration \nINL(1)Integral non linearity (difference \nbetween measured value at Code i and the value at Code i \non a line drawn between Code 0 \nand last Code 1023)-- ± 1 L S BGiven for the DAC in 10-bit \nconfiguration \n-- ± 4 L S BGiven for the DAC in 12-bit \nconfiguration\nElectrical characteristics STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n74/96 DocID16455 Rev 9Figure 36. 12-bit buffered /non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register.Offset(1)Offset error\n(difference between measured \nvalue at Code (0x800) and the ideal value = V\nREF+/2)-- ± 1 0 m VGiven for the DAC in 12-bit \nconfiguration \n-- ± 3 L S BGiven for the DAC in 10-bit at \nVREF+ = 3.6 V\n-- ± 1 2 L S BGiven for the DAC in 12-bit at \nVREF+ = 3.6 V\nGain \nerror(1) Gain error - - ±0.5 %Given for the DAC in 12bit \nconfiguration\ntSETTLING(1)Settling time (full scale: for a 10-\nbit input code transition between \nthe lowest and the highest input \ncodes when DAC_OUT reaches final value ±1LSB-3 4 µ s C\nLOAD  ≤  50 pF, RLOAD  ≥ 5 kΩ\nUpdate \nrate(1)Max frequency for a correct \nDAC_OUT change when small \nvariation in the input code (from \ncode i to i+1LSB)-- 1 M S / s CLOAD  ≤  50 pF, RLOAD  ≥ 5 kΩ\ntWAKEUP(1)Wakeup time from off state \n(Setting the ENx bit in the DAC \nControl register)-6 . 5 1 0 µ sCLOAD  ≤  50 pF, RLOAD  ≥ 5 kΩ\ninput code between lowest and \nhighest possible ones.\nPSRR+ (1) Power supply rejection ratio (to \nVDDA) (static DC measurement- –67 –40 dB No RLOAD , CLOAD  = 50 pF\n1. Guaranteed by characterization results.\n2. Guaranteed by design.Table 46. DAC characteristics (continued)\nSymbol Parameter Min Typ Max(1)Unit Comments\nRL\nCLBuffered/Non-buffered DAC\nDAC_OUTxBuffer(1)\n12-bit \ndigital to \nanalog \nconverter \nai17157V2\nDocID16455 Rev 9 75/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Electrical characteristics\n955.3.19 Temperature sensor characteristics\n          Table 47. TS characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV25(1)Voltage at 25°C 1.32 1.41 1.50 V\ntSTART(2)Startup time 4 - 10 µs\nTS_temp(3)(2)ADC sampling time when reading the temperature - - 17.1 µs\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\n3. Shortest sampling time can be determined in  the application by multiple iterations.\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n76/96 DocID16455 Rev 96 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n6.1 LQFP100 package information\nFigure 37. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline\n1. Drawing is not to scale. Dimensions are in millimeters.E)$%.4)&)#!4)/.0).\x00\x11\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\x000,!.%\n$\n$\x11\n$\x13\n%\x13\n%\x11\n%+CCC##\n\x11 \x12\x15\x12\x16\x11\x10\x10\x17\x16\x17\x15 \x15\x11\n\x15\x10\n\x11,?-%?6\x15!\x12!\n!\x11\n,\x11,CB\n!\x11\nDocID16455 Rev 9 77/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95          Table 48. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data  \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n78/96 DocID16455 Rev 9Figure 38. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint\n1. Dimensions are in millimeters.\x17\x15 \x15\x11\n\x15\x10 \x17\x16\x10\x0e\x15\n\x10\x0e\x13\n\x11\x16\x0e\x17 \x11\x14\x0e\x13\n\x11\x10\x10 \x12\x16\n\x11\x12\x0e\x13\x12\x15\x11\x0e\x12\n\x11\x16\x0e\x17\x11\nAI\x11\x14\x19\x10\x16C\nDocID16455 Rev 9 79/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95Device marking for LQFP100\nThe following figure gives an example of to pside marking and pin 1 position identifier \nlocation.\nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 39.LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x1a\x1b9\x14670\x16\x15)\x14\x13\x13\n9\x1b7\x19%\x03\x03 =3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\n::<\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n80/96 DocID16455 Rev 96.2 LQFP64 package information\nFigure 40.LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline\n1. Drawing is not in scale.\n          Table 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nmechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nDocID16455 Rev 9 81/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95Figure 41.LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint\n1. Dimensions are in millimeters.e - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 49. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nmechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n\x14\x18\n\x13\x12 \x14\x19\n\x16\x14 \x11\x17\n\x11 \x11\x16\x11\x0e\x12\x10\x0e\x13\x13\x13\n\x11\x10\x0e\x13\x11\x12\x0e\x17\n\x11\x10\x0e\x13\x10\x0e\x15\n\x17\x0e\x18\n\x11\x12\x0e\x17\nAI\x11\x14\x19\x10\x19C\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n82/96 DocID16455 Rev 9Device marking for LQFP64\nThe following figure gives an example of to pside marking and pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 42. LQFP64 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x1a\x1c9\x14\x16\x15)\x14\x13\x13\x14\n<: :$GGLWLRQDO\x03,QIRUPDWLRQ\n\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5\x177\x19%\nDocID16455 Rev 9 83/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n956.3 TFBGA64 package information\nFigure 43. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm  pitch thin profile fine pitch ball grid \narray \npackage outline\n1. Drawing is not to scale.\n          Table 50. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball\ngrid array package mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.200 - - 0.0472\nA1 0.150 - - 0.0059 - -\nA2 - 0.200 - - 0.0079 -\nA4 - - 0.600 - - 0.0236\nb 0.250 0.300 0.350 0.0098 0.0118 0.0138\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 - 3.500 - - 0.1378 -\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\n5\x1bB0(B9\x176HDWLQJ\x03SODQH\n$\x14H )\n)\n\'+\n\x91E\x03\x0b\x19\x17\x03EDOOV\x0c\n$(\n723\x039,(: %27720\x039,(:\x14\x1bH\n$%$\n&\nGGG&\'\x14(\x14\nHHH & % $\nIII\x91\n\x910\n0&\n$\x15$\x17$\x14\x03EDOO\x03\nLGHQWLILHU$\x14\x03EDOO\x03\nLQGH[\x03DUHD\n6,\'(\x039,(:\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n84/96 DocID16455 Rev 9          \nFigure 44. TFBGA64 – 64-ball, 5 x 5 mm, 0. 5 mm pitch, thin profile fine pitch ball\ngrid array, recommended footprint\n          E1 - 3.500 - - 0.1378 -\ne - 0.500 - - 0.0197 -\nF - 0.750 - - 0.0295 -\nddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 51. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mmStencil thickness Between 0.100 mm and 1.125 mm\nPad trace width 0.100 mmTable 50. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball\ngrid array package mechanical data\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n5\x1bB)3B9\x14\'SDG\n\'VP\nDocID16455 Rev 9 85/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95Device marking for TFBGA64\nThe following figure gives an example of to pside marking and pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 45. TFBGA64 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x1b\x139\x14\x16\x15)\x14\x13\x13%\x193URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n$GGLWLRQDO\x03,QIRUPDWLRQ::<\'DWH\x03FRGH\n%DOO\x03\x14\x03LGHQWLILHU\n=\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n86/96 DocID16455 Rev 96.4 LQFP48 package information\nFigure 46. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nmechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\x15"?-%?6\x120).\x00\x11\n)$%.4)&)#!4)/.CCC##\n$\x13\x10\x0e\x12\x15\x00MM\n\'!5\'%\x000,!.%\nB\n!\x11!\n!\x12\nC\n!\x11\n,\x11,$\n$\x11\n%\x13\n%\x11\n%\nE\x11\x12 \x11\x11\x13\x12\x14\x12\x15 \x13\x16\n\x13\x17\n\x14\x183%!4).\'\n0,!.%\n+\nDocID16455 Rev 9 87/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95Figure 47. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.E1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -L 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 52. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package \nmechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n\x19\x0e\x17\x10\x15\x0e\x18\x10\x17\x0e\x13\x10\n\x11\x12\x12\x14\n\x10\x0e\x12\x10\n\x17\x0e\x13\x10\n\x11\x13\x17\x13\x16\n\x11\x0e\x12\x10\n\x15\x0e\x18\x10\n\x19\x0e\x17\x10\x10\x0e\x13\x10\x12\x15\x11\x0e\x12\x10\x10\x0e\x15\x10\nAI\x11\x14\x19\x11\x11D\x11\x13 \x14\x18\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n88/96 DocID16455 Rev 9Device marking for LQFP48\nThe following figure gives an example of to pside marking and pin 1 position identifier \nlocation. \nOther optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.\nFigure 48. LQFP48 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.06Y\x16\x19\x18\x1b\x149\x14\x16\x15)\x14\x13\x13\n&%7\x19%\x03\x033URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n::<\'DWH\x03FRGH\n3LQ\x03\x14\x03LGHQWLILHU\n=\n$GGLWLRQDO\x03LQIRUPDWLRQ\nDocID16455 Rev 9 89/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n956.5 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  8: General operating conditions on page  34.\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on  output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n6.5.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 53. Package thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP 100 - 14 × 14 mm / 0.5 mm pitch46\n°C/WThermal resistance junction-ambient  \nLQFP 64 - 10 × 10 mm / 0.5 mm pitch45\nThermal resistance junction-ambient  \nTFBGA64 - 5 × 5 mm / 0.5 mm pitch65\nThermal resistance junction-ambient  \nLQFP 48 - 7 × 7 mm / 0.5 mm pitch55\nPackage information STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n90/96 DocID16455 Rev 96.5.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Table  54: Ordering information scheme .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32F 10xxx at maximum dissipation, it is useful \nto calculate the exact power consumption and junction temperature to determine which temperature ra nge will be best suited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample: high-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 8 I/Os used  at the same time in output \nmode at low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax = 50 mA × 3.5 V= 175 mW\nPIOmax = 20  × 8 mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 272 mW\nPDmax = 175 + 272 = 447 mW\nThus: PDmax  = 447 mW\nUsing the values obtained in Table  53 TJmax is calculated as follows:\n– For LQFP64, 45 °C/W T\nJmax = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 6 (see \nTable  54: Ordering information scheme ).\nExample 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient \ntemperatures with a low dissipation, as long as junction temperature TJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 115 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 20 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax = 20 mA × 3.5 V= 70 mW\nPIOmax = 20  × 8 mA × 0.4 V = 64 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 64 mW:\nPDmax = 70 + 64 = 134 mW\nThus: PDmax  = 134 mW\nDocID16455 Rev 9 91/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Package information\n95Using the values obtained in Table  53 TJmax is calculated as follows:\n– For LQFP100, 46 °C/W \nTJmax = 115 °C + (46 °C/W × 134 mW) = 115 °C + 6.2 °C = 121.2 °C\nThis is within the range of the suffix 7 version parts (–40 < TJ < 125 °C).\nIn this case, parts must be ordered at leas t with the temperature range suffix 7 (see \nTable  54: Ordering information scheme ).\nFigure 49. LQFP100 PD max vs. TA\n0100200300400500600700\n65 75 85 95 105 115 125 135\nTA (°C)PD (mW)Suffix 6\nSuffix 7\nOrdering information scheme STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n92/96 DocID16455 Rev 97 Ordering information scheme\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.Table 54. Ordering information scheme\n \nExample:                                                                      STM32  F  100   C   6         T      6     B     xxx\nDevice family\nSTM32 = ARM-based 32-bit microcontroller\nProduct type\nF = General-purpose\nDevice subfamily\n100 = value line\nPin count\nC = 48 pins\nR = 64 pinsV = 100 pins\nFlash memory size\n4 = 16 Kbytes of Flash memory\n6 = 32 Kbytes of Flash memory\n8 = 64 Kbytes of Flash memoryB = 128 Kbytes of Flash memory\nPackage\nT = LQFP\nH = BGA\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C\n7 = Industrial temperature range, –40 to 105 °C\nInternal code\nB\nOptions\nxxx = programmed partsTR = tape and real\nDocID16455 Rev 9 93/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Revision history\n958 Revision history\n          Table 55. Document revision history \nDate Revision Changes\n12-Oct-2009 1 Initial release.\n26-Feb-2010 2TFBGA64 package added (see Table 50  and Table 41 ).\nNote 5  modified in Table 4: Low & medium-density STM32F100xx pin \ndefinitions .\nIINJ(PIN)  modified in Table 6: Current characteristics . Conditions \nremoved from Table 25: Low-power mode wakeup timings .\nNotes modified in Table 34: I/O static characteristics .\nFigure 27: Recommended NRST pin protection  modified.\nNote modified in Table 39: I2C characteristics . Figure 28: I2C bus AC \nwaveforms and measurement circuit(1)  modified.\nTable 46: DAC characteristics  modified. Figure 36: 12-bit buffered \n/non-buffered DAC  added.\nTIM2, TIM3, TIM4  and TIM15, TIM16 and TIM17  updated.\nHDMI-CEC electrical characteristics added.\nValues added to:\n–Table 12: Maximum current cons umption in Run mode, code with \ndata processing  running from Flash\n–Table 13: Maximum current cons umption in Run mode, code with \ndata processing  running from RAM\n–Table 14: Maximum current consumption in Sleep mode, code \nrunning from Flash or RAM\n–Table 15: Typical and maximum current consumptions in Stop and \nStandby modes\n–Table 18: Peripheral current consumption\n–Table 29: EMS characteristics\n–Table 30: EMI characteristics\n–Table 47: TS characteristics\nSection 5.3.12: I/O current injection characteristics  modified.\nAdded figures:\n–Figure 12: Maximum current consumption in Run mode versus \nfrequency (at 3.6 V) -  code with data processing running from RAM, \nperipherals enabled\n–Figure 13: Maximum current consumption in Run mode versus \nfrequency (at 3.6 V) -  code with data processing running from RAM, \nperipherals disabled\n–Figure 15: Typical current consumption in Stop mode with regulator \nin Run mode  versus temperat ure at VDD = 3.3 V and 3.6 V\n–Figure 16: Typical current consumption in Stop mode with regulator   \nin Low-power mode versus temperature at VDD = 3.3 V and 3.6 V\n–Figure 17: Typical current consumption in Standby mode   versus \ntemperature at VDD = 3.3 V and 3.6 V\nRevision history STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n94/96 DocID16455 Rev 930-Mar-2010 3Revision history corrected.\nUpdated Table 6: Current characteristics\nValues and note updated in Table 16: Typical current consumption in \nRun mode, code with data processing  running from Flash  and \nTable 17: Typical current consumption in Sleep mode, code running \nfrom Flash or RAM .\nUpdated Table 15: Typical and maximum current consumptions in Stop \nand Standby modes\nAdded Figure 14: Typical current consumption on VBAT with RTC on \nvs. temperature at different VBAT values\nTypical consumption for ADC1 corrected in Table 18: Peripheral \ncurrent consumption .\nMaximum current  consumption  and Typical current consumption : \nfrequency conditions corrected. Output driving current  corrected.\nUpdated Table 30: EMI characteristics\nfADC max corrected in Table 42: ADC characteristics .\nSmall text changes.\n06-May-2010 4Updated Table 31: ESD absolute maximum ratings on page 55  and \nTable 32: Electrical sensitivities on page 56\nUpdated Table 44: ADC accuracy - limited test conditions on page 70  \nand Table 45: ADC accuracy on page 70\n12-Jul-2010 5Updated Table 24: LSI oscillator characteristics on page 51\nUpdated Table 44: ADC accuracy - limited test conditions on page 70  \nand Table 45: ADC accuracy on page 70\n04-Apr-2011 6Updated Figure 2: Clock tree  to add FLITF clock\nUpdated footnotes below Table 5: Voltage characteristics on page 33  \nand Table 6: Current characteristics on page 34\nUpdated tw min in Table 19: High-speed external user clock \ncharacteristics on page 46\nUpdated startup time in Table 22: LSE oscillator characteristics (fLSE \n= 32.768 kHz) on page 49\nUpdated Table 23: HSI oscillator characteristics on page 50\nAdded Section 5.3.12: I/O current injection characteristics on page 56\nUpdated Table 34: I/O static characteristics on page 57\nCorrected TTL and CMOS designations in Table 35: Output voltage \ncharacteristics on page 60\nRemoved note on remapped characteristics from Table 41: SPI \ncharacteristics on page 66Table 55. Document revision history (continued)\nDate Revision Changes\nDocID16455 Rev 9 95/96STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB Revision history\n9508-Jun-2012 7Updated Table 6: Current characteristics on page 34\nUpdated Table 39: I2C characteristics on page 64\nCorrected note “non-robust “ in Section 5.3.17: 12-bit ADC \ncharacteristics on page 68\nUpdated Section 5.3.13: I/O port characteristics on page 57\nUpdated Section 2.2.20: GPIOs (genera l-purpose inputs/outputs) on \npage 20\nUpdated Table 4: Low & medium-density STM32F100xx pin definitions \non page 24\nUpdated Section 5.3.1: General operating conditions on page 34\nUpdated Table 14: Maximum current consumption in Sleep mode, \ncode running from Flash or RAM on page 39\n08-Jun-2015 8Updated Table 18: Peripheral current consumption , Table 31: ESD \nabsolute maximum ratings , Table 48: LQPF100 - 100-pin, 14 x 14 mm \nlow-profile quad flat package mechanical data , Table 49: LQFP64 - 64-\npin, 10 x 10 mm low-profile quad flat package mechanical data , \nTable 50: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine \npitch ball grid array package mechanical data , Table 51: TFBGA64 \nrecommended PCB design rules (0.5 mm pitch BGA)  and Table 52: \nLQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical \ndata.\nUpdated Figure 37: LQFP100 - 100-pin, 14 x 14 mm low-profile quad \nflat package outline , Figure 38: LQFP100 - 100-pin, 14 x 14 mm low-\nprofile quad flat recommended footprint , Figure 40: LQFP64 – 10 x 10 \nmm 64 pin low-profile quad flat package outline , Figure 41: LQFP64 - \n64-pin, 10 x 10 mm low-profile quad flat recommended footprint , \nFigure 43: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid array package outline , Figure 44: TFBGA64 – 64-ball, 5 \nx 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array, \nrecommended footprint , Figure 46: LQFP48 - 48-pin, 7 x 7 mm low-\nprofile quad flat package outline  and Figure 47: LQFP48 - 48-pin, 7 x \n7 mm low-profile quad flat package recommended footprint .\nAdded Figure 39: LQFP100 marking example (package top view) , \nFigure 42: LQFP64 marking example (package top view)  Figure 45: \nTFBGA64 marking example (package top view)  and Figure 48: \nLQFP48 marking example (package top view) .\n21-Nov-2016 9Updated:\n–Figure 7: Memory map\n–Figure 18: High-speed external clock source AC timing diagram\n–Figure 19: Low-speed external clock source AC timing diagram\n–Table 19: High-speed external user clock characteristics\n–Table 20: Low-speed external user clock characteristics\n–Table 42: ADC characteristicsTable 55. Document revision history (continued)\nDate Revision Changes\nSTM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB\n96/96 DocID16455 Rev 9IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2016 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32F100C4T6B\xa0 STM32F100C6T6B\xa0 STM32F100C8T6B\xa0 STM32F100CBT6B\xa0 STM32F100R4T6B\xa0\nSTM32F100R6T6B\xa0 STM32F100RBH6B\xa0 STM32F100RBT6B\xa0 STM32F100R8T6B\xa0 STM32F100RBT6BTR\xa0\nSTM32F100R6T6BTR\xa0 STM32F100R8T6BTR\xa0 STM32F100R8T7B\xa0 STM32F100V8T6B\xa0 STM32F100VBT6B\xa0\nSTM32F100C6T6BTR\xa0 STM32F100R4H6B\xa0 STM32F100R6H6B\xa0 STM32F100R8H6B\xa0 STM32F100C8T6BTR\xa0\nSTM32F100RBH6BTR\xa0 STM32F100VBT6BTR\xa0 STM32F100CBT7B\xa0 STM32F100V8T7B\xa0 STM32F100C8T7B\xa0\nSTM32F100C8T7BTR\xa0 STM32F100CBT6BTR\xa0 STM32F100R4T6BTR\xa0 STM32F100C4T7B\xa0 STM32F100C4T6BTR\xa0\nSTM32F100C6T7B\xa0 STM32F100VBT7B\xa0 STM32F100CBT7BTR\xa0 STM32F100V8T6BTR\xa0 STM32F100R8T7BTR\xa0\nSTM32F100R8H7B\n'}]
!==============================================================================!
### Component Summary: STM32F100C8T6B

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.0 to 3.6 V
  - V_BAT (Backup Voltage): 1.8 to 3.6 V
- **Current Ratings**: 
  - Maximum current into VDD/VDDA: 150 mA
  - Maximum current out of VSS: 150 mA
  - I/O current: ±8 mA (standard), ±20 mA (relaxed)
- **Power Consumption**: 
  - Maximum current in Run mode (with all peripherals enabled): 
    - 24 MHz: 15.4 mA (TA = 85 °C)
    - 24 MHz: 10.3 mA (all peripherals disabled)
  - Sleep mode: 9.6 mA (all peripherals enabled)
  - Stop mode: 23.5 µA (regulator in Run mode)
  - Standby mode: 2.6 µA
- **Operating Temperature Range**: 
  - Industrial: -40 to +85 °C (suffix 6)
  - Extended: -40 to +105 °C (suffix 7)
- **Package Type**: 
  - LQFP100 (14 x 14 mm), LQFP64 (10 x 10 mm), LQFP48 (7 x 7 mm), TFBGA64 (5 x 5 mm)
- **Special Features**: 
  - ARM Cortex-M3 core, 24 MHz maximum frequency
  - Up to 128 KB Flash memory and 8 KB SRAM
  - Integrated peripherals: 12-bit ADC, 12-bit DAC, multiple timers, and communication interfaces (I2C, SPI, USART)
  - Low power modes: Sleep, Stop, and Standby
  - Debugging support via SWD and JTAG
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The STM32F100C8T6B is a low and medium-density microcontroller from STMicroelectronics, based on the ARM Cortex-M3 architecture. It operates at a maximum frequency of 24 MHz and is designed for a wide range of applications requiring efficient processing and low power consumption. The microcontroller features a rich set of peripherals, including timers, ADCs, DACs, and communication interfaces, making it suitable for various embedded applications.

#### Typical Applications:
- **Consumer Electronics**: Used in devices such as printers, scanners, and gaming peripherals.
- **Industrial Control**: Suitable for programmable logic controllers (PLCs), inverters, and HVAC systems.
- **Medical Devices**: Ideal for handheld medical equipment and monitoring systems.
- **Automotive**: Can be utilized in GPS platforms and other automotive applications.
- **Home Automation**: Effective in alarm systems and video intercoms.

This microcontroller is particularly well-suited for applications that require a balance of performance, power efficiency, and a variety of integrated features, making it a versatile choice for developers in the embedded systems domain.