// Seed: 2950672927
module module_0;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output logic id_2
);
  logic [7:0][-1 : -1] id_4;
  assign id_4[1] = id_4;
  wire id_5;
  ;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 <= -1;
  end
  logic [-1 : -1] id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_2 = id_5;
endmodule
