{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704434393120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704434393120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 12:59:51 2024 " "Processing started: Fri Jan 05 12:59:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704434393120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704434393120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DA -c DA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DA -c DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704434393120 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704434393528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfselector.v 1 1 " "Found 1 design units, including 1 entities, in source file rfselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFselector " "Found entity 1: RFselector" {  } { { "RFselector.v" "" { Text "D:/TKHDL/DO_AN/RFselector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement_TB " "Found entity 1: processingElement_TB" {  } { { "processingElement_TB.v" "" { Text "D:/TKHDL/DO_AN/processingElement_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult_TB " "Found entity 1: floatMult_TB" {  } { { "floatMult_TB.v" "" { Text "D:/TKHDL/DO_AN/floatMult_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatmult.v 1 1 " "Found 1 design units, including 1 entities, in source file floatmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatMult " "Found entity 1: floatMult" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd_TB " "Found entity 1: floatAdd_TB" {  } { { "floatAdd_TB.v" "" { Text "D:/TKHDL/DO_AN/floatAdd_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadd.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 floatAdd " "Found entity 1: floatAdd" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit_TB " "Found entity 1: convUnit_TB" {  } { { "convUnit_TB.v" "" { Text "D:/TKHDL/DO_AN/convUnit_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayersingle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayersingle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerSingle_TB " "Found entity 1: convLayerSingle_TB" {  } { { "convLayerSingle_TB.v" "" { Text "D:/TKHDL/DO_AN/convLayerSingle_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayersingle.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayersingle.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerSingle " "Found entity 1: convLayerSingle" {  } { { "convLayerSingle.v" "" { Text "D:/TKHDL/DO_AN/convLayerSingle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayermulti_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayermulti_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerMulti_TB " "Found entity 1: convLayerMulti_TB" {  } { { "convLayerMulti_TB.v" "" { Text "D:/TKHDL/DO_AN/convLayerMulti_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convlayermulti.v 1 1 " "Found 1 design units, including 1 entities, in source file convlayermulti.v" { { "Info" "ISGN_ENTITY_NAME" "1 convLayerMulti " "Found entity 1: convLayerMulti" {  } { { "convLayerMulti.v" "" { Text "D:/TKHDL/DO_AN/convLayerMulti.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processingelement.v 1 1 " "Found 1 design units, including 1 entities, in source file processingelement.v" { { "Info" "ISGN_ENTITY_NAME" "1 processingElement " "Found entity 1: processingElement" {  } { { "processingElement.v" "" { Text "D:/TKHDL/DO_AN/processingElement.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convunit.v 1 1 " "Found 1 design units, including 1 entities, in source file convunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convUnit " "Found entity 1: convUnit" {  } { { "convUnit.v" "" { Text "D:/TKHDL/DO_AN/convUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434393670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434393670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convUnit " "Elaborating entity \"convUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704434393717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processingElement processingElement:PE " "Elaborating entity \"processingElement\" for hierarchy \"processingElement:PE\"" {  } { { "convUnit.v" "PE" { Text "D:/TKHDL/DO_AN/convUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434393827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult processingElement:PE\|floatMult:FM " "Elaborating entity \"floatMult\" for hierarchy \"processingElement:PE\|floatMult:FM\"" {  } { { "processingElement.v" "FM" { Text "D:/TKHDL/DO_AN/processingElement.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434393843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(28) " "Verilog HDL assignment warning at floatMult.v(28): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(31) " "Verilog HDL assignment warning at floatMult.v(31): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(34) " "Verilog HDL assignment warning at floatMult.v(34): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(37) " "Verilog HDL assignment warning at floatMult.v(37): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(40) " "Verilog HDL assignment warning at floatMult.v(40): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(43) " "Verilog HDL assignment warning at floatMult.v(43): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(46) " "Verilog HDL assignment warning at floatMult.v(46): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(49) " "Verilog HDL assignment warning at floatMult.v(49): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(52) " "Verilog HDL assignment warning at floatMult.v(52): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatMult.v(55) " "Verilog HDL assignment warning at floatMult.v(55): truncated value with size 32 to match size of target (6)" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionA floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"fractionA\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionB floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"fractionB\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatMult.v(15) " "Verilog HDL Always Construct warning at floatMult.v(15): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|floatMult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd processingElement:PE\|floatAdd:FADD " "Elaborating entity \"floatAdd\" for hierarchy \"processingElement:PE\|floatAdd:FADD\"" {  } { { "processingElement.v" "FADD" { Text "D:/TKHDL/DO_AN/processingElement.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434393843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(44) " "Verilog HDL assignment warning at floatAdd.v(44): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(61) " "Verilog HDL assignment warning at floatAdd.v(61): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(64) " "Verilog HDL assignment warning at floatAdd.v(64): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(67) " "Verilog HDL assignment warning at floatAdd.v(67): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(70) " "Verilog HDL assignment warning at floatAdd.v(70): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(73) " "Verilog HDL assignment warning at floatAdd.v(73): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(76) " "Verilog HDL assignment warning at floatAdd.v(76): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(79) " "Verilog HDL assignment warning at floatAdd.v(79): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(82) " "Verilog HDL assignment warning at floatAdd.v(82): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(85) " "Verilog HDL assignment warning at floatAdd.v(85): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floatAdd.v(88) " "Verilog HDL assignment warning at floatAdd.v(88): truncated value with size 32 to match size of target (6)" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount floatAdd.v(16) " "Verilog HDL Always Construct warning at floatAdd.v(16): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout floatAdd.v(16) " "Verilog HDL Always Construct warning at floatAdd.v(16): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction floatAdd.v(16) " "Verilog HDL Always Construct warning at floatAdd.v(16): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign floatAdd.v(16) " "Verilog HDL Always Construct warning at floatAdd.v(16): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa floatAdd.v(16) " "Verilog HDL Always Construct warning at floatAdd.v(16): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "floatAdd.v" "" { Text "D:/TKHDL/DO_AN/floatAdd.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704434393843 "|convUnit|processingElement:PE|floatAdd:FADD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processingElement:PE\|floatMult:FM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processingElement:PE\|floatMult:FM\|Mult0\"" {  } { { "floatMult.v" "Mult0" { Text "D:/TKHDL/DO_AN/floatMult.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704434394927 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1704434394927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processingElement:PE\|floatMult:FM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processingElement:PE\|floatMult:FM\|lpm_mult:Mult0\"" {  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processingElement:PE\|floatMult:FM\|lpm_mult:Mult0 " "Instantiated megafunction \"processingElement:PE\|floatMult:FM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704434395006 ""}  } { { "floatMult.v" "" { Text "D:/TKHDL/DO_AN/floatMult.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1704434395006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8t " "Found entity 1: mult_a8t" {  } { { "db/mult_a8t.tdf" "" { Text "D:/TKHDL/DO_AN/db/mult_a8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704434395058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704434395058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704434399267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704434399267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2061 " "Implemented 2061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "802 " "Implemented 802 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704434399390 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704434399390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1241 " "Implemented 1241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704434399390 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1704434399390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704434399390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704434399406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 12:59:59 2024 " "Processing ended: Fri Jan 05 12:59:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704434399406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704434399406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704434399406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704434399406 ""}
