verilog xil_defaultlib --include "../../../../AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/30ef" --include "../../../../AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/1a76/src" --include "../../../../AXI_Master_Demo.gen/sources_1/bd/TestBlockDesign/ipshared/ec67/hdl" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0_clk_wiz.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_clk_wiz_0/TestBlockDesign_clk_wiz_0.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_1/sim/TestBlockDesign_blk_mem_gen_0_1.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/RAM32X32B/sim/RAM32X32B.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/src/code_memory/sim/code_memory.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/alu.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/controlUnit.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/datapath.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/registerFile.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/vespa_cpu.v" \
"../../../bd/TestBlockDesign/ipshared/1a76/src/AXI4_Lite_Master.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_AXI4_Lite_Master_0_0/sim/TestBlockDesign_AXI4_Lite_Master_0_0.v" \
"../../../bd/TestBlockDesign/ip/TestBlockDesign_auto_pc_0/sim/TestBlockDesign_auto_pc_0.v" \
"../../../bd/TestBlockDesign/sim/TestBlockDesign.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
