###############################################################################
## Copyright (C) 2025 Analog Devices, Inc. All rights reserved.
### SPDX short identifier: ADIBSD
###############################################################################

source ../../../scripts/adi_env.tcl
source ../../scripts/adi_project_intel.tcl

# get_env_param retrieves parameter value from the environment if exists,
# other case use the default value
#
#   Use over-writable parameters from the environment.
#
#    e.g.
#      make RX_RATE=10 TX_RATE=10 RX_JESD_L=4 RX_JESD_M=8 RX_JESD_S=1 RX_JESD_NP=16 TX_JESD_L=4 TX_JESD_M=8 TX_JESD_S=1 TX_JESD_NP=16
#      make RX_RATE=2.5 TX_RATE=2.5 RX_JESD_L=8 RX_JESD_M=4 RX_JESD_S=1 RX_JESD_NP=16 TX_JESD_L=8 TX_JESD_M=4 TX_JESD_S=1 TX_JESD_NP=16
#      make RX_RATE=10 TX_RATE=10 RX_JESD_L=2 RX_JESD_M=8 RX_JESD_S=1 RX_JESD_NP=12 TX_JESD_L=2 TX_JESD_M=8 TX_JESD_S=1 TX_JESD_NP=12
#
# Lane Rate = I/Q Sample Rate x M x N' x (10 \ 8) \ L

# Parameter description:
#
#   JESD_MODE : Used link layer encoder mode
#      64B66B - 64b66b link layer defined in JESD 204C, uses Intel IP with a custom gearbox as Physical layer
#      8B10B  - 8b10b link layer defined in JESD 204B, uses Intel IP as Physical layer
#
#   RX_LANE_RATE :  Lane rate of the Rx link ( MxFE to FPGA )
#   TX_LANE_RATE :  Lane rate of the Tx link ( FPGA to MxFE )
#   REF_CLK_RATE : Frequency of reference clock in MHz used in 64B66B mode (LANE_RATE/66) or 8B10B mode (LANE_RATE/40)
#   DEVICE_CLK_RATE: Frequency of the device clock in MHz, usually equal to REF_CLK_RATE
#   [RX/TX]_JESD_M : Number of converters per link
#   [RX/TX]_JESD_L : Number of lanes per link
#   [RX/TX]_JESD_S : Number of samples per frame
#   [RX/TX]_JESD_NP : Number of bits per sample
#   [RX/TX]_NUM_LINKS : Number of links
#   [RX/TX]_KS_PER_CHANNEL : Number of samples stored in internal buffers in kilosamples per converter (M)
#

adi_project ad9081_fmca_ebz_a5e [list \
  JESD_MODE            [get_env_param JESD_MODE        8B10B ] \
  RX_LANE_RATE         [get_env_param RX_LANE_RATE       9.6 ] \
  TX_LANE_RATE         [get_env_param TX_LANE_RATE       9.6 ] \
  REF_CLK_RATE         [get_env_param REF_CLK_RATE       240 ] \
  DEVICE_CLK_RATE      [get_env_param DEVICE_CLK_RATE    240 ] \
  RX_JESD_M            [get_env_param RX_JESD_M            8 ] \
  RX_JESD_L            [get_env_param RX_JESD_L            2 ] \
  RX_JESD_S            [get_env_param RX_JESD_S            1 ] \
  RX_JESD_NP           [get_env_param RX_JESD_NP          16 ] \
  RX_NUM_LINKS         [get_env_param RX_NUM_LINKS         1 ] \
  RX_OS_JESD_M         [get_env_param RX_OS_JESD_M         2 ] \
  RX_OS_JESD_L         [get_env_param RX_OS_JESD_L         2 ] \
  RX_OS_JESD_S         [get_env_param RX_OS_JESD_S         1 ] \
  RX_OS_JESD_NP        [get_env_param RX_OS_JESD_NP       16 ] \
  RX_OS_NUM_LINKS      [get_env_param RX_OS_NUM_LINKS      1 ] \
  TX_JESD_M            [get_env_param TX_JESD_M            4 ] \
  TX_JESD_L            [get_env_param TX_JESD_L            2 ] \
  TX_JESD_S            [get_env_param TX_JESD_S            1 ] \
  TX_JESD_NP           [get_env_param TX_JESD_NP          16 ] \
  TX_NUM_LINKS         [get_env_param TX_NUM_LINKS         1 ] \
  RX_KS_PER_CHANNEL    [get_env_param RX_KS_PER_CHANNEL    1 ] \
  TX_KS_PER_CHANNEL    [get_env_param TX_KS_PER_CHANNEL    1 ] \
  RX_OS_KS_PER_CHANNEL [get_env_param RX_OS_KS_PER_CHANNEL 1 ] \
  DDS_DISABLED         [get_env_param DDS_DISABLED         1 ] \
]

source $ad_hdl_dir/projects/common/a5e/a5e_system_assign.tcl

# files

set_global_assignment -name VERILOG_FILE ../../../library/common/ad_3w_spi.v

set_instance_assignment -name IO_STANDARD "1.2-V TRUE DIFFERENTIAL SIGNALING" -to fpga_syncin_0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSTL"           -to fpga_syncout_0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.2-V HSTL"           -to fpga_syncout_1
set_instance_assignment -name IO_STANDARD "1.2-V TRUE DIFFERENTIAL SIGNALING" -to sysref2
set_instance_assignment -name IO_STANDARD "1.2-V TRUE DIFFERENTIAL SIGNALING" -to clkin6
set_instance_assignment -name IO_STANDARD "CURRENT MODE LOGIC (CML)"          -to fpga_refclk_in

set_location_assignment PIN_AG83  -to "agc0[0]"             ; ## D20  LA17_CC_P
set_location_assignment PIN_AC83  -to "agc0[1]"             ; ## D21  LA17_CC_N
set_location_assignment PIN_AG57  -to "agc1[0]"             ; ## C22  LA18_CC_P
set_location_assignment PIN_AG53  -to "agc1[1]"             ; ## C23  LA18_CC_N
set_location_assignment PIN_Y67   -to "agc2[0]"             ; ## G21  LA20_P
set_location_assignment PIN_Y65   -to "agc2[1]"             ; ## G22  LA20_N
set_location_assignment PIN_Y77   -to "agc3[0]"             ; ## H25  LA21_P
set_location_assignment PIN_Y74   -to "agc3[1]"             ; ## H26  LA21_N
set_location_assignment PIN_T55   -to "clkin6(n)"           ; ## G03  CLK1_M2C_N
set_location_assignment PIN_P55   -to "clkin6"              ; ## G02  CLK1_M2C_P
set_location_assignment PIN_AV16  -to "fpga_refclk_in"      ; ## D04  GBTCLK1_M2C_P
set_location_assignment PIN_AV21  -to "fpga_refclk_in(n)"   ; ## D05  GBTCLK1_M2C_N

# set_location_assignment PIN_AV1   -to "rx_data[0]"          ; ## C06  DP0_M2C_P
# set_location_assignment PIN_AV3   -to "rx_data_n[0]"        ; ## C07  DP0_M2C_N
# set_location_assignment PIN_AT1   -to "rx_data[1]"          ; ## A02  DP1_M2C_P
# set_location_assignment PIN_AT3   -to "rx_data_n[1]"        ; ## A03  DP1_M2C_N
# set_location_assignment PIN_AP1   -to "rx_data[2]"          ; ## A06  DP2_M2C_P
# set_location_assignment PIN_AP3   -to "rx_data_n[2]"        ; ## A07  DP2_M2C_N
# set_location_assignment PIN_AM1   -to "rx_data[3]"          ; ## A10  DP3_M2C_P
# set_location_assignment PIN_AM3   -to "rx_data_n[3]"        ; ## A11  DP3_M2C_N
set_location_assignment PIN_BF1   -to "rx_data[0]"          ; ## A14  DP4_M2C_P
set_location_assignment PIN_BF3   -to "rx_data_n[0]"        ; ## A15  DP4_M2C_N
set_location_assignment PIN_BD1   -to "rx_data[1]"          ; ## A18  DP5_M2C_P
set_location_assignment PIN_BD3   -to "rx_data_n[1]"        ; ## A19  DP5_M2C_N
set_location_assignment PIN_BB1   -to "rx_os_data[0]"       ; ## B16  DP6_M2C_P
set_location_assignment PIN_BB3   -to "rx_os_data_n[0]"     ; ## B17  DP6_M2C_N
set_location_assignment PIN_AY1   -to "rx_os_data[1]"       ; ## B12  DP7_M2C_P
set_location_assignment PIN_AY3   -to "rx_os_data_n[1]"     ; ## B13  DP7_M2C_N

# set_location_assignment PIN_AU7   -to "tx_data[0]"          ; ## C02  DP0_C2M_P
# set_location_assignment PIN_AU10  -to "tx_data_n[0]"        ; ## C03  DP0_C2M_N
# set_location_assignment PIN_AR7   -to "tx_data[1]"          ; ## A22  DP1_C2M_P
# set_location_assignment PIN_AR10  -to "tx_data_n[1]"        ; ## A23  DP1_C2M_N
# set_location_assignment PIN_AN7   -to "tx_data[2]"          ; ## A26  DP2_C2M_P
# set_location_assignment PIN_AN10  -to "tx_data_n[2]"        ; ## A27  DP2_C2M_N
# set_location_assignment PIN_AL7   -to "tx_data[3]"          ; ## A30  DP3_C2M_P
# set_location_assignment PIN_AL10  -to "tx_data_n[3]"        ; ## A31  DP3_C2M_N
set_location_assignment PIN_BE7   -to "tx_data[0]"          ; ## A34  DP4_C2M_P
set_location_assignment PIN_BE10  -to "tx_data_n[0]"        ; ## A35  DP4_C2M_N
set_location_assignment PIN_BC7   -to "tx_data[1]"          ; ## A38  DP5_C2M_P
set_location_assignment PIN_BC10  -to "tx_data_n[1]"        ; ## A39  DP5_C2M_N
set_location_assignment PIN_BA7   -to "tx_data[2]"          ; ## B36  DP6_C2M_P
set_location_assignment PIN_BA10  -to "tx_data_n[2]"        ; ## B37  DP6_C2M_N
set_location_assignment PIN_AW7   -to "tx_data[3]"          ; ## B32  DP7_C2M_P
set_location_assignment PIN_AW10  -to "tx_data_n[3]"        ; ## B33  DP7_C2M_N

set_location_assignment PIN_A51   -to "fpga_syncin_0(n)"    ; ## H08  LA02_N
set_location_assignment PIN_B51   -to "fpga_syncin_0"       ; ## H07  LA02_P
set_location_assignment PIN_B54   -to "fpga_syncin_1_n"     ; ## G10  LA03_N
set_location_assignment PIN_A54   -to "fpga_syncin_1_p"     ; ## G09  LA03_P
set_location_assignment PIN_A48   -to "fpga_syncout_0(n)"   ; ## D09  LA01_CC_N
set_location_assignment PIN_B45   -to "fpga_syncout_0"      ; ## D08  LA01_CC_P
set_location_assignment PIN_F44   -to "fpga_syncout_1(n)"   ; ## C11  LA06_N
set_location_assignment PIN_D44   -to "fpga_syncout_1"      ; ## C10  LA06_P
set_location_assignment PIN_V58   -to "gpio[0]"             ; ## H19  LA15_P
set_location_assignment PIN_T58   -to "gpio[1]"             ; ## H20  LA15_N
set_location_assignment PIN_B85   -to "gpio[2]"             ; ## H22  LA19_P
set_location_assignment PIN_A85   -to "gpio[3]"             ; ## H23  LA19_N
set_location_assignment PIN_V47   -to "gpio[4]"             ; ## D17  LA13_P
set_location_assignment PIN_T47   -to "gpio[5]"             ; ## D18  LA13_N
set_location_assignment PIN_K44   -to "gpio[6]"             ; ## C18  LA14_P
set_location_assignment PIN_M44   -to "gpio[7]"             ; ## C19  LA14_N
set_location_assignment PIN_P44   -to "gpio[8]"             ; ## G18  LA16_P
set_location_assignment PIN_T44   -to "gpio[9]"             ; ## G19  LA16_N
set_location_assignment PIN_K74   -to "gpio[10]"            ; ## G25  LA22_N
set_location_assignment PIN_F58   -to "hmc_gpio1"           ; ## H17  LA11_N
set_location_assignment PIN_H47   -to "hmc_sync"            ; ## H14  LA07_N
set_location_assignment PIN_M47   -to "irqb[0]"             ; ## G12  LA08_P
set_location_assignment PIN_K47   -to "irqb[1]"             ; ## G13  LA08_N
set_location_assignment PIN_F47   -to "rstb"                ; ## H13  LA07_P
set_location_assignment PIN_M58   -to "rxen[0]"             ; ## C14  LA10_P
set_location_assignment PIN_K58   -to "rxen[1]"             ; ## C15  LA10_N
set_location_assignment PIN_B56   -to "spi0_csb"            ; ## D11  LA05_P
set_location_assignment PIN_A60   -to "spi0_miso"           ; ## D12  LA05_N
set_location_assignment PIN_A63   -to "spi0_mosi"           ; ## H10  LA04_P
set_location_assignment PIN_B60   -to "spi0_sclk"           ; ## H11  LA04_N
set_location_assignment PIN_Y58   -to "spi1_csb"            ; ## G15  LA12_P
set_location_assignment PIN_H58   -to "spi1_sclk"           ; ## H16  LA11_P
set_location_assignment PIN_Y55   -to "spi1_sdio"           ; ## G16  LA12_N
set_location_assignment PIN_Y47   -to "sysref2(n)"          ; ## H05  CLK0_M2C_N
set_location_assignment PIN_Y44   -to "sysref2"             ; ## H04  CLK0_M2C_P
set_location_assignment PIN_F55   -to "txen[0]"             ; ## D14  LA09_P
set_location_assignment PIN_D55   -to "txen[1]"             ; ## D15  LA09_N

set tx_num_lanes [get_env_param TX_JESD_L 8]
for {set j 0} {$j < $tx_num_lanes} {incr j} {
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to tx_data[$j]
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to tx_data_n[$j]
}

set rx_num_lanes [get_env_param RX_JESD_L 8]
for {set j 0} {$j < $rx_num_lanes} {incr j} {
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to rx_data[$j]
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to rx_data_n[$j]
}

set rx_os_num_lanes [get_env_param RX_OS_JESD_L 8]
for {set j 0} {$j < $rx_os_num_lanes} {incr j} {
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to rx_os_data[$j]
  set_instance_assignment -name IO_STANDARD "HSSI DIFFERENTIAL I/O" -to rx_os_data_n[$j]
}

set_instance_assignment -name IO_STANDARD "1.2 V" -to agc0[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc0[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc1[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc1[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc2[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc2[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc3[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to agc3[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[2]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[3]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[4]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[5]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[6]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[7]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[8]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[9]
set_instance_assignment -name IO_STANDARD "1.2 V" -to gpio[10]
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_syncin_1_p
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_syncin_1_n
# set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_syncout_1_p
# set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_syncout_1_n
set_instance_assignment -name IO_STANDARD "1.2 V" -to hmc_gpio1
set_instance_assignment -name IO_STANDARD "1.2 V" -to hmc_sync
set_instance_assignment -name IO_STANDARD "1.2 V" -to irqb[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to irqb[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to rstb
set_instance_assignment -name IO_STANDARD "1.2 V" -to rxen[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to rxen[1]
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi0_csb
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi0_miso
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi0_mosi
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi0_sclk
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi1_csb
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi1_sclk
set_instance_assignment -name IO_STANDARD "1.2 V" -to spi1_sdio
set_instance_assignment -name IO_STANDARD "1.2 V" -to txen[0]
set_instance_assignment -name IO_STANDARD "1.2 V" -to txen[1]

# set optimization to get a better timing closure
set_global_assignment -name OPTIMIZATION_MODE "Superior Performance with Maximum Placement Effort"

execute_flow -compile
