version 3
/home/scy/arch/1/mmmmmmmmmmmmcpu/ctrl.v
ctrl
VERILOG
VERILOG
/home/scy/arch/1/mmmmmmmmmmmmcpu/test_ctrl.xwv
Comb
50000000
50000000
3000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
alu_ctrl_DIFF
alu_srcA_DIFF
alu_srcB_DIFF
insn_code_DIFF
insn_stage_DIFF
insn_type_DIFF
iord_DIFF
memtoreg_DIFF
pcsource_DIFF
regdst_DIFF
state_DIFF
write_a_DIFF
write_b_DIFF
write_c_DIFF
write_dr_DIFF
write_ir_DIFF
write_mem_DIFF
write_pc_DIFF
write_reg_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
