m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/sim_pwm
T_opt
!s110 1748566524
VNX:ac8z4]aYCWL5dIJTCF2
04 7 4 work main_tf fast 0
=5-ac675dfda9e9-683901fb-227-4ea0
R1
!s12f OEM25U6 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vmain
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v
Z4 !s110 1748566517
!i10b 1
!s100 QRQi8KXOoE6XU=okT=_4J3
IQ@bZKY41H:Si69_`mS7?O1
R2
w1748566451
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v
!i122 10
L0 1 18
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748566517.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/modulo_principal.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vmain_tf
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
R4
!i10b 1
!s100 AWJ8bSN;JNUTE4YMa@zEl3
I_OLKe8fZNZPTo7C8K47_:3
R2
w1748566504
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v
!i122 11
L0 18 47
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/main_tf.v|
!i113 0
R8
R3
vpwm
2D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
R4
!i10b 1
!s100 Xc1f<YT>`MnQBm;kRQoKW2
ImOUU]Ok>b3gK[Wn=<FniD2
R2
w1748563225
8D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
FD:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v
!i122 9
L0 1 36
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula7-pwm/pwm.v|
!i113 0
R8
R3
