#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jan 10 16:26:00 2023
# Process ID: 11036
# Current directory: C:/Users/alvar/Desktop/refrescos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8520 C:\Users\alvar\Desktop\refrescos\refrescos.xpr
# Log file: C:/Users/alvar/Desktop/refrescos/vivado.log
# Journal file: C:/Users/alvar/Desktop/refrescos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alvar/Desktop/refrescos/refrescos.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/alvar/Desktop/refrescos/refrescos.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_MUXED_DISPLAY'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MUXED_DISPLAY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MUXED_DISPLAY_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MUXED_DISPLAY'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUXED_DISPLAY [muxed_display_default]
Compiling architecture tb of entity xil_defaultlib.tb_muxed_display
Built simulation snapshot tb_MUXED_DISPLAY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MUXED_DISPLAY_behav -key {Behavioral:sim_1:Functional:tb_MUXED_DISPLAY} -tclbatch {tb_MUXED_DISPLAY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_MUXED_DISPLAY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Failure: Salida incorrecta -Digselector
Time: 655370 ns  Iteration: 0  Process: /tb_MUXED_DISPLAY/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd
$finish called at time : 655370 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MUXED_DISPLAY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_MUXED_DISPLAY'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MUXED_DISPLAY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MUXED_DISPLAY_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_MUXED_DISPLAY'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUXED_DISPLAY [muxed_display_default]
Compiling architecture tb of entity xil_defaultlib.tb_muxed_display
Built simulation snapshot tb_MUXED_DISPLAY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MUXED_DISPLAY_behav -key {Behavioral:sim_1:Functional:tb_MUXED_DISPLAY} -tclbatch {tb_MUXED_DISPLAY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_MUXED_DISPLAY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MUXED_DISPLAY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
run all
Failure: Simulacion finalizada. Test superado.
Time: 5242880 ns  Iteration: 0  Process: /tb_MUXED_DISPLAY/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd
$finish called at time : 5242880 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_MUXED_DISPLAY'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MUXED_DISPLAY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MUXED_DISPLAY_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sources_1/new/MUXED_DISPLAY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUXED_DISPLAY'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUXED_DISPLAY_behav xil_defaultlib.tb_MUXED_DISPLAY -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.MUXED_DISPLAY [muxed_display_default]
Compiling architecture tb of entity xil_defaultlib.tb_muxed_display
Built simulation snapshot tb_MUXED_DISPLAY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MUXED_DISPLAY_behav -key {Behavioral:sim_1:Functional:tb_MUXED_DISPLAY} -tclbatch {tb_MUXED_DISPLAY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_MUXED_DISPLAY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MUXED_DISPLAY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.285 ; gain = 0.000
run all
Failure: Simulacion finalizada. Test superado.
Time: 5242880 ns  Iteration: 0  Process: /tb_MUXED_DISPLAY/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd
$finish called at time : 5242880 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_MUXED_DISPLAY.vhd" Line 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fsm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.monedero [monedero_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture tb of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_fsm_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xsim.dir/tb_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/xsim.dir/tb_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 10 16:36:30 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 10 16:36:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fsm_behav -key {Behavioral:sim_1:Functional:tb_fsm} -tclbatch {tb_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Failure: Salida incorrecta -LIGHT
Time: 60 ns  Iteration: 0  Process: /tb_fsm/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd
$finish called at time : 60 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" Line 157
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fsm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fsm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.monedero [monedero_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture tb of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Failure: Simulacion finalizada. Test superado.
Time: 280 ns  Iteration: 0  Process: /tb_fsm/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd
$finish called at time : 280 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" Line 171
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.285 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fsm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_fsm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fsm'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fsm_behav xil_defaultlib.tb_fsm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.monedero [monedero_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture tb of entity xil_defaultlib.tb_fsm
Built simulation snapshot tb_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Failure: Simulacion finalizada. Test superado.
Time: 280 ns  Iteration: 0  Process: /tb_fsm/stimuli  File: C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd
$finish called at time : 280 ns : File "C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sim_1/new/tb_fsm.vhd" Line 171
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_monedero [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_monedero'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_monedero' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_monedero_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim'
"xelab -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_monedero_behav xil_defaultlib.tb_monedero -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto cb51ec278c4e4a50ad2f9b4b4ea4e38d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_monedero_behav xil_defaultlib.tb_monedero -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'producto_adquirido' has no actual or default value [C:/Users/alvar/Desktop/refrescos/refrescos.srcs/sources_1/new/monedero.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_monedero in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alvar/Desktop/refrescos/refrescos.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 16:44:03 2023...
