# 4-Bit ALU Project

Designed a 4-bit ALU in Verilog for operations: Addition, Subtraction, AND, OR, XOR.
Verified with SystemVerilog testbench using random inputs.

## Files
- design.sv: ALU design
- testbench.sv: Testbench
- 4_bit_alu_results.png : Results screenshot

## Results
20 test cases were generated and passed with 100% efficiency.
