
all: sim clean

# This compiles with VCS and runs simulation
compile_and_sim:
	${VCS_HOME}/bin/vcs -R -full64 -sverilog ../18_19_Slice.v ../18_19_Slice_tb.v -debug_access+all |& tee compile_and_sim.log

# This compiles with VCS
compile:
	${VCS_HOME}/bin/vcs -full64 -sverilog ../18_19_Slice.v ../18_19_Slice_tb.v -debug_access+all |& tee compile.log

# This compiles with VCS and also generates the database for Verdi
compile_verdi:
	${VCS_HOME}/bin/vcs -full64 -sverilog ../18_19_Slice.v ../18_19_Slice_tb.v -debug_access+all -kdb -lca  |& tee compile_verdi.log

#This compiles UVM as well, but we are not using it for now
compile_uvm:
	${VCS_HOME}/bin/vcs -full64 -sverilog ../18_19_Slice.v ../18_19_Slice_tb.v -debug_access+all -ntb_opts uvm |& tee compile_uvm.log


# This runs simulation
sim:
	./simv

# This launches Verdi
waves_verdi:
	$(VERDI_HOME)/bin/verdi -dbdir ./simv.daidir -ssf novas.fsdb -nologo

clean:
	\rm -rf *.log *.h  csrc DVEFiles simv.daidir simv ucli.key vcdplus.vpd *.syn *.pvl *.mr *.svf command.log *.txt novas.conf  novas.rc  verdi_config_file  verdiLog novas.fsdb novas.log novas_dump.log

