INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconcat_0_0/sim/question1_design_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question1_design_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_0_0/sim/question1_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question1_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/ip/question1_design_xlconstant_1_0/sim/question1_design_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module question1_design_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.ip_user_files/bd/question1_design/sim/question1_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'question1_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.gen/sources_1/bd/question1_design/hdl/question1_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'question1_design_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tolga/Desktop/ee213_lab10/question_1/question_1.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_question1_design_wrapper'
