<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="D:/UndergroundRadar/kc705_dds_mig/k7dsp_dds_mig.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="2e50a1d4017a4180bf55a282e2a78eaa"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/pulse2pulse.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/fmc150_stellar_cmd.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/duc_complex_mixer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/ddc_complex_mixer.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/traffic_gen/mig_7series_v2_1_data_gen_chk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/duc_umts_k7.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/ddc_umts_k7.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/dac3283_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/cdce72010_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/amc7823_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/ads62p49_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/vio/vio.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mmcm_adac/mmcm_adac.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mmcm/mmcm.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/ila.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/traffic_gen/mig_7series_v2_1_tg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/traffic_gen/mig_7series_v2_1_axi4_wrapper.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/fmc150_spi_ctrl.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/DUC_DDC.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/ADC_auto_calibration.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/traffic_gen/mig_7series_v2_1_axi4_tg.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/src/kc705_fmc150_ILA3.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/example_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/DDS/DDS.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/blk_mem_gen_v8_1/blk_mem_min_area_pkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth_comp.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/blk_mem_gen_v8_1/blk_mem_gen_v8_1_pkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/blk_mem_gen_v8_1/blk_mem_gen_v8_1_defaults.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila/blk_mem_gen_v8_1/blk_mem_gen_getinit_pkg.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/cdce72010_init_mem_ext/cdce72010_init_ext_491_52MHz.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/amc7823_init_mem/amc7823_init.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/cdce72010_init_mem_int/cdce72010_init_int_491_52MHz.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ads62p49_init_mem/ads62p49_init.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/dac3283_init_mem/dac3283_init.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/duc_srrc/duc_srrc.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/ddc_srrc/ddc_srrc.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/duc_imf2/conf1_imf2.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/duc_imf3/conf1_imf3.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/ddc_imf1/ddc_imf1.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/duc_imf1/conf1_imf1.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/k7dsp/cores/ddc_imf2/ddc_imf2.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fmc150_adc_axi4_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fmc150_adc_axi4.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/fmc150_dac_adc.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="example_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_sp_chirp_gen/RefDes/imp/VHDL/Vivado/Vivado.srcs/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc"/>
          <Attr Name="ImportTime" Val="1452539583"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PIOPLANDIR/constrs_1/designprops.xml">
        <FileInfo SFType="CompatPartsDb"/>
      </File>
      <File Path="$PIOPLANDIR/constrs_1/usercols.xml">
        <FileInfo SFType="UserColsDb"/>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/k7_TRD/k7dsp_rtl_tutorial.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/testbench/KC705_fmc150_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../k7dsp_sp_chirp_gen/RefDes/imp/VHDL/Vivado/Vivado.srcs/sim_1/imports/testbench/KC705_fmc150_tb.vhd"/>
          <Attr Name="ImportTime" Val="1452539583"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/wiredly.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sim_1/imports/sim/wiredly.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model_parameters.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sim_1/imports/sim/ddr3_model_parameters.vh"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/ddr3_model.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sim_1/imports/sim/ddr3_model.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/sim/sim_tb_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../ethernet_mig_sp/mig_7series_0_example/mig_7series_0_example.srcs/sim_1/imports/sim/sim_tb_top.v"/>
          <Attr Name="ImportTime" Val="1452539597"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sim_tb_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="mig_7series_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mig_7series_0">
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_axic_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_w_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_wr_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_wrap_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_simple_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_incr_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_translator.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_cmd_arbiter.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_aw_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_b_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc_ar_channel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_mc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_reg_bank.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_reg.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_read.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_addr_decode.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="doc/mig_7series_v2_1_changelog.txt"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_axi_ctrl_write.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0.veo"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0.dcp"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_w_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_r_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator_sel_static.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator_sel.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_comparator.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_command_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_or.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_latch_or.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_and.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_a_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_axi_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_axi_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/axi/mig_7series_v2_1_ddr_carry_latch_and.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_a.prj"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v2_1_ui_wr_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v2_1_ui_rd_data.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_prbs_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_oclkdelay_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_dqs_found_cal_hr.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_ck_addr_cmd_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_of_pre_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_mc_phy.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_calib_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_byte_group_io.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v2_1_fi_xor.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v2_1_ecc_gen.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v2_1_ecc_buf.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_rank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_rank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_col_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_queue.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_compare.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_arb_row_col.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v2_1_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v2_1_infrastructure.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0.xml"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0_mig.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/constraints/mig_7series_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/constraints/mig_7series_0.xdc"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v2_1_ui_top.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ui/mig_7series_v2_1_ui_cmd.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrlvl_off_delay.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_wrcal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_prbs_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_init.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_dqs_found_cal.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_phy_4lanes.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_mc_phy_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_if_post_fifo.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/phy/mig_7series_v2_1_ddr_byte_lane.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ip_top/mig_7series_v2_1_mem_intfc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ip_top/mig_7series_v2_1_memc_ui_top_axi.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v2_1_ecc_merge_enc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/ecc/mig_7series_v2_1_ecc_dec_fix.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_round_robin_arb.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_rank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_mc.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_state.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_mach.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_bank_common.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_arb_select.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/controller/mig_7series_v2_1_arb_mux.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v2_1_iodelay_ctrl.v"/>
        <CompFileExtendedInfo CompFileName="mig_7series_0.xci" FileRelPathName="mig_7series_0/user_design/rtl/clocking/mig_7series_v2_1_clk_ibuf.v"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="mig_7series_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="SP_DDS" Type="BlockSrcs" RelSrcDir="$PSRCDIR/SP_DDS">
      <File Path="$PSRCDIR/sources_1/ip/SP_DDS/SP_DDS.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="SP_DDS"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="fifo_generator_adc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/fifo_generator_adc">
      <File Path="$PSRCDIR/sources_1/ip/fifo_generator_adc/fifo_generator_adc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_logic_pkt_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_handshaking_flags.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/wr_pf_ss.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/wr_pf_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/dmem.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/compare.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_write_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_read_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc_stub.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc.dcp"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/rd_pe_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/memory.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/shft_ram.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/shft_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/output_blk.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/input_blk.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/bram_fifo_rstlogic.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/bram_sync_reg.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_defaults.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_write_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper_init.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_regs_fwd.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_mux.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_bindec.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_min_area_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc.veo"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc_funcsim.vhdl"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc_funcsim.v"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc/fifo_generator_adc.xdc"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc/fifo_generator_adc_clocks.xdc"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_defaults.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth_comp.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_dc_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_handshaking_flags.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/common/rd_pe_ss.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_dc_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_comps_builtin.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/logic_sshft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_pf_sshft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="synth/fifo_generator_adc.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/axi_reg_slice.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/fifo_generator_top.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/fifo_generator_v12_0_builtin.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_sshft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/reset_builtin.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/logic_builtin.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/bin_cntr.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/dc_ss.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_top_v6.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_extdepth_low_latency.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_extdepth_v6.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_prim_v6.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_top.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/delay.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/async_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_pe_sshft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_sshft.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/builtin_extdepth.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/builtin/clk_x_pntrs_builtin.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_v12_0/hdl/ramfifo/wr_logic_pkt_fifo.vhd"/>
        <CompFileExtendedInfo CompFileName="fifo_generator_adc.xci" FileRelPathName="fifo_generator_adc.xml"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="fifo_generator_adc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="duc_imf1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/duc_imf1">
      <File Path="$PSRCDIR/sources_1/ip/duc_imf1/duc_imf1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="duc_imf1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_ddc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_ddc">
      <File Path="$PSRCDIR/sources_1/ip/dds_ddc/dds_ddc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_ddc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="cdce72010_init_mem_ext" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cdce72010_init_mem_ext">
      <File Path="$PSRCDIR/sources_1/ip/cdce72010_init_mem_ext/cdce72010_init_mem_ext.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="cdce72010_init_mem_ext"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="duc_srrc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/duc_srrc">
      <File Path="$PSRCDIR/sources_1/ip/duc_srrc/duc_srrc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="duc_srrc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="duc_imf2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/duc_imf2">
      <File Path="$PSRCDIR/sources_1/ip/duc_imf2/duc_imf2.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="duc_imf2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complex_multiplier_DUC" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complex_multiplier_DUC">
      <File Path="$PSRCDIR/sources_1/ip/complex_multiplier_DUC/complex_multiplier_DUC.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="complex_multiplier_DUC"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="amc7823_init_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/amc7823_init_mem">
      <File Path="$PSRCDIR/sources_1/ip/amc7823_init_mem/amc7823_init_mem.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="amc7823_init_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="cdce72010_init_mem_int" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cdce72010_init_mem_int">
      <File Path="$PSRCDIR/sources_1/ip/cdce72010_init_mem_int/cdce72010_init_mem_int.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="cdce72010_init_mem_int"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="complex_multiplier" Type="BlockSrcs" RelSrcDir="$PSRCDIR/complex_multiplier">
      <File Path="$PSRCDIR/sources_1/ip/complex_multiplier/complex_multiplier.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="complex_multiplier"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="duc_imf3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/duc_imf3">
      <File Path="$PSRCDIR/sources_1/ip/duc_imf3/duc_imf3.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="duc_imf3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ddc_srrc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ddc_srrc">
      <File Path="$PSRCDIR/sources_1/ip/ddc_srrc/ddc_srrc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ddc_srrc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ddc_imf1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ddc_imf1">
      <File Path="$PSRCDIR/sources_1/ip/ddc_imf1/ddc_imf1.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ddc_imf1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ads62p49_init_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ads62p49_init_mem">
      <File Path="$PSRCDIR/sources_1/ip/ads62p49_init_mem/ads62p49_init_mem.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ads62p49_init_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dac3283_init_mem" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dac3283_init_mem">
      <File Path="$PSRCDIR/sources_1/ip/dac3283_init_mem/dac3283_init_mem.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dac3283_init_mem"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_duc" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_duc">
      <File Path="$PSRCDIR/sources_1/ip/dds_duc/dds_duc.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_duc"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ddc_imf2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ddc_imf2">
      <File Path="$PSRCDIR/sources_1/ip/ddc_imf2/ddc_imf2.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ddc_imf2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_1">
      <File Path="$PSRCDIR/sources_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mig_7series_0_synth_1" Type="Ft3:Synth" SrcSet="mig_7series_0" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mig_7series_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="SP_DDS_synth_1" Type="Ft3:Synth" SrcSet="SP_DDS" Part="xc7k325tffg900-2" ConstrsSet="SP_DDS" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/SP_DDS_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7k325tffg900-2" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="fifo_generator_adc_synth_1" Type="Ft3:Synth" SrcSet="fifo_generator_adc" Part="xc7k325tffg900-2" ConstrsSet="fifo_generator_adc" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo_generator_adc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="duc_imf1_synth_1" Type="Ft3:Synth" SrcSet="duc_imf1" Part="xc7k325tffg900-2" ConstrsSet="duc_imf1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/duc_imf1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_ddc_synth_1" Type="Ft3:Synth" SrcSet="dds_ddc" Part="xc7k325tffg900-2" ConstrsSet="dds_ddc" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_ddc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="cdce72010_init_mem_ext_synth_1" Type="Ft3:Synth" SrcSet="cdce72010_init_mem_ext" Part="xc7k325tffg900-2" ConstrsSet="cdce72010_init_mem_ext" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/cdce72010_init_mem_ext_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="duc_srrc_synth_1" Type="Ft3:Synth" SrcSet="duc_srrc" Part="xc7k325tffg900-2" ConstrsSet="duc_srrc" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/duc_srrc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="duc_imf2_synth_1" Type="Ft3:Synth" SrcSet="duc_imf2" Part="xc7k325tffg900-2" ConstrsSet="duc_imf2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/duc_imf2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="complex_multiplier_DUC_synth_1" Type="Ft3:Synth" SrcSet="complex_multiplier_DUC" Part="xc7k325tffg900-2" ConstrsSet="complex_multiplier_DUC" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complex_multiplier_DUC_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="amc7823_init_mem_synth_1" Type="Ft3:Synth" SrcSet="amc7823_init_mem" Part="xc7k325tffg900-2" ConstrsSet="amc7823_init_mem" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/amc7823_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="cdce72010_init_mem_int_synth_1" Type="Ft3:Synth" SrcSet="cdce72010_init_mem_int" Part="xc7k325tffg900-2" ConstrsSet="cdce72010_init_mem_int" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/cdce72010_init_mem_int_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="complex_multiplier_synth_1" Type="Ft3:Synth" SrcSet="complex_multiplier" Part="xc7k325tffg900-2" ConstrsSet="complex_multiplier" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/complex_multiplier_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="duc_imf3_synth_1" Type="Ft3:Synth" SrcSet="duc_imf3" Part="xc7k325tffg900-2" ConstrsSet="duc_imf3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/duc_imf3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ddc_srrc_synth_1" Type="Ft3:Synth" SrcSet="ddc_srrc" Part="xc7k325tffg900-2" ConstrsSet="ddc_srrc" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ddc_srrc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ddc_imf1_synth_1" Type="Ft3:Synth" SrcSet="ddc_imf1" Part="xc7k325tffg900-2" ConstrsSet="ddc_imf1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ddc_imf1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ads62p49_init_mem_synth_1" Type="Ft3:Synth" SrcSet="ads62p49_init_mem" Part="xc7k325tffg900-2" ConstrsSet="ads62p49_init_mem" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ads62p49_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dac3283_init_mem_synth_1" Type="Ft3:Synth" SrcSet="dac3283_init_mem" Part="xc7k325tffg900-2" ConstrsSet="dac3283_init_mem" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dac3283_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_duc_synth_1" Type="Ft3:Synth" SrcSet="dds_duc" Part="xc7k325tffg900-2" ConstrsSet="dds_duc" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_duc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ddc_imf2_synth_1" Type="Ft3:Synth" SrcSet="ddc_imf2" Part="xc7k325tffg900-2" ConstrsSet="ddc_imf2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ddc_imf2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7k325tffg900-2" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ila_1_synth_1" Type="Ft3:Synth" SrcSet="ila_1" Part="xc7k325tffg900-2" ConstrsSet="ila_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mig_7series_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_0" Description="Vivado Implementation Defaults" SynthRun="mig_7series_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="SP_DDS_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="SP_DDS" Description="Vivado Implementation Defaults" SynthRun="SP_DDS_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="clk_wiz_0" Description="Vivado Implementation Defaults" SynthRun="clk_wiz_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="fifo_generator_adc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="fifo_generator_adc" Description="Vivado Implementation Defaults" SynthRun="fifo_generator_adc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="duc_imf1_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="duc_imf1" Description="Vivado Implementation Defaults" SynthRun="duc_imf1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dds_ddc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="dds_ddc" Description="Vivado Implementation Defaults" SynthRun="dds_ddc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="cdce72010_init_mem_ext_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="cdce72010_init_mem_ext" Description="Vivado Implementation Defaults" SynthRun="cdce72010_init_mem_ext_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="duc_srrc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="duc_srrc" Description="Vivado Implementation Defaults" SynthRun="duc_srrc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="duc_imf2_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="duc_imf2" Description="Vivado Implementation Defaults" SynthRun="duc_imf2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="complex_multiplier_DUC_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="complex_multiplier_DUC" Description="Vivado Implementation Defaults" SynthRun="complex_multiplier_DUC_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="amc7823_init_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="amc7823_init_mem" Description="Vivado Implementation Defaults" SynthRun="amc7823_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="cdce72010_init_mem_int_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="cdce72010_init_mem_int" Description="Vivado Implementation Defaults" SynthRun="cdce72010_init_mem_int_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="complex_multiplier_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="complex_multiplier" Description="Vivado Implementation Defaults" SynthRun="complex_multiplier_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="duc_imf3_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="duc_imf3" Description="Vivado Implementation Defaults" SynthRun="duc_imf3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ddc_srrc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ddc_srrc" Description="Vivado Implementation Defaults" SynthRun="ddc_srrc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ddc_imf1_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ddc_imf1" Description="Vivado Implementation Defaults" SynthRun="ddc_imf1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ads62p49_init_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ads62p49_init_mem" Description="Vivado Implementation Defaults" SynthRun="ads62p49_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dac3283_init_mem_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="dac3283_init_mem" Description="Vivado Implementation Defaults" SynthRun="dac3283_init_mem_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dds_duc_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="dds_duc" Description="Vivado Implementation Defaults" SynthRun="dds_duc_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ddc_imf2_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ddc_imf2" Description="Vivado Implementation Defaults" SynthRun="ddc_imf2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ila_0" Description="Vivado Implementation Defaults" SynthRun="ila_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="ila_1_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="ila_1" Description="Vivado Implementation Defaults" SynthRun="ila_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
