{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 15:03:27 2020 " "Info: Processing started: Mon Sep 07 15:03:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TrafficLight.vhd(25) " "Error (10500): VHDL syntax error at TrafficLight.vhd(25) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TrafficLight.vhd" "" { Text "F:/VHDL/ClassDesign/TrafficLight.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TrafficLight.vhd(25) " "Error (10500): VHDL syntax error at TrafficLight.vhd(25) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TrafficLight.vhd" "" { Text "F:/VHDL/ClassDesign/TrafficLight.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" TrafficLight.vhd(26) " "Error (10500): VHDL syntax error at TrafficLight.vhd(26) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "TrafficLight.vhd" "" { Text "F:/VHDL/ClassDesign/TrafficLight.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" TrafficLight.vhd(26) " "Error (10500): VHDL syntax error at TrafficLight.vhd(26) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "TrafficLight.vhd" "" { Text "F:/VHDL/ClassDesign/TrafficLight.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLight.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file TrafficLight.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDDecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LEDDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDecoder-main " "Info: Found design unit 1: LEDDecoder-main" {  } { { "LEDDecoder.vhd" "" { Text "F:/VHDL/ClassDesign/LEDDecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDDecoder " "Info: Found entity 1: LEDDecoder" {  } { { "LEDDecoder.vhd" "" { Text "F:/VHDL/ClassDesign/LEDDecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-main " "Info: Found design unit 1: Timer-main" {  } { { "Timer.vhd" "" { Text "F:/VHDL/ClassDesign/Timer.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info: Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "F:/VHDL/ClassDesign/Timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 0 s Quartus II " "Error: Quartus II Analysis & Elaboration was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 07 15:03:28 2020 " "Error: Processing ended: Mon Sep 07 15:03:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
