sdl_path two-level.py
False
Simulation Configuration:
 config:        30 configs (polybench-workloads.py)
 benchmarks:    ['2mm']
 parrot_levels: l1
 nruns:         5
 trace:         False
 sdl:           two-level.py
 rrfile:        stable-phases.txt
 outfile:       None
Simulating [2mm] [5 times] 1/5 2/5 3/5 4/5 5/5 

2mm ------------------------------
Profiler: ClockStats
                         Name      count   handler time (s)  \
0                 ariel.ariel  199999999            413.907   
1            memHierarchy.Bus    1624591              1.019   
2          memHierarchy.Cache   10660745             23.003   
3  memHierarchy.MemController   49999999             98.358   
4         memHierarchy.Parrot  123575623             12.307   

    avg. handler time (ns)  
0                     2069  
1                      627  
2                     2157  
3                     1967  
4                       99  
Profiler: EventStats
                   Name   recv count   recv time (s)   avg. recv time (ns)
0      memHierarchy.Bus       372143           0.030                    81
1  memHierarchy.MemLink     86767963         167.204                  1927
2   memHierarchy.Parrot    165596578          36.139                   218
Simulated time:
  100.00 (+/-0.00) ms
Wallclock Time:
  Real: 726032.00 (+/-136749.21) ms
  User: 702676.00 (+/-126409.68) ms
  Sys:  20866.00 (+/-10011.81) ms
Simulated IPC:
  0.693 (+/-0.160) ipc
Done
