#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 17 19:11:08 2024
# Process ID: 99072
# Current directory: /home/s7117/Repos/SpikeTPU/vivado
# Command line: vivado .
# Log file: /home/s7117/Repos/SpikeTPU/vivado/vivado.log
# Journal file: /home/s7117/Repos/SpikeTPU/vivado/vivado.jou
# Running On        :s7117-ftl
# Platform          :Pop
# Operating System  :Pop!_OS 22.04 LTS
# Processor Detail  :AMD Ryzen 7 7840U w/ Radeon  780M Graphics
# CPU Frequency     :400.000 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :65106 MB
# Swap memory       :85898 MB
# Total Virtual     :151005 MB
# Available Virtual :145396 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2024.1/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spikepu'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spikepu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_spikepu_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spikepu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_spikepu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spikepu
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spikepu_behav xil_defaultlib.tb_spikepu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spikepu_behav xil_defaultlib.tb_spikepu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spikepu
Compiling module xil_defaultlib.tb_spikepu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spikepu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spikepu_behav -key {Behavioral:sim_1:Functional:tb_spikepu} -tclbatch {tb_spikepu.tcl} -view {/home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg} -view {/home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg
WARNING: Simulation object /tb_fixed_point_adder/clk was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/rstn was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_spike was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_polarity was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/in_weight was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/membrane_potential was not found in the design.
WARNING: Simulation object /tb_fixed_point_adder/seed was not found in the design.
open_wave_config /home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg
source tb_spikepu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spikepu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
run 1 ns
run 1 ns
run 1 ns
save_wave_config {/home/s7117/Repos/SpikeTPU/vivado/spiketpu/tb_spikepu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 19:13:26 2024...
