<html>
<head>
<META http-equiv="Content-Type" content="text/html">
<style type="text/css">
		h1, h2, h3, h4, h5, h6 {
			font-family : segoe ui;
			color : black;
			background-color : #EDE7D9;
			padding: 0.3em;
		}

		h1 {
			font-size: 1.2em;
		}		

		h2 {
			font-size: 1.2em;
		}

		body {
			font-family : segoe ui;
		}

		td, th {
			padding: 0.5em;
			text-align : left;
			width: 10em;
		}
		th {
			background-color : #EEEEEE;

		}
		th.column1, td.column1 {
			text-align: left;
			width : auto;
		}
		table {
			width : 100%;
			font-size: 0.9em;
		}

		.DRC_summary_header {
			padding-bottom : 0.1em;
			border : 0px solid black;
			width: 100%;
			align: left;
		}

		.DRC_summary_header_col1,
		.DRC_summary_header_col2, 
		.DRC_summary_header_col3 {
			color : black;
			font-size:100%;
			padding : 0em;
			padding-top : 0.2em;
			padding-bottom 0.2em;
			border : 0px solid black;
			vertical-align: top;
			text-align: left;
		}

		.DRC_summary_header_col1 {
			font-weight: bold;
			width: 8em;
		}

		.DRC_summary_header_col2 {
			width: 0.1em;
		
		}

		.DRC_summary_header_col3 {
			width : auto;
		}

		.header_holder {
		    Width = 100%;
		    border = 0px solid green;
		    padding = 0;
		}


		.front_matter, .front_matter_column1, .front_matter_column2, .front_matter_column3
		{
			left : 0;
			top : 0;
			padding: 0em;
			padding-top : 0.1em;
			border : 0px solid black;
			width : 100%;
			vertical-align: top;
			text-align: left;
		}

		.front_matter_column1 {
			width : 8em;
			font-weight: bold;
		}

		.front_matter_column2 {
			width: 0.1em;
		}

		.front_matter_column3 {
			width : auto;
		}

		.total_column1, .total_column {
			font-weight : bold;
		}
		.total_column1 {
			text-align : left;
		}
		.warning, .error {
			color : red;
			font-weight : bold;
		}
		tr.onmouseout_odd {
			background-color : #white;
		}
		tr.onmouseout_even { 
			background-color : #FAFAFA;
		}
		tr.onmouseover_odd, tr.onmouseover_even { 
			background-color : #EEEEEE;
		} 
		a:link, a:visited, .q a:link,.q a:active,.q {
			color: #21489e; 
		}
		a:link.callback, a:visited.callback { 
			color: #21489e;
		}
		a:link.customize, a:visited.customize {
			color: #C0C0C0;
			position: absolute; 
			right: 10px;
		}	
		p.contents_level1 {
			font-weight : bold;
			font-size : 110%;
			margin : 0.5em;
		}
		p.contents_level2 {
			position : relative;
			left : 20px;
			margin : 0.5em;
		}
	</style><script type="text/javascript">
		function coordToMils(coord) {
			var number = coord / 10000;
			
			if (number != number.toFixed(3))
				number = number.toFixed(3);

			return number + 'mil'
		}

		function coordToMM(coord) {
			var number = 0.0254 * coord / 10000;
			
			if (number != number.toFixed(4))
				number = number.toFixed(4);
			
			return number + 'mm'
		}
	
		function convertCoord(coordNode, units) {
			for (var i = 0; i < coordNode.childNodes.length; i++) {
				coordNode.removeChild(coordNode.childNodes[i]);
			}

			var coord = coordNode.getAttribute('value');
			if (coord != null) {
				if (units == 'mm') {
					textNode = document.createTextNode(coordToMM(coord));
					coordNode.appendChild(textNode);
				} else if (units == 'mil') {
					textNode = document.createTextNode(coordToMils(coord));		
					coordNode.appendChild(textNode);	
				}
			}
		}
	
		function convertUnits(unitNode, units) {
			for (var i = 0; i < unitNode.childNodes.length; i++) {
				unitNode.removeChild(unitNode.childNodes[i]);		
			}
		
			textNode = document.createTextNode(units); 
			unitNode.appendChild(textNode);
		}
	
		function changeUnits(radio_input, units) {
			if (radio_input.checked) {
			
				var elements = document.getElementsByName('coordinate');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertCoord(elements[i], units);
					}
				}
	
				var elements = document.getElementsByName('units');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertUnits(elements[i], units);
					}
				}
			}
		}
	</script><title>Design Rule Verification Report</title>
</head>
<body onload=""><img ALT="Altium" src="
			file://C:\Users\Public\Documents\Altium\AD20\Templates\AD_logo.png
		"><h1>Design Rule Verification Report</h1>
<table class="header_holder">
<td class="column1">
<table class="front_matter">
<tr class="front_matter">
<td class="front_matter_column1">Date:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">7/29/2021</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">11:49:41 AM</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Elapsed Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">00:00:02</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Filename:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3"><a href="file:///C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc" class="file"><acronym title="C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc">C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc</acronym></a></td>
</tr>
</table>
</td>
<td class="column2">
<table class="DRC_summary_header">
<tr>
<td class="DRC_summary_header_col1">Warnings:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3">0</td></tr>
<tr>
<td class="DRC_summary_header_col1">Rule Violations:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3" style="color : red">300</td></tr>
</table>
</td>
</table><a name="IDLMYVYSSA2ITHE1BDKWZYBYLCCPAJMPIFF2DD55JNXFJDFLKA2Y1I"><h2>Summary</h2></a><table>
<tr>
<th class="column1">Warnings</th>
<th class="column2">Count</th>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">0</td>
</tr>
</table><br><table>
<tr>
<th class="column1">Rule Violations</th>
<th class="column2">Count</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDZ2M2YUZYGMG1JP54ZMPBLWQUWPXMZDDFX1OK41O5DLXYZN3LNOIC">Clearance Constraint (Gap=10mil) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDWOHE5QVJLIFKPBLU4BFORK2YTG4YAAWORWU1MPDTNITS4UBGOWUK">Short-Circuit Constraint (Allowed=No) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDYLSTIRQPALBSHVUF0WDMCO3YME3PA2CSIUOJBQMWFJGUOVVE4T">Un-Routed Net Constraint ( (All) )</a></td>
<td class="column2">1</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDALPDYMC12PRE1FIXRLBGYZMMS4I3OCLYIFVVES3CVNZSXCIKXN">Modified Polygon (Allow modified: No), (Allow shelved: No)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDWHYNH1DU22ZP1XZ01SE1YUUGKTBR2KX0RKNR3HDKJPXUITIPPO">Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (Disabled)(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#ID4I151QYVO4HFIRDWW0VHCARFNILT4BONGDMH3EEEAGK3X0UTIAUM">Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDE01SOO43D2L1JGGOZJ2PPTPGBJIF55OYU5RNDMNCCOQUOTYZ5DVH">Hole Size Constraint (Min=1mil) (Max=100mil) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDU2IUGKG1PH3YD1YS2UVXRBUOOHGK24T1GGFBFCDIUJSARCQRJCAN">Hole To Hole Clearance (Gap=10mil) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDLRZJLC1KZ0M1DL2534PJOXN3WE3J4USUK41LWQFIDTOF3GA0MKMC">Minimum Solder Mask Sliver (Gap=10mil) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDHKDHJRZZBZLSSKWGZKKQW1LPBCRTMHNQEVYBIBGOIC0QLHXS2HP">Silk To Solder Mask (Clearance=10mil) (IsPad),(All)</a></td>
<td class="column2">292</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDLZCEYJKJFDYWZGJSZ0TODFELFRJSSOLXKUAQVPDXYDS1H5OCMML">Silk to Silk (Clearance=10mil) (All),(All)</a></td>
<td class="column2">7</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDRPS4VLJMOMCXCOGRJS3Z20DNHJVW1S0TP2LEGFOMNSY4BWA4QN4">Net Antennae (Tolerance=0mil) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDDYKCAIWYRGQOPOINKNH5TP52BEOJDCLPLNKSQBYMZ4HSOOJSPN">Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)</a></td>
<td class="column2">0</td>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">300</td>
</tr>
</table><br><a name="IDYLSTIRQPALBSHVUF0WDMCO3YME3PA2CSIUOJBQMWFJGUOVVE4T"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Un-Routed Net Constraint ( (All) )</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3506mil|Location2.X=4604mil|Location1.Y=2941mil|Location2.Y=3814mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3506mil|Location2.X=4604mil|Location1.Y=2941mil|Location2.Y=3814mil|Absolute=True">Un-Routed Net Constraint: Net GND Between Pad GND2-VIA(2550mil,1985mil) on Multi-Layer And Pad HRL30-1(3560mil,2770mil) on Multi-Layer </acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br><a name="IDHKDHJRZZBZLSSKWGZKKQW1LPBCRTMHNQEVYBIBGOIC0QLHXS2HP"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Silk To Solder Mask (Clearance=10mil) (IsPad),(All)</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4320.616mil|Location2.X=4331.866mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4320.616mil|Location2.X=4331.866mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3370mil,7630mil) on Multi-Layer And Track (3320mil,7580mil)(3320mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4364.375mil|Location2.X=4375.625mil|Location1.Y=8580.616mil|Location2.Y=8591.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4364.375mil|Location2.X=4375.625mil|Location1.Y=8580.616mil|Location2.Y=8591.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3370mil,7630mil) on Multi-Layer And Track (3320mil,7580mil)(3420mil,7580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4364.375mil|Location2.X=4375.625mil|Location1.Y=8668.134mil|Location2.Y=8679.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4364.375mil|Location2.X=4375.625mil|Location1.Y=8668.134mil|Location2.Y=8679.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3370mil,7630mil) on Multi-Layer And Track (3320mil,7680mil)(3420mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4408.134mil|Location2.X=4419.384mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4408.134mil|Location2.X=4419.384mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3370mil,7630mil) on Multi-Layer And Track (3420mil,7580mil)(3420mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4380.616mil|Location2.X=4391.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4380.616mil|Location2.X=4391.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3430mil,755mil) on Multi-Layer And Track (3380mil,705mil)(3380mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4424.375mil|Location2.X=4435.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4424.375mil|Location2.X=4435.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3430mil,755mil) on Multi-Layer And Track (3380mil,705mil)(3480mil,705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4424.375mil|Location2.X=4435.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4424.375mil|Location2.X=4435.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3430mil,755mil) on Multi-Layer And Track (3380mil,805mil)(3480mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4468.134mil|Location2.X=4479.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4468.134mil|Location2.X=4479.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(3430mil,755mil) on Multi-Layer And Track (3480mil,705mil)(3480mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6180.616mil|Location2.X=6191.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6180.616mil|Location2.X=6191.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5230mil,7665mil) on Multi-Layer And Track (5180mil,7615mil)(5180mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6224.375mil|Location2.X=6235.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6224.375mil|Location2.X=6235.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5230mil,7665mil) on Multi-Layer And Track (5180mil,7615mil)(5280mil,7615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6224.375mil|Location2.X=6235.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6224.375mil|Location2.X=6235.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5230mil,7665mil) on Multi-Layer And Track (5180mil,7715mil)(5280mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6268.134mil|Location2.X=6279.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6268.134mil|Location2.X=6279.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5230mil,7665mil) on Multi-Layer And Track (5280mil,7615mil)(5280mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6240.616mil|Location2.X=6251.866mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6240.616mil|Location2.X=6251.866mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5290mil,790mil) on Multi-Layer And Track (5240mil,740mil)(5240mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6284.375mil|Location2.X=6295.625mil|Location1.Y=1740.616mil|Location2.Y=1751.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6284.375mil|Location2.X=6295.625mil|Location1.Y=1740.616mil|Location2.Y=1751.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5290mil,790mil) on Multi-Layer And Track (5240mil,740mil)(5340mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6284.375mil|Location2.X=6295.625mil|Location1.Y=1828.134mil|Location2.Y=1839.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6284.375mil|Location2.X=6295.625mil|Location1.Y=1828.134mil|Location2.Y=1839.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5290mil,790mil) on Multi-Layer And Track (5240mil,840mil)(5340mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6328.134mil|Location2.X=6339.384mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6328.134mil|Location2.X=6339.384mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(5290mil,790mil) on Multi-Layer And Track (5340mil,740mil)(5340mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6164.375mil|Location2.Y=6175.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6164.375mil|Location2.Y=6175.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(700mil,5170mil) on Multi-Layer And Track (650mil,5120mil)(650mil,5220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6120.616mil|Location2.Y=6131.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6120.616mil|Location2.Y=6131.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(700mil,5170mil) on Multi-Layer And Track (650mil,5120mil)(750mil,5120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6208.134mil|Location2.Y=6219.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6208.134mil|Location2.Y=6219.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(700mil,5170mil) on Multi-Layer And Track (650mil,5220mil)(750mil,5220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6164.375mil|Location2.Y=6175.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6164.375mil|Location2.Y=6175.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(700mil,5170mil) on Multi-Layer And Track (750mil,5120mil)(750mil,5220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1685.616mil|Location2.X=1696.866mil|Location1.Y=4304.375mil|Location2.Y=4315.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1685.616mil|Location2.X=1696.866mil|Location1.Y=4304.375mil|Location2.Y=4315.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(735mil,3310mil) on Multi-Layer And Track (685mil,3260mil)(685mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4260.616mil|Location2.Y=4271.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4260.616mil|Location2.Y=4271.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(735mil,3310mil) on Multi-Layer And Track (685mil,3260mil)(785mil,3260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4348.134mil|Location2.Y=4359.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4348.134mil|Location2.Y=4359.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(735mil,3310mil) on Multi-Layer And Track (685mil,3360mil)(785mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1773.134mil|Location2.X=1784.384mil|Location1.Y=4304.375mil|Location2.Y=4315.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1773.134mil|Location2.X=1784.384mil|Location1.Y=4304.375mil|Location2.Y=4315.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(735mil,3310mil) on Multi-Layer And Track (785mil,3260mil)(785mil,3360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8705.616mil|Location2.X=8716.866mil|Location1.Y=6199.375mil|Location2.Y=6210.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8705.616mil|Location2.X=8716.866mil|Location1.Y=6199.375mil|Location2.Y=6210.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7755mil,5205mil) on Multi-Layer And Track (7705mil,5155mil)(7705mil,5255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6155.616mil|Location2.Y=6166.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6155.616mil|Location2.Y=6166.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7755mil,5205mil) on Multi-Layer And Track (7705mil,5155mil)(7805mil,5155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6243.134mil|Location2.Y=6254.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6243.134mil|Location2.Y=6254.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7755mil,5205mil) on Multi-Layer And Track (7705mil,5255mil)(7805mil,5255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8793.134mil|Location2.X=8804.384mil|Location1.Y=6199.375mil|Location2.Y=6210.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8793.134mil|Location2.X=8804.384mil|Location1.Y=6199.375mil|Location2.Y=6210.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7755mil,5205mil) on Multi-Layer And Track (7805mil,5155mil)(7805mil,5255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4339.375mil|Location2.Y=4350.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4339.375mil|Location2.Y=4350.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7780mil,3345mil) on Multi-Layer And Track (7730mil,3295mil)(7730mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4295.616mil|Location2.Y=4306.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4295.616mil|Location2.Y=4306.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7780mil,3345mil) on Multi-Layer And Track (7730mil,3295mil)(7830mil,3295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4383.134mil|Location2.Y=4394.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4383.134mil|Location2.Y=4394.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7780mil,3345mil) on Multi-Layer And Track (7730mil,3395mil)(7830mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4339.375mil|Location2.Y=4350.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4339.375mil|Location2.Y=4350.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 10V-VIA(7780mil,3345mil) on Multi-Layer And Track (7830mil,3295mil)(7830mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8705.616mil|Location2.X=8716.866mil|Location1.Y=6329.375mil|Location2.Y=6340.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8705.616mil|Location2.X=8716.866mil|Location1.Y=6329.375mil|Location2.Y=6340.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V -VIA(7755mil,5335mil) on Multi-Layer And Track (7705mil,5285mil)(7705mil,5385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6285.616mil|Location2.Y=6296.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6285.616mil|Location2.Y=6296.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V -VIA(7755mil,5335mil) on Multi-Layer And Track (7705mil,5285mil)(7805mil,5285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6373.134mil|Location2.Y=6384.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8749.375mil|Location2.X=8760.625mil|Location1.Y=6373.134mil|Location2.Y=6384.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V -VIA(7755mil,5335mil) on Multi-Layer And Track (7705mil,5385mil)(7805mil,5385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8793.134mil|Location2.X=8804.384mil|Location1.Y=6329.375mil|Location2.Y=6340.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8793.134mil|Location2.X=8804.384mil|Location1.Y=6329.375mil|Location2.Y=6340.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V -VIA(7755mil,5335mil) on Multi-Layer And Track (7805mil,5285mil)(7805mil,5385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4190.616mil|Location2.X=4201.866mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4190.616mil|Location2.X=4201.866mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3240mil,7630mil) on Multi-Layer And Track (3190mil,7580mil)(3190mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4234.375mil|Location2.X=4245.625mil|Location1.Y=8580.616mil|Location2.Y=8591.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4234.375mil|Location2.X=4245.625mil|Location1.Y=8580.616mil|Location2.Y=8591.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3240mil,7630mil) on Multi-Layer And Track (3190mil,7580mil)(3290mil,7580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4234.375mil|Location2.X=4245.625mil|Location1.Y=8668.134mil|Location2.Y=8679.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4234.375mil|Location2.X=4245.625mil|Location1.Y=8668.134mil|Location2.Y=8679.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3240mil,7630mil) on Multi-Layer And Track (3190mil,7680mil)(3290mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4278.134mil|Location2.X=4289.384mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4278.134mil|Location2.X=4289.384mil|Location1.Y=8624.375mil|Location2.Y=8635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3240mil,7630mil) on Multi-Layer And Track (3290mil,7580mil)(3290mil,7680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4225.616mil|Location2.X=4236.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4225.616mil|Location2.X=4236.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3275mil,755mil) on Multi-Layer And Track (3225mil,705mil)(3225mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4269.375mil|Location2.X=4280.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4269.375mil|Location2.X=4280.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3275mil,755mil) on Multi-Layer And Track (3225mil,705mil)(3325mil,705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4269.375mil|Location2.X=4280.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4269.375mil|Location2.X=4280.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3275mil,755mil) on Multi-Layer And Track (3225mil,805mil)(3325mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4313.134mil|Location2.X=4324.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4313.134mil|Location2.X=4324.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(3275mil,755mil) on Multi-Layer And Track (3325mil,705mil)(3325mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6335.616mil|Location2.X=6346.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6335.616mil|Location2.X=6346.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5385mil,7665mil) on Multi-Layer And Track (5335mil,7615mil)(5335mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6379.375mil|Location2.X=6390.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6379.375mil|Location2.X=6390.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5385mil,7665mil) on Multi-Layer And Track (5335mil,7615mil)(5435mil,7615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6379.375mil|Location2.X=6390.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6379.375mil|Location2.X=6390.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5385mil,7665mil) on Multi-Layer And Track (5335mil,7715mil)(5435mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6423.134mil|Location2.X=6434.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6423.134mil|Location2.X=6434.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5385mil,7665mil) on Multi-Layer And Track (5435mil,7615mil)(5435mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6370.616mil|Location2.X=6381.866mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6370.616mil|Location2.X=6381.866mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5420mil,790mil) on Multi-Layer And Track (5370mil,740mil)(5370mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6414.375mil|Location2.X=6425.625mil|Location1.Y=1740.616mil|Location2.Y=1751.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6414.375mil|Location2.X=6425.625mil|Location1.Y=1740.616mil|Location2.Y=1751.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5420mil,790mil) on Multi-Layer And Track (5370mil,740mil)(5470mil,740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6414.375mil|Location2.X=6425.625mil|Location1.Y=1828.134mil|Location2.Y=1839.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6414.375mil|Location2.X=6425.625mil|Location1.Y=1828.134mil|Location2.Y=1839.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5420mil,790mil) on Multi-Layer And Track (5370mil,840mil)(5470mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6458.134mil|Location2.X=6469.384mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6458.134mil|Location2.X=6469.384mil|Location1.Y=1784.375mil|Location2.Y=1795.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(5420mil,790mil) on Multi-Layer And Track (5470mil,740mil)(5470mil,840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6319.375mil|Location2.Y=6330.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6319.375mil|Location2.Y=6330.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(700mil,5325mil) on Multi-Layer And Track (650mil,5275mil)(650mil,5375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6275.616mil|Location2.Y=6286.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6275.616mil|Location2.Y=6286.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(700mil,5325mil) on Multi-Layer And Track (650mil,5275mil)(750mil,5275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6363.134mil|Location2.Y=6374.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6363.134mil|Location2.Y=6374.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(700mil,5325mil) on Multi-Layer And Track (650mil,5375mil)(750mil,5375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6319.375mil|Location2.Y=6330.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6319.375mil|Location2.Y=6330.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(700mil,5325mil) on Multi-Layer And Track (750mil,5275mil)(750mil,5375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1685.616mil|Location2.X=1696.866mil|Location1.Y=4174.375mil|Location2.Y=4185.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1685.616mil|Location2.X=1696.866mil|Location1.Y=4174.375mil|Location2.Y=4185.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(735mil,3180mil) on Multi-Layer And Track (685mil,3130mil)(685mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4130.616mil|Location2.Y=4141.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4130.616mil|Location2.Y=4141.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(735mil,3180mil) on Multi-Layer And Track (685mil,3130mil)(785mil,3130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4218.134mil|Location2.Y=4229.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1729.375mil|Location2.X=1740.625mil|Location1.Y=4218.134mil|Location2.Y=4229.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(735mil,3180mil) on Multi-Layer And Track (685mil,3230mil)(785mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1773.134mil|Location2.X=1784.384mil|Location1.Y=4174.375mil|Location2.Y=4185.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1773.134mil|Location2.X=1784.384mil|Location1.Y=4174.375mil|Location2.Y=4185.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(735mil,3180mil) on Multi-Layer And Track (785mil,3130mil)(785mil,3230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4184.375mil|Location2.Y=4195.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4184.375mil|Location2.Y=4195.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(7780mil,3190mil) on Multi-Layer And Track (7730mil,3140mil)(7730mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4140.616mil|Location2.Y=4151.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4140.616mil|Location2.Y=4151.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(7780mil,3190mil) on Multi-Layer And Track (7730mil,3140mil)(7830mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4228.134mil|Location2.Y=4239.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4228.134mil|Location2.Y=4239.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(7780mil,3190mil) on Multi-Layer And Track (7730mil,3240mil)(7830mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4184.375mil|Location2.Y=4195.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4184.375mil|Location2.Y=4195.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 28V-VIA(7780mil,3190mil) on Multi-Layer And Track (7830mil,3140mil)(7830mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4455.616mil|Location2.X=4466.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4455.616mil|Location2.X=4466.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3505mil,7635mil) on Multi-Layer And Track (3455mil,7585mil)(3455mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4499.375mil|Location2.X=4510.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4499.375mil|Location2.X=4510.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3505mil,7635mil) on Multi-Layer And Track (3455mil,7585mil)(3555mil,7585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4499.375mil|Location2.X=4510.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4499.375mil|Location2.X=4510.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3505mil,7635mil) on Multi-Layer And Track (3455mil,7685mil)(3555mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4543.134mil|Location2.X=4554.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4543.134mil|Location2.X=4554.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3505mil,7635mil) on Multi-Layer And Track (3555mil,7585mil)(3555mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4525.616mil|Location2.X=4536.866mil|Location1.Y=1754.375mil|Location2.Y=1765.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4525.616mil|Location2.X=4536.866mil|Location1.Y=1754.375mil|Location2.Y=1765.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3575mil,760mil) on Multi-Layer And Track (3525mil,710mil)(3525mil,810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4569.375mil|Location2.X=4580.625mil|Location1.Y=1710.616mil|Location2.Y=1721.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4569.375mil|Location2.X=4580.625mil|Location1.Y=1710.616mil|Location2.Y=1721.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3575mil,760mil) on Multi-Layer And Track (3525mil,710mil)(3625mil,710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4569.375mil|Location2.X=4580.625mil|Location1.Y=1798.134mil|Location2.Y=1809.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4569.375mil|Location2.X=4580.625mil|Location1.Y=1798.134mil|Location2.Y=1809.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3575mil,760mil) on Multi-Layer And Track (3525mil,810mil)(3625mil,810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4613.134mil|Location2.X=4624.384mil|Location1.Y=1754.375mil|Location2.Y=1765.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4613.134mil|Location2.X=4624.384mil|Location1.Y=1754.375mil|Location2.Y=1765.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(3575mil,760mil) on Multi-Layer And Track (3625mil,710mil)(3625mil,810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6035.616mil|Location2.X=6046.866mil|Location1.Y=8654.375mil|Location2.Y=8665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6035.616mil|Location2.X=6046.866mil|Location1.Y=8654.375mil|Location2.Y=8665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5085mil,7660mil) on Multi-Layer And Track (5035mil,7610mil)(5035mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6079.375mil|Location2.X=6090.625mil|Location1.Y=8610.616mil|Location2.Y=8621.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6079.375mil|Location2.X=6090.625mil|Location1.Y=8610.616mil|Location2.Y=8621.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5085mil,7660mil) on Multi-Layer And Track (5035mil,7610mil)(5135mil,7610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6079.375mil|Location2.X=6090.625mil|Location1.Y=8698.134mil|Location2.Y=8709.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6079.375mil|Location2.X=6090.625mil|Location1.Y=8698.134mil|Location2.Y=8709.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5085mil,7660mil) on Multi-Layer And Track (5035mil,7710mil)(5135mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6123.134mil|Location2.X=6134.384mil|Location1.Y=8654.375mil|Location2.Y=8665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6123.134mil|Location2.X=6134.384mil|Location1.Y=8654.375mil|Location2.Y=8665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5085mil,7660mil) on Multi-Layer And Track (5135mil,7610mil)(5135mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6105.616mil|Location2.X=6116.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6105.616mil|Location2.X=6116.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5155mil,785mil) on Multi-Layer And Track (5105mil,735mil)(5105mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6149.375mil|Location2.X=6160.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6149.375mil|Location2.X=6160.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5155mil,785mil) on Multi-Layer And Track (5105mil,735mil)(5205mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6149.375mil|Location2.X=6160.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6149.375mil|Location2.X=6160.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5155mil,785mil) on Multi-Layer And Track (5105mil,835mil)(5205mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6193.134mil|Location2.X=6204.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6193.134mil|Location2.X=6204.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(5155mil,785mil) on Multi-Layer And Track (5205mil,735mil)(5205mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1655.616mil|Location2.X=1666.866mil|Location1.Y=6019.375mil|Location2.Y=6030.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1655.616mil|Location2.X=1666.866mil|Location1.Y=6019.375mil|Location2.Y=6030.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(705mil,5025mil) on Multi-Layer And Track (655mil,4975mil)(655mil,5075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1699.375mil|Location2.X=1710.625mil|Location1.Y=5975.616mil|Location2.Y=5986.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1699.375mil|Location2.X=1710.625mil|Location1.Y=5975.616mil|Location2.Y=5986.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(705mil,5025mil) on Multi-Layer And Track (655mil,4975mil)(755mil,4975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1699.375mil|Location2.X=1710.625mil|Location1.Y=6063.134mil|Location2.Y=6074.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1699.375mil|Location2.X=1710.625mil|Location1.Y=6063.134mil|Location2.Y=6074.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(705mil,5025mil) on Multi-Layer And Track (655mil,5075mil)(755mil,5075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1743.134mil|Location2.X=1754.384mil|Location1.Y=6019.375mil|Location2.Y=6030.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1743.134mil|Location2.X=1754.384mil|Location1.Y=6019.375mil|Location2.Y=6030.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(705mil,5025mil) on Multi-Layer And Track (755mil,4975mil)(755mil,5075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4439.375mil|Location2.Y=4450.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4439.375mil|Location2.Y=4450.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(730mil,3445mil) on Multi-Layer And Track (680mil,3395mil)(680mil,3495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4395.616mil|Location2.Y=4406.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4395.616mil|Location2.Y=4406.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(730mil,3445mil) on Multi-Layer And Track (680mil,3395mil)(780mil,3395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4483.134mil|Location2.Y=4494.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4483.134mil|Location2.Y=4494.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(730mil,3445mil) on Multi-Layer And Track (680mil,3495mil)(780mil,3495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4439.375mil|Location2.Y=4450.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4439.375mil|Location2.Y=4450.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(730mil,3445mil) on Multi-Layer And Track (780mil,3395mil)(780mil,3495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=6064.375mil|Location2.Y=6075.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=6064.375mil|Location2.Y=6075.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7760mil,5070mil) on Multi-Layer And Track (7710mil,5020mil)(7710mil,5120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=6020.616mil|Location2.Y=6031.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=6020.616mil|Location2.Y=6031.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7760mil,5070mil) on Multi-Layer And Track (7710mil,5020mil)(7810mil,5020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=6108.134mil|Location2.Y=6119.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=6108.134mil|Location2.Y=6119.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7760mil,5070mil) on Multi-Layer And Track (7710mil,5120mil)(7810mil,5120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=6064.375mil|Location2.Y=6075.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=6064.375mil|Location2.Y=6075.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7760mil,5070mil) on Multi-Layer And Track (7810mil,5020mil)(7810mil,5120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8725.616mil|Location2.X=8736.866mil|Location1.Y=4484.375mil|Location2.Y=4495.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8725.616mil|Location2.X=8736.866mil|Location1.Y=4484.375mil|Location2.Y=4495.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7775mil,3490mil) on Multi-Layer And Track (7725mil,3440mil)(7725mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8769.375mil|Location2.X=8780.625mil|Location1.Y=4440.616mil|Location2.Y=4451.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8769.375mil|Location2.X=8780.625mil|Location1.Y=4440.616mil|Location2.Y=4451.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7775mil,3490mil) on Multi-Layer And Track (7725mil,3440mil)(7825mil,3440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8769.375mil|Location2.X=8780.625mil|Location1.Y=4528.134mil|Location2.Y=4539.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8769.375mil|Location2.X=8780.625mil|Location1.Y=4528.134mil|Location2.Y=4539.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7775mil,3490mil) on Multi-Layer And Track (7725mil,3540mil)(7825mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8813.134mil|Location2.X=8824.384mil|Location1.Y=4484.375mil|Location2.Y=4495.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8813.134mil|Location2.X=8824.384mil|Location1.Y=4484.375mil|Location2.Y=4495.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad 5V-VIA(7775mil,3490mil) on Multi-Layer And Track (7825mil,3440mil)(7825mil,3540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2440.616mil|Location2.X=2451.866mil|Location1.Y=7624.375mil|Location2.Y=7635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2440.616mil|Location2.X=2451.866mil|Location1.Y=7624.375mil|Location2.Y=7635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND1-VIA(1490mil,6630mil) on Multi-Layer And Track (1440mil,6580mil)(1440mil,6680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2484.375mil|Location2.X=2495.625mil|Location1.Y=7580.616mil|Location2.Y=7591.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2484.375mil|Location2.X=2495.625mil|Location1.Y=7580.616mil|Location2.Y=7591.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND1-VIA(1490mil,6630mil) on Multi-Layer And Track (1440mil,6580mil)(1540mil,6580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2484.375mil|Location2.X=2495.625mil|Location1.Y=7668.134mil|Location2.Y=7679.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2484.375mil|Location2.X=2495.625mil|Location1.Y=7668.134mil|Location2.Y=7679.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND1-VIA(1490mil,6630mil) on Multi-Layer And Track (1440mil,6680mil)(1540mil,6680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2528.134mil|Location2.X=2539.384mil|Location1.Y=7624.375mil|Location2.Y=7635.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2528.134mil|Location2.X=2539.384mil|Location1.Y=7624.375mil|Location2.Y=7635.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND1-VIA(1490mil,6630mil) on Multi-Layer And Track (1540mil,6580mil)(1540mil,6680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3500.616mil|Location2.X=3511.866mil|Location1.Y=2979.375mil|Location2.Y=2990.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3500.616mil|Location2.X=3511.866mil|Location1.Y=2979.375mil|Location2.Y=2990.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND2-VIA(2550mil,1985mil) on Multi-Layer And Track (2500mil,1935mil)(2500mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3544.375mil|Location2.X=3555.625mil|Location1.Y=2935.616mil|Location2.Y=2946.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3544.375mil|Location2.X=3555.625mil|Location1.Y=2935.616mil|Location2.Y=2946.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND2-VIA(2550mil,1985mil) on Multi-Layer And Track (2500mil,1935mil)(2600mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3544.375mil|Location2.X=3555.625mil|Location1.Y=3023.134mil|Location2.Y=3034.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3544.375mil|Location2.X=3555.625mil|Location1.Y=3023.134mil|Location2.Y=3034.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND2-VIA(2550mil,1985mil) on Multi-Layer And Track (2500mil,2035mil)(2600mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3588.134mil|Location2.X=3599.384mil|Location1.Y=2979.375mil|Location2.Y=2990.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3588.134mil|Location2.X=3599.384mil|Location1.Y=2979.375mil|Location2.Y=2990.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND2-VIA(2550mil,1985mil) on Multi-Layer And Track (2600mil,1935mil)(2600mil,2035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7025.616mil|Location2.X=7036.866mil|Location1.Y=7654.375mil|Location2.Y=7665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7025.616mil|Location2.X=7036.866mil|Location1.Y=7654.375mil|Location2.Y=7665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND3-VIA(6075mil,6660mil) on Multi-Layer And Track (6025mil,6610mil)(6025mil,6710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7069.375mil|Location2.X=7080.625mil|Location1.Y=7610.616mil|Location2.Y=7621.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7069.375mil|Location2.X=7080.625mil|Location1.Y=7610.616mil|Location2.Y=7621.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND3-VIA(6075mil,6660mil) on Multi-Layer And Track (6025mil,6610mil)(6125mil,6610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7069.375mil|Location2.X=7080.625mil|Location1.Y=7698.134mil|Location2.Y=7709.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7069.375mil|Location2.X=7080.625mil|Location1.Y=7698.134mil|Location2.Y=7709.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND3-VIA(6075mil,6660mil) on Multi-Layer And Track (6025mil,6710mil)(6125mil,6710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7113.134mil|Location2.X=7124.384mil|Location1.Y=7654.375mil|Location2.Y=7665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7113.134mil|Location2.X=7124.384mil|Location1.Y=7654.375mil|Location2.Y=7665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND3-VIA(6075mil,6660mil) on Multi-Layer And Track (6125mil,6610mil)(6125mil,6710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7020.616mil|Location2.X=7031.866mil|Location1.Y=2854.375mil|Location2.Y=2865.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7020.616mil|Location2.X=7031.866mil|Location1.Y=2854.375mil|Location2.Y=2865.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND4-VIA(6070mil,1860mil) on Multi-Layer And Track (6020mil,1810mil)(6020mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7064.375mil|Location2.X=7075.625mil|Location1.Y=2810.616mil|Location2.Y=2821.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7064.375mil|Location2.X=7075.625mil|Location1.Y=2810.616mil|Location2.Y=2821.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND4-VIA(6070mil,1860mil) on Multi-Layer And Track (6020mil,1810mil)(6120mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7064.375mil|Location2.X=7075.625mil|Location1.Y=2898.134mil|Location2.Y=2909.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7064.375mil|Location2.X=7075.625mil|Location1.Y=2898.134mil|Location2.Y=2909.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND4-VIA(6070mil,1860mil) on Multi-Layer And Track (6020mil,1910mil)(6120mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7108.134mil|Location2.X=7119.384mil|Location1.Y=2854.375mil|Location2.Y=2865.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7108.134mil|Location2.X=7119.384mil|Location1.Y=2854.375mil|Location2.Y=2865.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND4-VIA(6070mil,1860mil) on Multi-Layer And Track (6120mil,1810mil)(6120mil,1910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4060.616mil|Location2.X=4071.866mil|Location1.Y=8619.375mil|Location2.Y=8630.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4060.616mil|Location2.X=4071.866mil|Location1.Y=8619.375mil|Location2.Y=8630.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3110mil,7625mil) on Multi-Layer And Track (3060mil,7575mil)(3060mil,7675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4104.375mil|Location2.X=4115.625mil|Location1.Y=8575.616mil|Location2.Y=8586.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4104.375mil|Location2.X=4115.625mil|Location1.Y=8575.616mil|Location2.Y=8586.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3110mil,7625mil) on Multi-Layer And Track (3060mil,7575mil)(3160mil,7575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4104.375mil|Location2.X=4115.625mil|Location1.Y=8663.134mil|Location2.Y=8674.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4104.375mil|Location2.X=4115.625mil|Location1.Y=8663.134mil|Location2.Y=8674.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3110mil,7625mil) on Multi-Layer And Track (3060mil,7675mil)(3160mil,7675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4148.134mil|Location2.X=4159.384mil|Location1.Y=8619.375mil|Location2.Y=8630.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4148.134mil|Location2.X=4159.384mil|Location1.Y=8619.375mil|Location2.Y=8630.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3110mil,7625mil) on Multi-Layer And Track (3160mil,7575mil)(3160mil,7675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4065.616mil|Location2.X=4076.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4065.616mil|Location2.X=4076.866mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3115mil,755mil) on Multi-Layer And Track (3065mil,705mil)(3065mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4109.375mil|Location2.X=4120.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4109.375mil|Location2.X=4120.625mil|Location1.Y=1705.616mil|Location2.Y=1716.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3115mil,755mil) on Multi-Layer And Track (3065mil,705mil)(3165mil,705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4109.375mil|Location2.X=4120.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4109.375mil|Location2.X=4120.625mil|Location1.Y=1793.134mil|Location2.Y=1804.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3115mil,755mil) on Multi-Layer And Track (3065mil,805mil)(3165mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4153.134mil|Location2.X=4164.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4153.134mil|Location2.X=4164.384mil|Location1.Y=1749.375mil|Location2.Y=1760.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(3115mil,755mil) on Multi-Layer And Track (3165mil,705mil)(3165mil,805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6495.616mil|Location2.X=6506.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6495.616mil|Location2.X=6506.866mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5545mil,7665mil) on Multi-Layer And Track (5495mil,7615mil)(5495mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6539.375mil|Location2.X=6550.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6539.375mil|Location2.X=6550.625mil|Location1.Y=8615.616mil|Location2.Y=8626.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5545mil,7665mil) on Multi-Layer And Track (5495mil,7615mil)(5595mil,7615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6539.375mil|Location2.X=6550.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6539.375mil|Location2.X=6550.625mil|Location1.Y=8703.134mil|Location2.Y=8714.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5545mil,7665mil) on Multi-Layer And Track (5495mil,7715mil)(5595mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6583.134mil|Location2.X=6594.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6583.134mil|Location2.X=6594.384mil|Location1.Y=8659.375mil|Location2.Y=8670.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5545mil,7665mil) on Multi-Layer And Track (5595mil,7615mil)(5595mil,7715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6500.616mil|Location2.X=6511.866mil|Location1.Y=1789.375mil|Location2.Y=1800.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6500.616mil|Location2.X=6511.866mil|Location1.Y=1789.375mil|Location2.Y=1800.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5550mil,795mil) on Multi-Layer And Track (5500mil,745mil)(5500mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6544.375mil|Location2.X=6555.625mil|Location1.Y=1745.616mil|Location2.Y=1756.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6544.375mil|Location2.X=6555.625mil|Location1.Y=1745.616mil|Location2.Y=1756.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5550mil,795mil) on Multi-Layer And Track (5500mil,745mil)(5600mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6544.375mil|Location2.X=6555.625mil|Location1.Y=1833.134mil|Location2.Y=1844.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6544.375mil|Location2.X=6555.625mil|Location1.Y=1833.134mil|Location2.Y=1844.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5550mil,795mil) on Multi-Layer And Track (5500mil,845mil)(5600mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6588.134mil|Location2.X=6599.384mil|Location1.Y=1789.375mil|Location2.Y=1800.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6588.134mil|Location2.X=6599.384mil|Location1.Y=1789.375mil|Location2.Y=1800.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(5550mil,795mil) on Multi-Layer And Track (5600mil,745mil)(5600mil,845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6479.375mil|Location2.Y=6490.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1650.616mil|Location2.X=1661.866mil|Location1.Y=6479.375mil|Location2.Y=6490.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(700mil,5485mil) on Multi-Layer And Track (650mil,5435mil)(650mil,5535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6435.616mil|Location2.Y=6446.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6435.616mil|Location2.Y=6446.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(700mil,5485mil) on Multi-Layer And Track (650mil,5435mil)(750mil,5435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6523.134mil|Location2.Y=6534.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1694.375mil|Location2.X=1705.625mil|Location1.Y=6523.134mil|Location2.Y=6534.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(700mil,5485mil) on Multi-Layer And Track (650mil,5535mil)(750mil,5535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6479.375mil|Location2.Y=6490.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1738.134mil|Location2.X=1749.384mil|Location1.Y=6479.375mil|Location2.Y=6490.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(700mil,5485mil) on Multi-Layer And Track (750mil,5435mil)(750mil,5535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1690.616mil|Location2.X=1701.866mil|Location1.Y=4044.375mil|Location2.Y=4055.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1690.616mil|Location2.X=1701.866mil|Location1.Y=4044.375mil|Location2.Y=4055.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(740mil,3050mil) on Multi-Layer And Track (690mil,3000mil)(690mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1734.375mil|Location2.X=1745.625mil|Location1.Y=4000.616mil|Location2.Y=4011.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1734.375mil|Location2.X=1745.625mil|Location1.Y=4000.616mil|Location2.Y=4011.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(740mil,3050mil) on Multi-Layer And Track (690mil,3000mil)(790mil,3000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1734.375mil|Location2.X=1745.625mil|Location1.Y=4088.134mil|Location2.Y=4099.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1734.375mil|Location2.X=1745.625mil|Location1.Y=4088.134mil|Location2.Y=4099.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(740mil,3050mil) on Multi-Layer And Track (690mil,3100mil)(790mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1778.134mil|Location2.X=1789.384mil|Location1.Y=4044.375mil|Location2.Y=4055.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1778.134mil|Location2.X=1789.384mil|Location1.Y=4044.375mil|Location2.Y=4055.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(740mil,3050mil) on Multi-Layer And Track (790mil,3000mil)(790mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8700.616mil|Location2.X=8711.866mil|Location1.Y=6459.375mil|Location2.Y=6470.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8700.616mil|Location2.X=8711.866mil|Location1.Y=6459.375mil|Location2.Y=6470.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7750mil,5465mil) on Multi-Layer And Track (7700mil,5415mil)(7700mil,5515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8744.375mil|Location2.X=8755.625mil|Location1.Y=6415.616mil|Location2.Y=6426.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8744.375mil|Location2.X=8755.625mil|Location1.Y=6415.616mil|Location2.Y=6426.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7750mil,5465mil) on Multi-Layer And Track (7700mil,5415mil)(7800mil,5415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8744.375mil|Location2.X=8755.625mil|Location1.Y=6503.134mil|Location2.Y=6514.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8744.375mil|Location2.X=8755.625mil|Location1.Y=6503.134mil|Location2.Y=6514.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7750mil,5465mil) on Multi-Layer And Track (7700mil,5515mil)(7800mil,5515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8788.134mil|Location2.X=8799.384mil|Location1.Y=6459.375mil|Location2.Y=6470.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8788.134mil|Location2.X=8799.384mil|Location1.Y=6459.375mil|Location2.Y=6470.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7750mil,5465mil) on Multi-Layer And Track (7800mil,5415mil)(7800mil,5515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4024.375mil|Location2.Y=4035.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8730.616mil|Location2.X=8741.866mil|Location1.Y=4024.375mil|Location2.Y=4035.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7780mil,3030mil) on Multi-Layer And Track (7730mil,2980mil)(7730mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=3980.616mil|Location2.Y=3991.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=3980.616mil|Location2.Y=3991.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7780mil,3030mil) on Multi-Layer And Track (7730mil,2980mil)(7830mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4068.134mil|Location2.Y=4079.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8774.375mil|Location2.X=8785.625mil|Location1.Y=4068.134mil|Location2.Y=4079.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7780mil,3030mil) on Multi-Layer And Track (7730mil,3080mil)(7830mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4024.375mil|Location2.Y=4035.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8818.134mil|Location2.X=8829.384mil|Location1.Y=4024.375mil|Location2.Y=4035.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad GND-VIA(7780mil,3030mil) on Multi-Layer And Track (7830mil,2980mil)(7830mil,3080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4050.616mil|Location2.X=4061.866mil|Location1.Y=6864.375mil|Location2.Y=6875.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4050.616mil|Location2.X=4061.866mil|Location1.Y=6864.375mil|Location2.Y=6875.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG1-VIA(3100mil,5870mil) on Multi-Layer And Track (3050mil,5820mil)(3050mil,5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4094.375mil|Location2.X=4105.625mil|Location1.Y=6820.616mil|Location2.Y=6831.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4094.375mil|Location2.X=4105.625mil|Location1.Y=6820.616mil|Location2.Y=6831.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG1-VIA(3100mil,5870mil) on Multi-Layer And Track (3050mil,5820mil)(3150mil,5820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4094.375mil|Location2.X=4105.625mil|Location1.Y=6908.134mil|Location2.Y=6919.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4094.375mil|Location2.X=4105.625mil|Location1.Y=6908.134mil|Location2.Y=6919.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG1-VIA(3100mil,5870mil) on Multi-Layer And Track (3050mil,5920mil)(3150mil,5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4138.134mil|Location2.X=4149.384mil|Location1.Y=6864.375mil|Location2.Y=6875.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4138.134mil|Location2.X=4149.384mil|Location1.Y=6864.375mil|Location2.Y=6875.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG1-VIA(3100mil,5870mil) on Multi-Layer And Track (3150mil,5820mil)(3150mil,5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3885.616mil|Location2.X=3896.866mil|Location1.Y=3489.375mil|Location2.Y=3500.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3885.616mil|Location2.X=3896.866mil|Location1.Y=3489.375mil|Location2.Y=3500.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG2-VIA(2935mil,2495mil) on Multi-Layer And Track (2885mil,2445mil)(2885mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3929.375mil|Location2.X=3940.625mil|Location1.Y=3445.616mil|Location2.Y=3456.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3929.375mil|Location2.X=3940.625mil|Location1.Y=3445.616mil|Location2.Y=3456.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG2-VIA(2935mil,2495mil) on Multi-Layer And Track (2885mil,2445mil)(2985mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3929.375mil|Location2.X=3940.625mil|Location1.Y=3533.134mil|Location2.Y=3544.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3929.375mil|Location2.X=3940.625mil|Location1.Y=3533.134mil|Location2.Y=3544.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG2-VIA(2935mil,2495mil) on Multi-Layer And Track (2885mil,2545mil)(2985mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3973.134mil|Location2.X=3984.384mil|Location1.Y=3489.375mil|Location2.Y=3500.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3973.134mil|Location2.X=3984.384mil|Location1.Y=3489.375mil|Location2.Y=3500.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG2-VIA(2935mil,2495mil) on Multi-Layer And Track (2985mil,2445mil)(2985mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6220.616mil|Location2.X=6231.866mil|Location1.Y=6809.375mil|Location2.Y=6820.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6220.616mil|Location2.X=6231.866mil|Location1.Y=6809.375mil|Location2.Y=6820.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG3-VIA(5270mil,5815mil) on Multi-Layer And Track (5220mil,5765mil)(5220mil,5865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6264.375mil|Location2.X=6275.625mil|Location1.Y=6765.616mil|Location2.Y=6776.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6264.375mil|Location2.X=6275.625mil|Location1.Y=6765.616mil|Location2.Y=6776.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG3-VIA(5270mil,5815mil) on Multi-Layer And Track (5220mil,5765mil)(5320mil,5765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6264.375mil|Location2.X=6275.625mil|Location1.Y=6853.134mil|Location2.Y=6864.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6264.375mil|Location2.X=6275.625mil|Location1.Y=6853.134mil|Location2.Y=6864.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG3-VIA(5270mil,5815mil) on Multi-Layer And Track (5220mil,5865mil)(5320mil,5865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6308.134mil|Location2.X=6319.384mil|Location1.Y=6809.375mil|Location2.Y=6820.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6308.134mil|Location2.X=6319.384mil|Location1.Y=6809.375mil|Location2.Y=6820.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG3-VIA(5270mil,5815mil) on Multi-Layer And Track (5320mil,5765mil)(5320mil,5865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6345.616mil|Location2.X=6356.866mil|Location1.Y=3484.375mil|Location2.Y=3495.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6345.616mil|Location2.X=6356.866mil|Location1.Y=3484.375mil|Location2.Y=3495.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG4-VIA(5395mil,2490mil) on Multi-Layer And Track (5345mil,2440mil)(5345mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6389.375mil|Location2.X=6400.625mil|Location1.Y=3440.616mil|Location2.Y=3451.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6389.375mil|Location2.X=6400.625mil|Location1.Y=3440.616mil|Location2.Y=3451.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG4-VIA(5395mil,2490mil) on Multi-Layer And Track (5345mil,2440mil)(5445mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6389.375mil|Location2.X=6400.625mil|Location1.Y=3528.134mil|Location2.Y=3539.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6389.375mil|Location2.X=6400.625mil|Location1.Y=3528.134mil|Location2.Y=3539.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG4-VIA(5395mil,2490mil) on Multi-Layer And Track (5345mil,2540mil)(5445mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6433.134mil|Location2.X=6444.384mil|Location1.Y=3484.375mil|Location2.Y=3495.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6433.134mil|Location2.X=6444.384mil|Location1.Y=3484.375mil|Location2.Y=3495.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad HVSIG4-VIA(5395mil,2490mil) on Multi-Layer And Track (5445mil,2440mil)(5445mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4590.616mil|Location2.X=4601.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4590.616mil|Location2.X=4601.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3640mil,7635mil) on Multi-Layer And Track (3590mil,7585mil)(3590mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4634.375mil|Location2.X=4645.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4634.375mil|Location2.X=4645.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3640mil,7635mil) on Multi-Layer And Track (3590mil,7585mil)(3690mil,7585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4634.375mil|Location2.X=4645.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4634.375mil|Location2.X=4645.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3640mil,7635mil) on Multi-Layer And Track (3590mil,7685mil)(3690mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4678.134mil|Location2.X=4689.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4678.134mil|Location2.X=4689.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3640mil,7635mil) on Multi-Layer And Track (3690mil,7585mil)(3690mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4675.616mil|Location2.X=4686.866mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4675.616mil|Location2.X=4686.866mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3725mil,765mil) on Multi-Layer And Track (3675mil,715mil)(3675mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4719.375mil|Location2.X=4730.625mil|Location1.Y=1715.616mil|Location2.Y=1726.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4719.375mil|Location2.X=4730.625mil|Location1.Y=1715.616mil|Location2.Y=1726.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3725mil,765mil) on Multi-Layer And Track (3675mil,715mil)(3775mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4719.375mil|Location2.X=4730.625mil|Location1.Y=1803.134mil|Location2.Y=1814.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4719.375mil|Location2.X=4730.625mil|Location1.Y=1803.134mil|Location2.Y=1814.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3725mil,765mil) on Multi-Layer And Track (3675mil,815mil)(3775mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4763.134mil|Location2.X=4774.384mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4763.134mil|Location2.X=4774.384mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(3725mil,765mil) on Multi-Layer And Track (3775mil,715mil)(3775mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5885.616mil|Location2.X=5896.866mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5885.616mil|Location2.X=5896.866mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(4935mil,7655mil) on Multi-Layer And Track (4885mil,7605mil)(4885mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5929.375mil|Location2.X=5940.625mil|Location1.Y=8605.616mil|Location2.Y=8616.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5929.375mil|Location2.X=5940.625mil|Location1.Y=8605.616mil|Location2.Y=8616.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(4935mil,7655mil) on Multi-Layer And Track (4885mil,7605mil)(4985mil,7605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5929.375mil|Location2.X=5940.625mil|Location1.Y=8693.134mil|Location2.Y=8704.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5929.375mil|Location2.X=5940.625mil|Location1.Y=8693.134mil|Location2.Y=8704.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(4935mil,7655mil) on Multi-Layer And Track (4885mil,7705mil)(4985mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5973.134mil|Location2.X=5984.384mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5973.134mil|Location2.X=5984.384mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(4935mil,7655mil) on Multi-Layer And Track (4985mil,7605mil)(4985mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5970.616mil|Location2.X=5981.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5970.616mil|Location2.X=5981.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(5020mil,785mil) on Multi-Layer And Track (4970mil,735mil)(4970mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6014.375mil|Location2.X=6025.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6014.375mil|Location2.X=6025.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(5020mil,785mil) on Multi-Layer And Track (4970mil,735mil)(5070mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6014.375mil|Location2.X=6025.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6014.375mil|Location2.X=6025.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(5020mil,785mil) on Multi-Layer And Track (4970mil,835mil)(5070mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6058.134mil|Location2.X=6069.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=6058.134mil|Location2.X=6069.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(5020mil,785mil) on Multi-Layer And Track (5070mil,735mil)(5070mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1660.616mil|Location2.X=1671.866mil|Location1.Y=5869.375mil|Location2.Y=5880.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1660.616mil|Location2.X=1671.866mil|Location1.Y=5869.375mil|Location2.Y=5880.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(710mil,4875mil) on Multi-Layer And Track (660mil,4825mil)(660mil,4925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5825.616mil|Location2.Y=5836.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5825.616mil|Location2.Y=5836.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(710mil,4875mil) on Multi-Layer And Track (660mil,4825mil)(760mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5913.134mil|Location2.Y=5924.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5913.134mil|Location2.Y=5924.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(710mil,4875mil) on Multi-Layer And Track (660mil,4925mil)(760mil,4925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1748.134mil|Location2.X=1759.384mil|Location1.Y=5869.375mil|Location2.Y=5880.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1748.134mil|Location2.X=1759.384mil|Location1.Y=5869.375mil|Location2.Y=5880.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(710mil,4875mil) on Multi-Layer And Track (760mil,4825mil)(760mil,4925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4574.375mil|Location2.Y=4585.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4574.375mil|Location2.Y=4585.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(730mil,3580mil) on Multi-Layer And Track (680mil,3530mil)(680mil,3630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4530.616mil|Location2.Y=4541.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4530.616mil|Location2.Y=4541.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(730mil,3580mil) on Multi-Layer And Track (680mil,3530mil)(780mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4618.134mil|Location2.Y=4629.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4618.134mil|Location2.Y=4629.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(730mil,3580mil) on Multi-Layer And Track (680mil,3630mil)(780mil,3630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4574.375mil|Location2.Y=4585.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4574.375mil|Location2.Y=4585.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(730mil,3580mil) on Multi-Layer And Track (780mil,3530mil)(780mil,3630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5929.375mil|Location2.Y=5940.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5929.375mil|Location2.Y=5940.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7760mil,4935mil) on Multi-Layer And Track (7710mil,4885mil)(7710mil,4985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5885.616mil|Location2.Y=5896.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5885.616mil|Location2.Y=5896.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7760mil,4935mil) on Multi-Layer And Track (7710mil,4885mil)(7810mil,4885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5973.134mil|Location2.Y=5984.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5973.134mil|Location2.Y=5984.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7760mil,4935mil) on Multi-Layer And Track (7710mil,4985mil)(7810mil,4985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5929.375mil|Location2.Y=5940.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5929.375mil|Location2.Y=5940.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7760mil,4935mil) on Multi-Layer And Track (7810mil,4885mil)(7810mil,4985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8720.616mil|Location2.X=8731.866mil|Location1.Y=4634.375mil|Location2.Y=4645.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8720.616mil|Location2.X=8731.866mil|Location1.Y=4634.375mil|Location2.Y=4645.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7770mil,3640mil) on Multi-Layer And Track (7720mil,3590mil)(7720mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4590.616mil|Location2.Y=4601.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4590.616mil|Location2.Y=4601.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7770mil,3640mil) on Multi-Layer And Track (7720mil,3590mil)(7820mil,3590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4678.134mil|Location2.Y=4689.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4678.134mil|Location2.Y=4689.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7770mil,3640mil) on Multi-Layer And Track (7720mil,3690mil)(7820mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8808.134mil|Location2.X=8819.384mil|Location1.Y=4634.375mil|Location2.Y=4645.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8808.134mil|Location2.X=8819.384mil|Location1.Y=4634.375mil|Location2.Y=4645.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG1-VIA(7770mil,3640mil) on Multi-Layer And Track (7820mil,3590mil)(7820mil,3690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4725.616mil|Location2.X=4736.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4725.616mil|Location2.X=4736.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3775mil,7635mil) on Multi-Layer And Track (3725mil,7585mil)(3725mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4769.375mil|Location2.X=4780.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4769.375mil|Location2.X=4780.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3775mil,7635mil) on Multi-Layer And Track (3725mil,7585mil)(3825mil,7585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4769.375mil|Location2.X=4780.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4769.375mil|Location2.X=4780.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3775mil,7635mil) on Multi-Layer And Track (3725mil,7685mil)(3825mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4813.134mil|Location2.X=4824.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4813.134mil|Location2.X=4824.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3775mil,7635mil) on Multi-Layer And Track (3825mil,7585mil)(3825mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4815.616mil|Location2.X=4826.866mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4815.616mil|Location2.X=4826.866mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3865mil,765mil) on Multi-Layer And Track (3815mil,715mil)(3815mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4859.375mil|Location2.X=4870.625mil|Location1.Y=1715.616mil|Location2.Y=1726.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4859.375mil|Location2.X=4870.625mil|Location1.Y=1715.616mil|Location2.Y=1726.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3865mil,765mil) on Multi-Layer And Track (3815mil,715mil)(3915mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4859.375mil|Location2.X=4870.625mil|Location1.Y=1803.134mil|Location2.Y=1814.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4859.375mil|Location2.X=4870.625mil|Location1.Y=1803.134mil|Location2.Y=1814.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3865mil,765mil) on Multi-Layer And Track (3815mil,815mil)(3915mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4903.134mil|Location2.X=4914.384mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4903.134mil|Location2.X=4914.384mil|Location1.Y=1759.375mil|Location2.Y=1770.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(3865mil,765mil) on Multi-Layer And Track (3915mil,715mil)(3915mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5745.616mil|Location2.X=5756.866mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5745.616mil|Location2.X=5756.866mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4795mil,7655mil) on Multi-Layer And Track (4745mil,7605mil)(4745mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5789.375mil|Location2.X=5800.625mil|Location1.Y=8605.616mil|Location2.Y=8616.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5789.375mil|Location2.X=5800.625mil|Location1.Y=8605.616mil|Location2.Y=8616.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4795mil,7655mil) on Multi-Layer And Track (4745mil,7605mil)(4845mil,7605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5789.375mil|Location2.X=5800.625mil|Location1.Y=8693.134mil|Location2.Y=8704.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5789.375mil|Location2.X=5800.625mil|Location1.Y=8693.134mil|Location2.Y=8704.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4795mil,7655mil) on Multi-Layer And Track (4745mil,7705mil)(4845mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5833.134mil|Location2.X=5844.384mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5833.134mil|Location2.X=5844.384mil|Location1.Y=8649.375mil|Location2.Y=8660.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4795mil,7655mil) on Multi-Layer And Track (4845mil,7605mil)(4845mil,7705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5835.616mil|Location2.X=5846.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5835.616mil|Location2.X=5846.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4885mil,785mil) on Multi-Layer And Track (4835mil,735mil)(4835mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5879.375mil|Location2.X=5890.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5879.375mil|Location2.X=5890.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4885mil,785mil) on Multi-Layer And Track (4835mil,735mil)(4935mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5879.375mil|Location2.X=5890.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5879.375mil|Location2.X=5890.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4885mil,785mil) on Multi-Layer And Track (4835mil,835mil)(4935mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5923.134mil|Location2.X=5934.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5923.134mil|Location2.X=5934.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(4885mil,785mil) on Multi-Layer And Track (4935mil,735mil)(4935mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1660.616mil|Location2.X=1671.866mil|Location1.Y=5729.375mil|Location2.Y=5740.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1660.616mil|Location2.X=1671.866mil|Location1.Y=5729.375mil|Location2.Y=5740.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(710mil,4735mil) on Multi-Layer And Track (660mil,4685mil)(660mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5685.616mil|Location2.Y=5696.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5685.616mil|Location2.Y=5696.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(710mil,4735mil) on Multi-Layer And Track (660mil,4685mil)(760mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5773.134mil|Location2.Y=5784.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1704.375mil|Location2.X=1715.625mil|Location1.Y=5773.134mil|Location2.Y=5784.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(710mil,4735mil) on Multi-Layer And Track (660mil,4785mil)(760mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1748.134mil|Location2.X=1759.384mil|Location1.Y=5729.375mil|Location2.Y=5740.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1748.134mil|Location2.X=1759.384mil|Location1.Y=5729.375mil|Location2.Y=5740.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(710mil,4735mil) on Multi-Layer And Track (760mil,4685mil)(760mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4709.375mil|Location2.Y=4720.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4709.375mil|Location2.Y=4720.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(730mil,3715mil) on Multi-Layer And Track (680mil,3665mil)(680mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4665.616mil|Location2.Y=4676.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4665.616mil|Location2.Y=4676.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(730mil,3715mil) on Multi-Layer And Track (680mil,3665mil)(780mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4753.134mil|Location2.Y=4764.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4753.134mil|Location2.Y=4764.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(730mil,3715mil) on Multi-Layer And Track (680mil,3765mil)(780mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4709.375mil|Location2.Y=4720.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4709.375mil|Location2.Y=4720.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(730mil,3715mil) on Multi-Layer And Track (780mil,3665mil)(780mil,3765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5794.375mil|Location2.Y=5805.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5794.375mil|Location2.Y=5805.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7760mil,4800mil) on Multi-Layer And Track (7710mil,4750mil)(7710mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5750.616mil|Location2.Y=5761.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5750.616mil|Location2.Y=5761.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7760mil,4800mil) on Multi-Layer And Track (7710mil,4750mil)(7810mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5838.134mil|Location2.Y=5849.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5838.134mil|Location2.Y=5849.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7760mil,4800mil) on Multi-Layer And Track (7710mil,4850mil)(7810mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5794.375mil|Location2.Y=5805.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5794.375mil|Location2.Y=5805.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7760mil,4800mil) on Multi-Layer And Track (7810mil,4750mil)(7810mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8720.616mil|Location2.X=8731.866mil|Location1.Y=4774.375mil|Location2.Y=4785.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8720.616mil|Location2.X=8731.866mil|Location1.Y=4774.375mil|Location2.Y=4785.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7770mil,3780mil) on Multi-Layer And Track (7720mil,3730mil)(7720mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4730.616mil|Location2.Y=4741.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4730.616mil|Location2.Y=4741.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7770mil,3780mil) on Multi-Layer And Track (7720mil,3730mil)(7820mil,3730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4818.134mil|Location2.Y=4829.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8764.375mil|Location2.X=8775.625mil|Location1.Y=4818.134mil|Location2.Y=4829.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7770mil,3780mil) on Multi-Layer And Track (7720mil,3830mil)(7820mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8808.134mil|Location2.X=8819.384mil|Location1.Y=4774.375mil|Location2.Y=4785.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8808.134mil|Location2.X=8819.384mil|Location1.Y=4774.375mil|Location2.Y=4785.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG2-VIA(7770mil,3780mil) on Multi-Layer And Track (7820mil,3730mil)(7820mil,3830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4865.616mil|Location2.X=4876.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4865.616mil|Location2.X=4876.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(3915mil,7635mil) on Multi-Layer And Track (3865mil,7585mil)(3865mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4909.375mil|Location2.X=4920.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4909.375mil|Location2.X=4920.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(3915mil,7635mil) on Multi-Layer And Track (3865mil,7585mil)(3965mil,7585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4909.375mil|Location2.X=4920.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4909.375mil|Location2.X=4920.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(3915mil,7635mil) on Multi-Layer And Track (3865mil,7685mil)(3965mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4953.134mil|Location2.X=4964.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4953.134mil|Location2.X=4964.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(3915mil,7635mil) on Multi-Layer And Track (3965mil,7585mil)(3965mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4965.616mil|Location2.X=4976.866mil|Location1.Y=1764.375mil|Location2.Y=1775.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4965.616mil|Location2.X=4976.866mil|Location1.Y=1764.375mil|Location2.Y=1775.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4015mil,770mil) on Multi-Layer And Track (3965mil,720mil)(3965mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5009.375mil|Location2.X=5020.625mil|Location1.Y=1720.616mil|Location2.Y=1731.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5009.375mil|Location2.X=5020.625mil|Location1.Y=1720.616mil|Location2.Y=1731.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4015mil,770mil) on Multi-Layer And Track (3965mil,720mil)(4065mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5009.375mil|Location2.X=5020.625mil|Location1.Y=1808.134mil|Location2.Y=1819.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5009.375mil|Location2.X=5020.625mil|Location1.Y=1808.134mil|Location2.Y=1819.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4015mil,770mil) on Multi-Layer And Track (3965mil,820mil)(4065mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5053.134mil|Location2.X=5064.384mil|Location1.Y=1764.375mil|Location2.Y=1775.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5053.134mil|Location2.X=5064.384mil|Location1.Y=1764.375mil|Location2.Y=1775.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4015mil,770mil) on Multi-Layer And Track (4065mil,720mil)(4065mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5595.616mil|Location2.X=5606.866mil|Location1.Y=8644.375mil|Location2.Y=8655.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5595.616mil|Location2.X=5606.866mil|Location1.Y=8644.375mil|Location2.Y=8655.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4645mil,7650mil) on Multi-Layer And Track (4595mil,7600mil)(4595mil,7700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5639.375mil|Location2.X=5650.625mil|Location1.Y=8600.616mil|Location2.Y=8611.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5639.375mil|Location2.X=5650.625mil|Location1.Y=8600.616mil|Location2.Y=8611.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4645mil,7650mil) on Multi-Layer And Track (4595mil,7600mil)(4695mil,7600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5639.375mil|Location2.X=5650.625mil|Location1.Y=8688.134mil|Location2.Y=8699.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5639.375mil|Location2.X=5650.625mil|Location1.Y=8688.134mil|Location2.Y=8699.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4645mil,7650mil) on Multi-Layer And Track (4595mil,7700mil)(4695mil,7700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5683.134mil|Location2.X=5694.384mil|Location1.Y=8644.375mil|Location2.Y=8655.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5683.134mil|Location2.X=5694.384mil|Location1.Y=8644.375mil|Location2.Y=8655.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4645mil,7650mil) on Multi-Layer And Track (4695mil,7600mil)(4695mil,7700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5695.616mil|Location2.X=5706.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5695.616mil|Location2.X=5706.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4745mil,785mil) on Multi-Layer And Track (4695mil,735mil)(4695mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5739.375mil|Location2.X=5750.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5739.375mil|Location2.X=5750.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4745mil,785mil) on Multi-Layer And Track (4695mil,735mil)(4795mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5739.375mil|Location2.X=5750.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5739.375mil|Location2.X=5750.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4745mil,785mil) on Multi-Layer And Track (4695mil,835mil)(4795mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5783.134mil|Location2.X=5794.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5783.134mil|Location2.X=5794.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(4745mil,785mil) on Multi-Layer And Track (4795mil,735mil)(4795mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1665.616mil|Location2.X=1676.866mil|Location1.Y=5579.375mil|Location2.Y=5590.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1665.616mil|Location2.X=1676.866mil|Location1.Y=5579.375mil|Location2.Y=5590.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(715mil,4585mil) on Multi-Layer And Track (665mil,4535mil)(665mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1709.375mil|Location2.X=1720.625mil|Location1.Y=5535.616mil|Location2.Y=5546.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1709.375mil|Location2.X=1720.625mil|Location1.Y=5535.616mil|Location2.Y=5546.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(715mil,4585mil) on Multi-Layer And Track (665mil,4535mil)(765mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1709.375mil|Location2.X=1720.625mil|Location1.Y=5623.134mil|Location2.Y=5634.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1709.375mil|Location2.X=1720.625mil|Location1.Y=5623.134mil|Location2.Y=5634.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(715mil,4585mil) on Multi-Layer And Track (665mil,4635mil)(765mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1753.134mil|Location2.X=1764.384mil|Location1.Y=5579.375mil|Location2.Y=5590.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1753.134mil|Location2.X=1764.384mil|Location1.Y=5579.375mil|Location2.Y=5590.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(715mil,4585mil) on Multi-Layer And Track (765mil,4535mil)(765mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4849.375mil|Location2.Y=4860.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4849.375mil|Location2.Y=4860.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(730mil,3855mil) on Multi-Layer And Track (680mil,3805mil)(680mil,3905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4805.616mil|Location2.Y=4816.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4805.616mil|Location2.Y=4816.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(730mil,3855mil) on Multi-Layer And Track (680mil,3805mil)(780mil,3805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4893.134mil|Location2.Y=4904.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4893.134mil|Location2.Y=4904.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(730mil,3855mil) on Multi-Layer And Track (680mil,3905mil)(780mil,3905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4849.375mil|Location2.Y=4860.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4849.375mil|Location2.Y=4860.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(730mil,3855mil) on Multi-Layer And Track (780mil,3805mil)(780mil,3905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5654.375mil|Location2.Y=5665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5654.375mil|Location2.Y=5665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7760mil,4660mil) on Multi-Layer And Track (7710mil,4610mil)(7710mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5610.616mil|Location2.Y=5621.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5610.616mil|Location2.Y=5621.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7760mil,4660mil) on Multi-Layer And Track (7710mil,4610mil)(7810mil,4610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5698.134mil|Location2.Y=5709.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5698.134mil|Location2.Y=5709.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7760mil,4660mil) on Multi-Layer And Track (7710mil,4710mil)(7810mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5654.375mil|Location2.Y=5665.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5654.375mil|Location2.Y=5665.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7760mil,4660mil) on Multi-Layer And Track (7810mil,4610mil)(7810mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8715.616mil|Location2.X=8726.866mil|Location1.Y=4924.375mil|Location2.Y=4935.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8715.616mil|Location2.X=8726.866mil|Location1.Y=4924.375mil|Location2.Y=4935.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7765mil,3930mil) on Multi-Layer And Track (7715mil,3880mil)(7715mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=4880.616mil|Location2.Y=4891.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=4880.616mil|Location2.Y=4891.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7765mil,3930mil) on Multi-Layer And Track (7715mil,3880mil)(7815mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=4968.134mil|Location2.Y=4979.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=4968.134mil|Location2.Y=4979.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7765mil,3930mil) on Multi-Layer And Track (7715mil,3980mil)(7815mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8803.134mil|Location2.X=8814.384mil|Location1.Y=4924.375mil|Location2.Y=4935.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8803.134mil|Location2.X=8814.384mil|Location1.Y=4924.375mil|Location2.Y=4935.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG3-VIA(7765mil,3930mil) on Multi-Layer And Track (7815mil,3880mil)(7815mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5005.616mil|Location2.X=5016.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5005.616mil|Location2.X=5016.866mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4055mil,7635mil) on Multi-Layer And Track (4005mil,7585mil)(4005mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5049.375mil|Location2.X=5060.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5049.375mil|Location2.X=5060.625mil|Location1.Y=8585.616mil|Location2.Y=8596.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4055mil,7635mil) on Multi-Layer And Track (4005mil,7585mil)(4105mil,7585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5049.375mil|Location2.X=5060.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5049.375mil|Location2.X=5060.625mil|Location1.Y=8673.134mil|Location2.Y=8684.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4055mil,7635mil) on Multi-Layer And Track (4005mil,7685mil)(4105mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5093.134mil|Location2.X=5104.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5093.134mil|Location2.X=5104.384mil|Location1.Y=8629.375mil|Location2.Y=8640.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4055mil,7635mil) on Multi-Layer And Track (4105mil,7585mil)(4105mil,7685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5110.616mil|Location2.X=5121.866mil|Location1.Y=1774.375mil|Location2.Y=1785.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5110.616mil|Location2.X=5121.866mil|Location1.Y=1774.375mil|Location2.Y=1785.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4160mil,780mil) on Multi-Layer And Track (4110mil,730mil)(4110mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5154.375mil|Location2.X=5165.625mil|Location1.Y=1730.616mil|Location2.Y=1741.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5154.375mil|Location2.X=5165.625mil|Location1.Y=1730.616mil|Location2.Y=1741.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4160mil,780mil) on Multi-Layer And Track (4110mil,730mil)(4210mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5154.375mil|Location2.X=5165.625mil|Location1.Y=1818.134mil|Location2.Y=1829.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5154.375mil|Location2.X=5165.625mil|Location1.Y=1818.134mil|Location2.Y=1829.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4160mil,780mil) on Multi-Layer And Track (4110mil,830mil)(4210mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5198.134mil|Location2.X=5209.384mil|Location1.Y=1774.375mil|Location2.Y=1785.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5198.134mil|Location2.X=5209.384mil|Location1.Y=1774.375mil|Location2.Y=1785.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4160mil,780mil) on Multi-Layer And Track (4210mil,730mil)(4210mil,830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5450.616mil|Location2.X=5461.866mil|Location1.Y=8634.375mil|Location2.Y=8645.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5450.616mil|Location2.X=5461.866mil|Location1.Y=8634.375mil|Location2.Y=8645.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4500mil,7640mil) on Multi-Layer And Track (4450mil,7590mil)(4450mil,7690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5494.375mil|Location2.X=5505.625mil|Location1.Y=8590.616mil|Location2.Y=8601.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5494.375mil|Location2.X=5505.625mil|Location1.Y=8590.616mil|Location2.Y=8601.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4500mil,7640mil) on Multi-Layer And Track (4450mil,7590mil)(4550mil,7590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5494.375mil|Location2.X=5505.625mil|Location1.Y=8678.134mil|Location2.Y=8689.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5494.375mil|Location2.X=5505.625mil|Location1.Y=8678.134mil|Location2.Y=8689.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4500mil,7640mil) on Multi-Layer And Track (4450mil,7690mil)(4550mil,7690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5538.134mil|Location2.X=5549.384mil|Location1.Y=8634.375mil|Location2.Y=8645.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5538.134mil|Location2.X=5549.384mil|Location1.Y=8634.375mil|Location2.Y=8645.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4500mil,7640mil) on Multi-Layer And Track (4550mil,7590mil)(4550mil,7690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5555.616mil|Location2.X=5566.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5555.616mil|Location2.X=5566.866mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4605mil,785mil) on Multi-Layer And Track (4555mil,735mil)(4555mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5599.375mil|Location2.X=5610.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5599.375mil|Location2.X=5610.625mil|Location1.Y=1735.616mil|Location2.Y=1746.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4605mil,785mil) on Multi-Layer And Track (4555mil,735mil)(4655mil,735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5599.375mil|Location2.X=5610.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5599.375mil|Location2.X=5610.625mil|Location1.Y=1823.134mil|Location2.Y=1834.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4605mil,785mil) on Multi-Layer And Track (4555mil,835mil)(4655mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5643.134mil|Location2.X=5654.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=5643.134mil|Location2.X=5654.384mil|Location1.Y=1779.375mil|Location2.Y=1790.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(4605mil,785mil) on Multi-Layer And Track (4655mil,735mil)(4655mil,835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1675.616mil|Location2.X=1686.866mil|Location1.Y=5434.375mil|Location2.Y=5445.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1675.616mil|Location2.X=1686.866mil|Location1.Y=5434.375mil|Location2.Y=5445.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(725mil,4440mil) on Multi-Layer And Track (675mil,4390mil)(675mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1719.375mil|Location2.X=1730.625mil|Location1.Y=5390.616mil|Location2.Y=5401.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1719.375mil|Location2.X=1730.625mil|Location1.Y=5390.616mil|Location2.Y=5401.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(725mil,4440mil) on Multi-Layer And Track (675mil,4390mil)(775mil,4390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1719.375mil|Location2.X=1730.625mil|Location1.Y=5478.134mil|Location2.Y=5489.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1719.375mil|Location2.X=1730.625mil|Location1.Y=5478.134mil|Location2.Y=5489.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(725mil,4440mil) on Multi-Layer And Track (675mil,4490mil)(775mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1763.134mil|Location2.X=1774.384mil|Location1.Y=5434.375mil|Location2.Y=5445.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1763.134mil|Location2.X=1774.384mil|Location1.Y=5434.375mil|Location2.Y=5445.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(725mil,4440mil) on Multi-Layer And Track (775mil,4390mil)(775mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4989.375mil|Location2.Y=5000.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1680.616mil|Location2.X=1691.866mil|Location1.Y=4989.375mil|Location2.Y=5000.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(730mil,3995mil) on Multi-Layer And Track (680mil,3945mil)(680mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4945.616mil|Location2.Y=4956.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=4945.616mil|Location2.Y=4956.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(730mil,3995mil) on Multi-Layer And Track (680mil,3945mil)(780mil,3945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=5033.134mil|Location2.Y=5044.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1724.375mil|Location2.X=1735.625mil|Location1.Y=5033.134mil|Location2.Y=5044.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(730mil,3995mil) on Multi-Layer And Track (680mil,4045mil)(780mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4989.375mil|Location2.Y=5000.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1768.134mil|Location2.X=1779.384mil|Location1.Y=4989.375mil|Location2.Y=5000.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(730mil,3995mil) on Multi-Layer And Track (780mil,3945mil)(780mil,4045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5514.375mil|Location2.Y=5525.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8710.616mil|Location2.X=8721.866mil|Location1.Y=5514.375mil|Location2.Y=5525.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7760mil,4520mil) on Multi-Layer And Track (7710mil,4470mil)(7710mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5470.616mil|Location2.Y=5481.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5470.616mil|Location2.Y=5481.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7760mil,4520mil) on Multi-Layer And Track (7710mil,4470mil)(7810mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5558.134mil|Location2.Y=5569.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8754.375mil|Location2.X=8765.625mil|Location1.Y=5558.134mil|Location2.Y=5569.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7760mil,4520mil) on Multi-Layer And Track (7710mil,4570mil)(7810mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5514.375mil|Location2.Y=5525.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8798.134mil|Location2.X=8809.384mil|Location1.Y=5514.375mil|Location2.Y=5525.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7760mil,4520mil) on Multi-Layer And Track (7810mil,4470mil)(7810mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8715.616mil|Location2.X=8726.866mil|Location1.Y=5069.375mil|Location2.Y=5080.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8715.616mil|Location2.X=8726.866mil|Location1.Y=5069.375mil|Location2.Y=5080.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7765mil,4075mil) on Multi-Layer And Track (7715mil,4025mil)(7715mil,4125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=5025.616mil|Location2.Y=5036.866mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=5025.616mil|Location2.Y=5036.866mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7765mil,4075mil) on Multi-Layer And Track (7715mil,4025mil)(7815mil,4025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=5113.134mil|Location2.Y=5124.384mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8759.375mil|Location2.X=8770.625mil|Location1.Y=5113.134mil|Location2.Y=5124.384mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7765mil,4075mil) on Multi-Layer And Track (7715mil,4125mil)(7815mil,4125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8803.134mil|Location2.X=8814.384mil|Location1.Y=5069.375mil|Location2.Y=5080.625mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=8803.134mil|Location2.X=8814.384mil|Location1.Y=5069.375mil|Location2.Y=5080.625mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (7.482mil &lt; 10mil) Between Pad SIG4-VIA(7765mil,4075mil) on Multi-Layer And Track (7815mil,4025mil)(7815mil,4125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.482mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2503.544mil|Location2.X=2514.794mil|Location1.Y=7318.704mil|Location2.Y=7329.954mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2503.544mil|Location2.X=2514.794mil|Location1.Y=7318.704mil|Location2.Y=7329.954mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (3.339mil &lt; 10mil) Between Pad ZEN1-1(1490mil,6326mil) on LV And Text "*" (1529mil,6311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3060.206mil|Location2.X=3071.456mil|Location1.Y=2970.046mil|Location2.Y=2981.296mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3060.206mil|Location2.X=3071.456mil|Location1.Y=2970.046mil|Location2.Y=2981.296mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (3.339mil &lt; 10mil) Between Pad ZEN2-1(2085mil,1974mil) on LV And Text "*" (2046mil,1989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7088.544mil|Location2.X=7099.794mil|Location1.Y=7343.704mil|Location2.Y=7354.954mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7088.544mil|Location2.X=7099.794mil|Location1.Y=7343.704mil|Location2.Y=7354.954mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (3.339mil &lt; 10mil) Between Pad ZEN3-1(6075mil,6351mil) on LV And Text "*" (6114mil,6336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7810.206mil|Location2.X=7821.456mil|Location1.Y=3000.046mil|Location2.Y=3011.296mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7810.206mil|Location2.X=7821.456mil|Location1.Y=3000.046mil|Location2.Y=3011.296mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (3.339mil &lt; 10mil) Between Pad ZEN4-1(6835mil,2004mil) on LV And Text "*" (6796mil,2019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.339mil]</acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br><a name="IDLZCEYJKJFDYWZGJSZ0TODFELFRJSSOLXKUAQVPDXYDS1H5OCMML"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Silk to Silk (Clearance=10mil) (All),(All)</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2520.394mil|Location2.X=2531.644mil|Location1.Y=7322.792mil|Location2.Y=7334.042mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2520.394mil|Location2.X=2531.644mil|Location1.Y=7322.792mil|Location2.Y=7334.042mil|Absolute=True">Silk To Silk Clearance Constraint: (5.207mil &lt; 10mil) Between Text "*" (1529mil,6311mil) on Top Overlay And Track (1526.5mil,6334mil)(1526.5mil,6446mil) on Top Overlay Silk Text to Silk Clearance [5.207mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3043.355mil|Location2.X=3054.605mil|Location1.Y=2965.958mil|Location2.Y=2977.208mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3043.355mil|Location2.X=3054.605mil|Location1.Y=2965.958mil|Location2.Y=2977.208mil|Absolute=True">Silk To Silk Clearance Constraint: (5.207mil &lt; 10mil) Between Text "*" (2046mil,1989mil) on Top Overlay And Track (2048.5mil,1854mil)(2048.5mil,1966mil) on Top Overlay Silk Text to Silk Clearance [5.207mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7105.395mil|Location2.X=7116.645mil|Location1.Y=7347.792mil|Location2.Y=7359.042mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7105.395mil|Location2.X=7116.645mil|Location1.Y=7347.792mil|Location2.Y=7359.042mil|Absolute=True">Silk To Silk Clearance Constraint: (5.207mil &lt; 10mil) Between Text "*" (6114mil,6336mil) on Top Overlay And Track (6111.5mil,6359mil)(6111.5mil,6471mil) on Top Overlay Silk Text to Silk Clearance [5.207mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7793.355mil|Location2.X=7804.605mil|Location1.Y=2995.958mil|Location2.Y=3007.208mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7793.355mil|Location2.X=7804.605mil|Location1.Y=2995.958mil|Location2.Y=3007.208mil|Absolute=True">Silk To Silk Clearance Constraint: (5.207mil &lt; 10mil) Between Text "*" (6796mil,2019mil) on Top Overlay And Track (6798.5mil,1884mil)(6798.5mil,1996mil) on Top Overlay Silk Text to Silk Clearance [5.207mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7256.873mil|Location2.X=7264.539mil|Location1.Y=3356.364mil|Location2.Y=3364.03mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=7256.873mil|Location2.X=7264.539mil|Location1.Y=3356.364mil|Location2.Y=3364.03mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 10mil) Between Text "GATE4" (6223.929mil,2307.003mil) on Top Overlay And Track (6137.874mil,2360.197mil)(6922.126mil,2360.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2428.055mil|Location2.X=2439.305mil|Location1.Y=7572.256mil|Location2.Y=7583.506mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2428.055mil|Location2.X=2439.305mil|Location1.Y=7572.256mil|Location2.Y=7583.506mil|Absolute=True">Silk To Silk Clearance Constraint: (8.331mil &lt; 10mil) Between Text "ZEN1" (1424.99mil,6375.032mil) on Top Overlay And Track (1440mil,6580mil)(1440mil,6680mil) on Top Overlay Silk Text to Silk Clearance [8.331mil]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2428.055mil|Location2.X=2439.305mil|Location1.Y=7572.256mil|Location2.Y=7583.506mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCBv2.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2428.055mil|Location2.X=2439.305mil|Location1.Y=7572.256mil|Location2.Y=7583.506mil|Absolute=True">Silk To Silk Clearance Constraint: (8.331mil &lt; 10mil) Between Text "ZEN1" (1424.99mil,6375.032mil) on Top Overlay And Track (1440mil,6580mil)(1540mil,6580mil) on Top Overlay Silk Text to Silk Clearance [8.331mil]</acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br></body>
</html>
