// Seed: 3912180486
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4
);
  parameter id_6 = -1;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_3,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4
  );
  assign modCall_1.id_1 = 0;
  wire id_7;
  initial $unsigned(12);
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3
    , id_28,
    input wand id_4,
    input wand id_5,
    output uwire id_6
    , id_29,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12,
    output wire id_13,
    output tri0 id_14,
    input supply1 id_15,
    output wand id_16,
    input uwire id_17,
    input uwire id_18,
    input supply1 id_19,
    input tri id_20,
    input wire id_21,
    input uwire id_22,
    output tri0 id_23,
    input supply1 id_24,
    input wire id_25,
    output wire id_26
);
  logic id_30;
  assign id_28 = id_24;
endmodule
