21:11:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
21:11:55 INFO  : Registering command handlers for Vitis TCF services
21:11:56 INFO  : Platform repository initialization has completed.
21:11:58 INFO  : XSCT server has started successfully.
21:11:58 INFO  : plnx-install-location is set to ''
21:12:02 INFO  : Successfully done setting XSCT server connection channel  
21:12:02 INFO  : Successfully done query RDI_DATADIR 
21:12:02 INFO  : Successfully done setting workspace for the tool. 
21:15:34 INFO  : Result from executing command 'getProjects': caerus_v4
21:15:34 INFO  : Result from executing command 'getPlatforms': 
21:15:59 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:16:01 INFO  : Successfully done sdx_reload_mss "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:25:37 INFO  : Result from executing command 'getProjects': caerus_v4
21:25:37 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
21:25:59 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:27:03 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:28:08 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:28:30 INFO  : Inferring section assignments and sizes from elf file: /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
21:29:06 INFO  : Successfully generated /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/src/lscript.ld.
21:29:06 INFO  : Applying linker script to all configurations of project Caerus_Mem_Test.
21:29:06 INFO  : Setting rebuild state to true for all configurations of project Caerus_Mem_Test.
21:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:31:05 INFO  : 'jtag frequency' command is executed.
21:31:05 INFO  : Context for 'APU' is selected.
21:31:05 INFO  : System reset is completed.
21:31:08 INFO  : 'after 3000' command is executed.
21:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:31:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:31:11 INFO  : Context for 'APU' is selected.
21:31:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:31:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:11 INFO  : Context for 'APU' is selected.
21:31:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:31:11 INFO  : 'ps7_init' command is executed.
21:31:11 INFO  : 'ps7_post_config' command is executed.
21:31:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:11 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:12 INFO  : 'con' command is executed.
21:31:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:31:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:33:13 INFO  : Disconnected from the channel tcfchan#4.
21:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:33:14 INFO  : 'jtag frequency' command is executed.
21:33:14 INFO  : Context for 'APU' is selected.
21:33:14 INFO  : System reset is completed.
21:33:17 INFO  : 'after 3000' command is executed.
21:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:33:19 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:33:19 INFO  : Context for 'APU' is selected.
21:33:19 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:19 INFO  : Context for 'APU' is selected.
21:33:19 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:33:19 INFO  : 'ps7_init' command is executed.
21:33:19 INFO  : 'ps7_post_config' command is executed.
21:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:20 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:20 INFO  : 'con' command is executed.
21:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:20 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:33:37 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:34:22 INFO  : Disconnected from the channel tcfchan#5.
21:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:34:22 INFO  : 'jtag frequency' command is executed.
21:34:22 INFO  : Context for 'APU' is selected.
21:34:22 INFO  : System reset is completed.
21:34:25 INFO  : 'after 3000' command is executed.
21:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:34:27 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:34:27 INFO  : Context for 'APU' is selected.
21:34:27 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:27 INFO  : Context for 'APU' is selected.
21:34:27 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:34:28 INFO  : 'ps7_init' command is executed.
21:34:28 INFO  : 'ps7_post_config' command is executed.
21:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:28 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:28 INFO  : 'con' command is executed.
21:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:28 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:35:37 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:35:43 INFO  : Disconnected from the channel tcfchan#7.
21:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:35:43 INFO  : 'jtag frequency' command is executed.
21:35:43 INFO  : Context for 'APU' is selected.
21:35:43 INFO  : System reset is completed.
21:35:46 INFO  : 'after 3000' command is executed.
21:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:35:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:35:48 INFO  : Context for 'APU' is selected.
21:35:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:48 INFO  : Context for 'APU' is selected.
21:35:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:35:49 INFO  : 'ps7_init' command is executed.
21:35:49 INFO  : 'ps7_post_config' command is executed.
21:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:49 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:49 INFO  : 'con' command is executed.
21:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:48:38 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:48:53 INFO  : Disconnected from the channel tcfchan#8.
21:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:48:53 INFO  : 'jtag frequency' command is executed.
21:48:53 INFO  : Context for 'APU' is selected.
21:48:53 INFO  : System reset is completed.
21:48:56 INFO  : 'after 3000' command is executed.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:48:59 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:48:59 INFO  : 'ps7_init' command is executed.
21:48:59 INFO  : 'ps7_post_config' command is executed.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : 'con' command is executed.
21:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:00 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:50:14 INFO  : Result from executing command 'getProjects': caerus_v4
21:50:14 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
21:50:17 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:50:34 INFO  : Disconnected from the channel tcfchan#10.
21:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:50:34 INFO  : 'jtag frequency' command is executed.
21:50:35 INFO  : Context for 'APU' is selected.
21:50:35 INFO  : System reset is completed.
21:50:38 INFO  : 'after 3000' command is executed.
21:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:50:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:50:41 INFO  : 'ps7_init' command is executed.
21:50:41 INFO  : 'ps7_post_config' command is executed.
21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:41 INFO  : 'con' command is executed.
21:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:52:05 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:52:19 INFO  : Disconnected from the channel tcfchan#14.
21:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:52:19 INFO  : 'jtag frequency' command is executed.
21:52:19 INFO  : Context for 'APU' is selected.
21:52:19 INFO  : System reset is completed.
21:52:22 INFO  : 'after 3000' command is executed.
21:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:52:25 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:52:25 INFO  : Context for 'APU' is selected.
21:52:25 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:25 INFO  : Context for 'APU' is selected.
21:52:25 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:52:25 INFO  : 'ps7_init' command is executed.
21:52:25 INFO  : 'ps7_post_config' command is executed.
21:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:25 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:25 INFO  : 'con' command is executed.
21:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:25 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:54:03 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:54:38 INFO  : Disconnected from the channel tcfchan#16.
21:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:54:38 INFO  : 'jtag frequency' command is executed.
21:54:38 INFO  : Context for 'APU' is selected.
21:54:38 INFO  : System reset is completed.
21:54:41 INFO  : 'after 3000' command is executed.
21:54:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:54:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:54:44 INFO  : 'ps7_init' command is executed.
21:54:44 INFO  : 'ps7_post_config' command is executed.
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : 'con' command is executed.
21:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:56:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:56:26 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:56:38 INFO  : Disconnected from the channel tcfchan#17.
21:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:56:38 INFO  : 'jtag frequency' command is executed.
21:56:38 INFO  : Context for 'APU' is selected.
21:56:38 INFO  : System reset is completed.
21:56:41 INFO  : 'after 3000' command is executed.
21:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:56:43 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:56:43 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:44 INFO  : Context for 'APU' is selected.
21:56:44 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:56:44 INFO  : 'ps7_init' command is executed.
21:56:44 INFO  : 'ps7_post_config' command is executed.
21:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:44 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:44 INFO  : 'con' command is executed.
21:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:44 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
21:57:47 INFO  : Disconnected from the channel tcfchan#19.
21:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:57:47 INFO  : 'jtag frequency' command is executed.
21:57:47 INFO  : Context for 'APU' is selected.
21:57:47 INFO  : System reset is completed.
21:57:50 INFO  : 'after 3000' command is executed.
21:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:57:52 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

21:57:52 ERROR : 'fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' is cancelled.
21:57:55 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
21:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
21:58:06 INFO  : 'jtag frequency' command is executed.
21:58:06 INFO  : Context for 'APU' is selected.
21:58:06 INFO  : System reset is completed.
21:58:09 INFO  : 'after 3000' command is executed.
21:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
21:58:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
21:58:12 INFO  : Context for 'APU' is selected.
21:58:12 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
21:58:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:12 INFO  : Context for 'APU' is selected.
21:58:12 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
21:58:12 INFO  : 'ps7_init' command is executed.
21:58:12 INFO  : 'ps7_post_config' command is executed.
21:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:12 INFO  : 'con' command is executed.
21:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:02:00 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:02:44 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:02:55 INFO  : Disconnected from the channel tcfchan#20.
22:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:02:55 INFO  : 'jtag frequency' command is executed.
22:02:55 INFO  : Context for 'APU' is selected.
22:02:55 INFO  : System reset is completed.
22:02:58 INFO  : 'after 3000' command is executed.
22:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:03:00 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:03:01 INFO  : 'ps7_init' command is executed.
22:03:01 INFO  : 'ps7_post_config' command is executed.
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:01 INFO  : 'con' command is executed.
22:03:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:01 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:03:55 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:04:05 INFO  : Disconnected from the channel tcfchan#24.
22:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:04:05 INFO  : 'jtag frequency' command is executed.
22:04:05 INFO  : Context for 'APU' is selected.
22:04:06 INFO  : System reset is completed.
22:04:09 INFO  : 'after 3000' command is executed.
22:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:04:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:04:11 INFO  : Context for 'APU' is selected.
22:04:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:04:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:11 INFO  : Context for 'APU' is selected.
22:04:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:04:11 INFO  : 'ps7_init' command is executed.
22:04:11 INFO  : 'ps7_post_config' command is executed.
22:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:12 INFO  : 'con' command is executed.
22:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:12:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:12:43 INFO  : Disconnected from the channel tcfchan#26.
22:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:12:43 INFO  : 'jtag frequency' command is executed.
22:12:44 INFO  : Context for 'APU' is selected.
22:12:44 INFO  : System reset is completed.
22:12:47 INFO  : 'after 3000' command is executed.
22:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:12:49 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:12:49 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:49 INFO  : Context for 'APU' is selected.
22:12:49 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:12:49 INFO  : 'ps7_init' command is executed.
22:12:49 INFO  : 'ps7_post_config' command is executed.
22:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:50 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:50 INFO  : 'con' command is executed.
22:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:50 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:18:23 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:18:57 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
22:19:11 INFO  : Disconnected from the channel tcfchan#28.
22:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:19:11 INFO  : 'jtag frequency' command is executed.
22:19:11 INFO  : Context for 'APU' is selected.
22:19:11 INFO  : System reset is completed.
22:19:14 INFO  : 'after 3000' command is executed.
22:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:19:17 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:19:17 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:17 INFO  : Context for 'APU' is selected.
22:19:17 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:19:17 INFO  : 'ps7_init' command is executed.
22:19:17 INFO  : 'ps7_post_config' command is executed.
22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:17 INFO  : 'con' command is executed.
22:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:17 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:32:48 INFO  : Disconnected from the channel tcfchan#29.
22:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:32:48 INFO  : 'jtag frequency' command is executed.
22:32:48 INFO  : Context for 'APU' is selected.
22:32:48 INFO  : System reset is completed.
22:32:51 INFO  : 'after 3000' command is executed.
22:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:32:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:32:53 INFO  : Context for 'APU' is selected.
22:32:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:53 INFO  : Context for 'APU' is selected.
22:32:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:32:54 INFO  : 'ps7_init' command is executed.
22:32:54 INFO  : 'ps7_post_config' command is executed.
22:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:54 INFO  : 'con' command is executed.
22:32:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:50:31 INFO  : Disconnected from the channel tcfchan#30.
22:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:50:31 INFO  : 'jtag frequency' command is executed.
22:50:31 INFO  : Context for 'APU' is selected.
22:50:31 INFO  : System reset is completed.
22:50:34 INFO  : 'after 3000' command is executed.
22:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:50:36 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:50:36 INFO  : Context for 'APU' is selected.
22:50:36 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:36 INFO  : Context for 'APU' is selected.
22:50:36 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:50:37 INFO  : 'ps7_init' command is executed.
22:50:37 INFO  : 'ps7_post_config' command is executed.
22:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:37 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:37 INFO  : 'con' command is executed.
22:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:37 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
22:53:02 INFO  : Disconnected from the channel tcfchan#31.
22:53:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
22:53:02 INFO  : 'jtag frequency' command is executed.
22:53:02 INFO  : Context for 'APU' is selected.
22:53:03 INFO  : System reset is completed.
22:53:06 INFO  : 'after 3000' command is executed.
22:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
22:53:08 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
22:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:08 INFO  : Context for 'APU' is selected.
22:53:08 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
22:53:08 INFO  : 'ps7_init' command is executed.
22:53:08 INFO  : 'ps7_post_config' command is executed.
22:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:08 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:09 INFO  : 'con' command is executed.
22:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:09 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
23:48:45 INFO  : Result from executing command 'getProjects': caerus_v4
23:48:46 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
23:49:19 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
23:49:23 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:49:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
23:49:23 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
23:49:23 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
23:49:33 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
23:50:05 INFO  : Disconnected from the channel tcfchan#32.
23:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
23:50:05 INFO  : 'jtag frequency' command is executed.
23:50:05 INFO  : Context for 'APU' is selected.
23:50:05 INFO  : System reset is completed.
23:50:08 INFO  : 'after 3000' command is executed.
23:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
23:50:11 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
23:50:11 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
23:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:11 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
23:50:11 INFO  : 'ps7_init' command is executed.
23:50:11 INFO  : 'ps7_post_config' command is executed.
23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:12 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:12 INFO  : 'con' command is executed.
23:50:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:12 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
23:52:24 INFO  : Disconnected from the channel tcfchan#35.
00:57:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
00:57:39 INFO  : XSCT server has started successfully.
00:57:39 INFO  : Successfully done setting XSCT server connection channel  
00:57:39 INFO  : plnx-install-location is set to ''
00:57:39 INFO  : Successfully done setting workspace for the tool. 
00:57:58 INFO  : Platform repository initialization has completed.
00:57:58 INFO  : Registering command handlers for Vitis TCF services
00:58:04 INFO  : Successfully done query RDI_DATADIR 
01:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:02:29 INFO  : 'jtag frequency' command is executed.
01:02:29 INFO  : Context for 'APU' is selected.
01:02:29 INFO  : System reset is completed.
01:02:32 INFO  : 'after 3000' command is executed.
01:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:02:34 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:02:34 INFO  : Context for 'APU' is selected.
01:02:35 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:35 INFO  : Context for 'APU' is selected.
01:02:35 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:02:35 INFO  : 'ps7_init' command is executed.
01:02:35 INFO  : 'ps7_post_config' command is executed.
01:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:35 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:35 INFO  : 'con' command is executed.
01:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:02:35 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:09:12 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:09:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa is already opened

01:09:34 INFO  : Disconnected from the channel tcfchan#1.
01:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:09:35 INFO  : 'jtag frequency' command is executed.
01:09:35 INFO  : Context for 'APU' is selected.
01:09:35 INFO  : System reset is completed.
01:09:38 INFO  : 'after 3000' command is executed.
01:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:09:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:09:40 INFO  : Context for 'APU' is selected.
01:09:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:09:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:42 INFO  : Context for 'APU' is selected.
01:09:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:09:42 INFO  : 'ps7_init' command is executed.
01:09:42 INFO  : 'ps7_post_config' command is executed.
01:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:43 INFO  : 'con' command is executed.
01:09:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:43 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:12:30 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:12:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa is already opened

01:12:45 INFO  : Disconnected from the channel tcfchan#3.
01:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:12:45 INFO  : 'jtag frequency' command is executed.
01:12:45 INFO  : Context for 'APU' is selected.
01:12:45 INFO  : System reset is completed.
01:12:48 INFO  : 'after 3000' command is executed.
01:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:12:50 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:12:50 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:12:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:52 INFO  : Context for 'APU' is selected.
01:12:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:12:53 INFO  : 'ps7_init' command is executed.
01:12:53 INFO  : 'ps7_post_config' command is executed.
01:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:53 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:53 INFO  : 'con' command is executed.
01:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:53 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:13:39 INFO  : Disconnected from the channel tcfchan#5.
01:49:25 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
01:49:28 INFO  : XSCT server has started successfully.
01:49:28 INFO  : plnx-install-location is set to ''
01:49:28 INFO  : Successfully done setting XSCT server connection channel  
01:49:28 INFO  : Successfully done setting workspace for the tool. 
01:49:29 INFO  : Platform repository initialization has completed.
01:49:29 INFO  : Successfully done query RDI_DATADIR 
01:49:30 INFO  : Registering command handlers for Vitis TCF services
01:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:50:18 INFO  : 'jtag frequency' command is executed.
01:50:18 INFO  : Context for 'APU' is selected.
01:50:18 INFO  : System reset is completed.
01:50:21 INFO  : 'after 3000' command is executed.
01:50:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:50:23 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:50:24 INFO  : Context for 'APU' is selected.
01:50:24 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:50:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:24 INFO  : Context for 'APU' is selected.
01:50:24 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:50:24 INFO  : 'ps7_init' command is executed.
01:50:24 INFO  : 'ps7_post_config' command is executed.
01:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:24 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:24 INFO  : 'con' command is executed.
01:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:24 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:55:03 INFO  : Hardware specification for platform project 'caerus_v4' is updated.
01:55:17 INFO  : Result from executing command 'getProjects': caerus_v4
01:55:17 INFO  : Result from executing command 'getPlatforms': caerus_v4|/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/caerus_v4.xpfm
01:55:20 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:55:24 INFO  : The hardware specfication used by project 'Caerus_Mem_Test' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:55:24 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit' stored in project is removed.
01:55:24 INFO  : The updated bitstream files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream' in project 'Caerus_Mem_Test'.
01:55:24 INFO  : The file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' stored in project is removed.
01:55:31 INFO  : The updated ps init files are copied from platform to folder '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit' in project 'Caerus_Mem_Test'.
01:55:46 INFO  : Disconnected from the channel tcfchan#1.
01:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:55:46 INFO  : 'jtag frequency' command is executed.
01:55:46 INFO  : Context for 'APU' is selected.
01:55:46 INFO  : System reset is completed.
01:55:49 INFO  : 'after 3000' command is executed.
01:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:55:52 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:55:52 INFO  : Context for 'APU' is selected.
01:55:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:52 INFO  : Context for 'APU' is selected.
01:55:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:55:52 INFO  : 'ps7_init' command is executed.
01:55:52 INFO  : 'ps7_post_config' command is executed.
01:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:52 INFO  : 'con' command is executed.
01:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:55:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
01:56:59 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
01:57:46 INFO  : Disconnected from the channel tcfchan#4.
01:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
01:57:46 INFO  : 'jtag frequency' command is executed.
01:57:46 INFO  : Context for 'APU' is selected.
01:57:46 INFO  : System reset is completed.
01:57:49 INFO  : 'after 3000' command is executed.
01:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
01:57:51 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
01:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
01:57:52 INFO  : 'ps7_init' command is executed.
01:57:52 INFO  : 'ps7_post_config' command is executed.
01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : 'con' command is executed.
01:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:57:52 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:10:36 INFO  : Disconnected from the channel tcfchan#6.
02:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:10:36 INFO  : 'jtag frequency' command is executed.
02:10:36 INFO  : Context for 'APU' is selected.
02:10:36 INFO  : System reset is completed.
02:10:39 INFO  : 'after 3000' command is executed.
02:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:10:42 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:10:42 INFO  : Context for 'APU' is selected.
02:10:42 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:42 INFO  : Context for 'APU' is selected.
02:10:42 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:10:42 INFO  : 'ps7_init' command is executed.
02:10:42 INFO  : 'ps7_post_config' command is executed.
02:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:42 INFO  : 'con' command is executed.
02:10:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:10:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:11:56 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:12:23 INFO  : Disconnected from the channel tcfchan#7.
02:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:12:24 INFO  : 'jtag frequency' command is executed.
02:12:24 INFO  : Context for 'APU' is selected.
02:12:24 INFO  : System reset is completed.
02:12:27 INFO  : 'after 3000' command is executed.
02:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:12:29 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:12:29 INFO  : Context for 'APU' is selected.
02:12:29 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:12:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:29 INFO  : Context for 'APU' is selected.
02:12:29 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:12:29 INFO  : 'ps7_init' command is executed.
02:12:29 INFO  : 'ps7_post_config' command is executed.
02:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:30 INFO  : 'con' command is executed.
02:12:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:12:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:13:12 INFO  : Disconnected from the channel tcfchan#9.
02:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:13:13 INFO  : 'jtag frequency' command is executed.
02:13:13 INFO  : Context for 'APU' is selected.
02:13:13 INFO  : System reset is completed.
02:13:16 INFO  : 'after 3000' command is executed.
02:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:13:18 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:13:18 INFO  : Context for 'APU' is selected.
02:13:18 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:18 INFO  : Context for 'APU' is selected.
02:13:18 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:13:18 INFO  : 'ps7_init' command is executed.
02:13:18 INFO  : 'ps7_post_config' command is executed.
02:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:19 INFO  : 'con' command is executed.
02:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:19 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:13:35 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:13:47 INFO  : Disconnected from the channel tcfchan#10.
02:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:13:48 INFO  : 'jtag frequency' command is executed.
02:13:48 INFO  : Context for 'APU' is selected.
02:13:48 INFO  : System reset is completed.
02:13:51 INFO  : 'after 3000' command is executed.
02:13:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:13:53 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:13:53 INFO  : Context for 'APU' is selected.
02:13:53 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:53 INFO  : Context for 'APU' is selected.
02:13:53 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:13:53 INFO  : 'ps7_init' command is executed.
02:13:53 INFO  : 'ps7_post_config' command is executed.
02:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:54 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:54 INFO  : 'con' command is executed.
02:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:13:54 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:15:57 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:19:51 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:20:34 INFO  : Disconnected from the channel tcfchan#12.
02:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:20:34 INFO  : 'jtag frequency' command is executed.
02:20:34 INFO  : Context for 'APU' is selected.
02:20:34 INFO  : System reset is completed.
02:20:37 INFO  : 'after 3000' command is executed.
02:20:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:20:39 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:20:39 INFO  : Context for 'APU' is selected.
02:20:39 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:39 INFO  : Context for 'APU' is selected.
02:20:39 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:20:40 INFO  : 'ps7_init' command is executed.
02:20:40 INFO  : 'ps7_post_config' command is executed.
02:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:40 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:40 INFO  : 'con' command is executed.
02:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:40 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:23:29 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:23:42 INFO  : Disconnected from the channel tcfchan#15.
02:23:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:23:42 INFO  : 'jtag frequency' command is executed.
02:23:42 INFO  : Context for 'APU' is selected.
02:23:42 INFO  : System reset is completed.
02:23:45 INFO  : 'after 3000' command is executed.
02:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:23:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:47 INFO  : Context for 'APU' is selected.
02:23:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:23:48 INFO  : 'ps7_init' command is executed.
02:23:48 INFO  : 'ps7_post_config' command is executed.
02:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:48 INFO  : 'con' command is executed.
02:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:23:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:35:13 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:36:31 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:36:42 INFO  : Disconnected from the channel tcfchan#17.
02:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:36:42 INFO  : 'jtag frequency' command is executed.
02:36:43 INFO  : Context for 'APU' is selected.
02:36:43 INFO  : System reset is completed.
02:36:46 INFO  : 'after 3000' command is executed.
02:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:36:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:36:48 INFO  : Context for 'APU' is selected.
02:36:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:48 INFO  : Context for 'APU' is selected.
02:36:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:36:48 INFO  : 'ps7_init' command is executed.
02:36:48 INFO  : 'ps7_post_config' command is executed.
02:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:49 INFO  : 'con' command is executed.
02:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:36:49 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:45:33 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:45:42 INFO  : Disconnected from the channel tcfchan#20.
02:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:45:42 INFO  : 'jtag frequency' command is executed.
02:45:42 INFO  : Context for 'APU' is selected.
02:45:42 INFO  : System reset is completed.
02:45:45 INFO  : 'after 3000' command is executed.
02:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:45:47 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:45:47 INFO  : Context for 'APU' is selected.
02:45:47 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:47 INFO  : Context for 'APU' is selected.
02:45:47 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:45:48 INFO  : 'ps7_init' command is executed.
02:45:48 INFO  : 'ps7_post_config' command is executed.
02:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:48 INFO  : 'con' command is executed.
02:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:45:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:50:30 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:50:34 INFO  : Disconnected from the channel tcfchan#22.
02:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:50:35 INFO  : 'jtag frequency' command is executed.
02:50:35 INFO  : Context for 'APU' is selected.
02:50:35 INFO  : System reset is completed.
02:50:38 INFO  : 'after 3000' command is executed.
02:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:50:40 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:50:40 INFO  : Context for 'APU' is selected.
02:50:40 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:40 INFO  : Context for 'APU' is selected.
02:50:40 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:50:40 INFO  : 'ps7_init' command is executed.
02:50:41 INFO  : 'ps7_post_config' command is executed.
02:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:41 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:41 INFO  : 'con' command is executed.
02:50:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:50:41 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:51:39 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:51:53 INFO  : Disconnected from the channel tcfchan#23.
02:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:51:53 INFO  : 'jtag frequency' command is executed.
02:51:53 INFO  : Context for 'APU' is selected.
02:51:53 INFO  : System reset is completed.
02:51:56 INFO  : 'after 3000' command is executed.
02:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:51:58 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:51:58 INFO  : Context for 'APU' is selected.
02:51:58 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:58 INFO  : Context for 'APU' is selected.
02:51:58 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:51:59 INFO  : 'ps7_init' command is executed.
02:51:59 INFO  : 'ps7_post_config' command is executed.
02:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:59 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:59 INFO  : 'con' command is executed.
02:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:51:59 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:52:29 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:52:42 INFO  : Disconnected from the channel tcfchan#25.
02:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:52:42 INFO  : 'jtag frequency' command is executed.
02:52:42 INFO  : Context for 'APU' is selected.
02:52:42 INFO  : System reset is completed.
02:52:45 INFO  : 'after 3000' command is executed.
02:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:52:48 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:52:48 INFO  : Context for 'APU' is selected.
02:52:48 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:48 INFO  : Context for 'APU' is selected.
02:52:48 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:52:48 INFO  : 'ps7_init' command is executed.
02:52:48 INFO  : 'ps7_post_config' command is executed.
02:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:48 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:48 INFO  : 'con' command is executed.
02:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:52:48 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:55:24 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:55:36 INFO  : Disconnected from the channel tcfchan#27.
02:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:55:36 INFO  : 'jtag frequency' command is executed.
02:55:36 INFO  : Context for 'APU' is selected.
02:55:36 INFO  : System reset is completed.
02:55:39 INFO  : 'after 3000' command is executed.
02:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:55:41 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:55:41 INFO  : Context for 'APU' is selected.
02:55:41 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:55:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:55:41 INFO  : Context for 'APU' is selected.
02:55:41 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:55:42 INFO  : 'ps7_init' command is executed.
02:55:42 INFO  : 'ps7_post_config' command is executed.
02:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:42 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:55:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:55:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:55:42 INFO  : 'con' command is executed.
02:55:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:55:42 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
02:56:14 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
02:56:24 INFO  : Disconnected from the channel tcfchan#29.
02:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
02:56:24 INFO  : 'jtag frequency' command is executed.
02:56:24 INFO  : Context for 'APU' is selected.
02:56:24 INFO  : System reset is completed.
02:56:27 INFO  : 'after 3000' command is executed.
02:56:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
02:56:30 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
02:56:30 INFO  : Context for 'APU' is selected.
02:56:30 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
02:56:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:30 INFO  : Context for 'APU' is selected.
02:56:30 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
02:56:30 INFO  : 'ps7_init' command is executed.
02:56:30 INFO  : 'ps7_post_config' command is executed.
02:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:30 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:30 INFO  : 'con' command is executed.
02:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:56:30 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
03:06:38 INFO  : Checking for BSP changes to sync application flags for project 'Caerus_Mem_Test'...
03:06:56 INFO  : Disconnected from the channel tcfchan#31.
03:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A82692A' is selected.
03:06:56 INFO  : 'jtag frequency' command is executed.
03:06:56 INFO  : Context for 'APU' is selected.
03:06:56 INFO  : System reset is completed.
03:06:59 INFO  : 'after 3000' command is executed.
03:06:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}' command is executed.
03:07:02 INFO  : FPGA configured successfully with bitstream "/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit"
03:07:02 INFO  : Context for 'APU' is selected.
03:07:02 INFO  : Hardware design and registers information is loaded from '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa'.
03:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:07:02 INFO  : Context for 'APU' is selected.
03:07:02 INFO  : Sourcing of '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl' is done.
03:07:02 INFO  : 'ps7_init' command is executed.
03:07:02 INFO  : 'ps7_post_config' command is executed.
03:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:02 INFO  : The application '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A82692A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A82692A-23727093-0"}
fpga -file /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/bitstream/caerus_v4.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/caerus_v4/export/caerus_v4/hw/caerus_v4.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/Caerus_Mem_Test/Debug/Caerus_Mem_Test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:02 INFO  : 'con' command is executed.
03:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:07:02 INFO  : Launch script is exported to file '/home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_caerus_mem_test_system_standalone.tcl'
03:07:53 ERROR : (XSDB Server)Terminated

12:01:52 INFO  : Launching XSCT server: xsct -n  -interactive /home/mulholbn/Documents/Thesis/Kairos/ccs/Vitis/workspace/temp_xsdb_launch_script.tcl
12:01:55 INFO  : XSCT server has started successfully.
12:01:55 INFO  : plnx-install-location is set to ''
12:01:55 INFO  : Successfully done setting XSCT server connection channel  
12:01:55 INFO  : Successfully done setting workspace for the tool. 
12:02:01 INFO  : Platform repository initialization has completed.
12:02:02 INFO  : Registering command handlers for Vitis TCF services
12:02:09 INFO  : Successfully done query RDI_DATADIR 
