$date
	Sun Oct 23 06:31:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#155551
b10001 !
1"
#155554
b10001 &
b10001 %
1$
#155555
0"
#155558
b110100 &
b110100 %
#155562
b11010 &
b11010 %
#155566
b1101 &
b1101 %
#155570
b101000 &
b101000 %
#155574
b10100 &
b10100 %
#155578
b1010 &
b1010 %
#155582
b101 &
b101 %
#155586
b10000 &
b10000 %
#155590
b1000 &
b1000 %
#155594
b100 &
b100 %
#155598
b10 &
b10 %
#155602
b1 &
b1 %
1#
#155606
b0 &
0#
b0 %
0$
#1179592
b101 !
1"
#1179594
b101 &
b101 %
1$
#1179595
0"
#1179598
b10000 &
b10000 %
#1179602
b1000 &
b1000 %
#1179606
b100 &
b100 %
#1179610
b10 &
b10 %
#1179614
b1 &
1#
b1 %
#1179618
b0 &
b0 %
0#
0$
#2140934
b10000 &
b10000 %
1$
b10000 !
1"
#2140935
0"
#2140938
b1000 &
b1000 %
#2140942
b100 &
b100 %
#2140946
b10 &
b10 %
#2140950
b1 &
1#
b1 %
#2140954
b0 &
b0 %
0#
0$
#4500012
