VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 17.1 MiB, delta_rss +2.6 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 25.1 MiB, delta_rss +8.1 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.13 seconds (max_rss 42.4 MiB, delta_rss +17.3 MiB)
# Clean circuit
Absorbed 7 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 42.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8282
    .input :      32
    .output:      32
    6-LUT  :    8218
  Nets  : 8250
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
Warning 5: Net result~1 found in activity file, but it does not exist in the .blif file.
Warning 6: Net result~2 found in activity file, but it does not exist in the .blif file.
Warning 7: Net result~3 found in activity file, but it does not exist in the .blif file.
Warning 8: Net result~4 found in activity file, but it does not exist in the .blif file.
Warning 9: Net result~5 found in activity file, but it does not exist in the .blif file.
Warning 10: Net result~6 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 43.0 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45295
  Timing Graph Edges: 74058
  Timing Graph Levels: 134
# Build Timing Graph took 0.10 seconds (max_rss 51.0 MiB, delta_rss +8.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 51.0 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8282, total nets: 8250, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8282      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8282      7%                           43    10 x 10    
   993/8282     11%                           65    12 x 12    
  1324/8282     15%                           86    13 x 13    
  1655/8282     19%                          109    15 x 15    
  1986/8282     23%                          131    16 x 16    
  2317/8282     27%                          154    17 x 17    
  2648/8282     31%                          176    18 x 18    
  2979/8282     35%                          198    19 x 19    
  3310/8282     39%                          220    19 x 19    
  3641/8282     43%                          243    21 x 21    
  3972/8282     47%                          263    21 x 21    
  4303/8282     51%                          285    22 x 22    
  4634/8282     55%                          307    23 x 23    
  4965/8282     59%                          328    23 x 23    
  5296/8282     63%                          350    24 x 24    
  5627/8282     67%                          372    25 x 25    
  5958/8282     71%                          395    26 x 26    
  6289/8282     75%                          420    26 x 26    
  6620/8282     79%                          446    27 x 27    
  6951/8282     83%                          470    27 x 27    
  7282/8282     87%                          497    29 x 29    
  7613/8282     91%                          526    29 x 29    
  7944/8282     95%                          557    30 x 30    
  8275/8282     99%                          664    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5685
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5685
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0011459 sec
Full Max Req/Worst Slack updates 1 in 6.4e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0023415 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.98 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        623                                34.9872                      7.86517   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3318 out of 8250 nets, 4932 nets not absorbed.

Netlist conversion complete.

# Packing took 9.09 seconds (max_rss 113.6 MiB, delta_rss +62.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.01996 seconds).
Warning 11: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.07 seconds (max_rss 147.2 MiB, delta_rss +33.7 MiB)
Warning 12: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 623
   fle            : 5685
    lut5inter     : 2760
     ble5         : 5293
      flut5       : 5293
       lut5       : 5293
        lut       : 5293
    ble6          : 2925
     lut6         : 2925
      lut         : 2925

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		623	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 147.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.07 seconds (max_rss 178.9 MiB, delta_rss +31.7 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.19 seconds (max_rss 178.9 MiB, delta_rss +31.7 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.49 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 13: Found no more ample locations for SOURCE in io
Warning 14: Found no more ample locations for OPIN in io
Warning 15: Found no more ample locations for SOURCE in clb
Warning 16: Found no more ample locations for OPIN in clb
Warning 17: Found no more ample locations for SOURCE in mult_36
Warning 18: Found no more ample locations for OPIN in mult_36
Warning 19: Found no more ample locations for SOURCE in memory
Warning 20: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.04 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.53 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21829 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 177376

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 886.882 td_cost: 1.47983e-05
Initial placement estimated Critical Path Delay (CPD): 86.6313 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2104.07 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -86.6313 ns

Initial placement estimated setup slack histogram:
[ -8.7e-08: -7.8e-08) 25 ( 78.1%) |************************************************
[ -7.8e-08: -6.9e-08)  0 (  0.0%) |
[ -6.9e-08: -6.1e-08)  0 (  0.0%) |
[ -6.1e-08: -5.2e-08)  0 (  0.0%) |
[ -5.2e-08: -4.3e-08)  0 (  0.0%) |
[ -4.3e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -1.7e-08)  0 (  0.0%) |
[ -1.7e-08: -8.8e-09)  0 (  0.0%) |
[ -8.8e-09: -1.9e-10)  7 ( 21.9%) |*************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3030
Warning 21: Starting t: 255 of 687 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 2.9e-04   0.934     776.70 1.2801e-05  84.091  -2.04e+03  -84.091   0.512  0.0374   30.0     1.00      3030  0.200
   2    0.1 2.8e-04   0.960     693.38 1.1641e-05  79.111  -1.91e+03  -79.111   0.470  0.0251   30.0     1.00      6060  0.950
   3    0.1 2.7e-04   0.965     630.26 1.0955e-05  71.508  -1.73e+03  -71.508   0.434  0.0179   30.0     1.00      9090  0.950
   4    0.1 2.5e-04   0.975     592.13 1.0359e-05  68.064  -1.64e+03  -68.064   0.412  0.0110   29.8     1.05     12120  0.950
   5    0.1 2.4e-04   0.979     562.66 9.5429e-06  65.682  -1.59e+03  -65.682   0.404  0.0127   29.0     1.25     15150  0.950
   6    0.1 2.3e-04   0.982     537.20 9.0565e-06  63.583  -1.53e+03  -63.583   0.386  0.0099   27.9     1.50     18180  0.950
   7    0.1 2.2e-04   0.984     518.61 8.2151e-06  60.099  -1.45e+03  -60.099   0.361  0.0064   26.4     1.86     21210  0.950
   8    0.1 2.1e-04   0.988     503.82 7.6095e-06  58.291  -1.41e+03  -58.291   0.324  0.0058   24.3     2.37     24240  0.950
   9    0.1 1.9e-04   0.989     494.23 6.6159e-06  58.812  -1.42e+03  -58.812   0.317  0.0060   21.5     3.05     27270  0.950
  10    0.1 1.9e-04   0.991     483.39 6.0498e-06  57.961   -1.4e+03  -57.961   0.294  0.0044   18.9     3.69     30300  0.950
  11    0.1 1.8e-04   0.994     477.47 5.795e-06   55.563  -1.34e+03  -55.563   0.294  0.0038   16.1     4.35     33330  0.950
  12    0.1 1.7e-04   0.992     474.94 5.3807e-06  56.258  -1.35e+03  -56.258   0.288  0.0044   13.8     4.92     36360  0.950
  13    0.1 1.6e-04   1.000     473.29 5.1956e-06  56.972  -1.36e+03  -56.972   0.281  0.0025   11.7     5.42     39390  0.950
  14    0.1 1.5e-04   0.993     468.79 4.9904e-06  55.014  -1.32e+03  -55.014   0.261  0.0039    9.8     5.87     42420  0.950
  15    0.1 1.4e-04   0.995     467.58 4.7264e-06  54.835  -1.33e+03  -54.835   0.259  0.0045    8.1     6.30     45450  0.950
  16    0.1 1.4e-04   1.000     465.51 4.4797e-06  54.294  -1.32e+03  -54.294   0.256  0.0009    6.6     6.65     48480  0.950
  17    0.1 1.3e-04   0.991     463.16 4.1657e-06  57.116  -1.37e+03  -57.116   0.255  0.0051    5.4     6.94     51510  0.950
  18    0.1 1.2e-04   0.992     458.40 4.2235e-06  54.804  -1.31e+03  -54.804   0.381  0.0049    4.4     7.18     54540  0.950
  19    0.1 1.2e-04   0.994     449.66 4.0905e-06  53.259  -1.29e+03  -53.259   0.359  0.0031    4.1     7.24     57570  0.950
  20    0.1 1.1e-04   0.991     446.66 4.0626e-06  53.424   -1.3e+03  -53.424   0.360  0.0032    3.8     7.32     60600  0.950
  21    0.1 1.1e-04   0.995     444.24 4.1413e-06  52.335  -1.27e+03  -52.335   0.352  0.0026    3.5     7.40     63630  0.950
  22    0.1 1.0e-04   0.996     440.70 4.0883e-06  52.059  -1.26e+03  -52.059   0.332  0.0021    3.2     7.47     66660  0.950
  23    0.1 9.5e-05   0.997     438.95 4.2038e-06  51.166  -1.24e+03  -51.166   0.396  0.0015    2.8     7.55     69690  0.950
  24    0.1 9.0e-05   0.996     436.14 4.2026e-06  50.744  -1.23e+03  -50.744   0.393  0.0019    2.7     7.58     72720  0.950
  25    0.1 8.6e-05   0.996     433.40 3.9546e-06  51.213  -1.24e+03  -51.213   0.360  0.0020    2.6     7.62     75750  0.950
  26    0.1 8.2e-05   0.998     430.71 3.9627e-06  51.187  -1.24e+03  -51.187   0.336  0.0007    2.4     7.67     78780  0.950
  27    0.1 7.7e-05   0.997     430.09 4.017e-06   50.788  -1.23e+03  -50.788   0.356  0.0022    2.1     7.73     81810  0.950
  28    0.1 7.4e-05   0.998     429.18 3.9789e-06  51.144  -1.23e+03  -51.144   0.437  0.0013    2.0     7.77     84840  0.950
  29    0.1 7.0e-05   0.998     427.82 3.8114e-06  51.482  -1.24e+03  -51.482   0.431  0.0012    2.0     7.77     87870  0.950
  30    0.1 6.6e-05   0.998     426.60 3.9168e-06  50.917  -1.23e+03  -50.917   0.420  0.0016    1.9     7.77     90900  0.950
  31    0.1 6.3e-05   0.997     425.46 3.8139e-06  50.935  -1.23e+03  -50.935   0.404  0.0009    1.9     7.78     93930  0.950
  32    0.1 6.0e-05   0.997     424.69 3.7359e-06  50.913  -1.23e+03  -50.913   0.383  0.0012    1.8     7.80     96960  0.950
  33    0.1 5.7e-05   0.998     422.92 3.8483e-06  50.416  -1.22e+03  -50.416   0.355  0.0013    1.7     7.83     99990  0.950
  34    0.1 5.4e-05   0.999     421.93 3.9378e-06  49.904  -1.21e+03  -49.904   0.340  0.0006    1.6     7.86    103020  0.950
  35    0.1 5.1e-05   0.998     420.73 3.8221e-06  50.076  -1.21e+03  -50.076   0.337  0.0012    1.4     7.90    106050  0.950
  36    0.1 4.9e-05   0.998     420.10 3.8078e-06  50.044  -1.21e+03  -50.044   0.308  0.0007    1.3     7.93    109080  0.950
  37    0.1 4.6e-05   0.999     420.00 3.7309e-06  50.187  -1.21e+03  -50.187   0.316  0.0008    1.1     7.97    112110  0.950
  38    0.2 4.4e-05   0.997     418.47 3.7395e-06  50.133  -1.21e+03  -50.133   0.290  0.0014    1.0     8.00    115140  0.950
  39    0.1 4.2e-05   0.998     417.18 3.7568e-06  49.719   -1.2e+03  -49.719   0.264  0.0008    1.0     8.00    118170  0.950
  40    0.1 4.0e-05   0.999     416.75 3.7323e-06  49.845  -1.21e+03  -49.845   0.263  0.0006    1.0     8.00    121200  0.950
  41    0.1 3.8e-05   1.000     416.45 3.7176e-06  49.810   -1.2e+03  -49.810   0.245  0.0003    1.0     8.00    124230  0.950
  42    0.1 3.6e-05   1.000     416.78 3.7393e-06  49.611   -1.2e+03  -49.611   0.233  0.0003    1.0     8.00    127260  0.950
  43    0.1 3.4e-05   0.999     416.01 3.8854e-06  49.047  -1.18e+03  -49.047   0.231  0.0006    1.0     8.00    130290  0.950
  44    0.1 3.2e-05   0.999     415.33 3.8366e-06  49.289  -1.19e+03  -49.289   0.205  0.0006    1.0     8.00    133320  0.950
  45    0.1 3.1e-05   1.000     414.91 3.7758e-06  49.378  -1.19e+03  -49.378   0.199  0.0002    1.0     8.00    136350  0.950
  46    0.1 2.9e-05   0.999     414.64 3.7483e-06  49.707   -1.2e+03  -49.707   0.189  0.0006    1.0     8.00    139380  0.950
  47    0.1 2.8e-05   0.999     413.67 3.7932e-06  49.060  -1.19e+03  -49.060   0.180  0.0006    1.0     8.00    142410  0.950
  48    0.1 2.6e-05   1.000     413.87 3.8163e-06  49.107  -1.18e+03  -49.107   0.170  0.0004    1.0     8.00    145440  0.950
  49    0.1 2.5e-05   1.000     413.05 3.7513e-06  49.071  -1.19e+03  -49.071   0.164  0.0003    1.0     8.00    148470  0.950
  50    0.1 2.4e-05   1.000     412.72 3.7331e-06  49.289  -1.19e+03  -49.289   0.156  0.0003    1.0     8.00    151500  0.950
  51    0.1 2.3e-05   0.999     412.87 3.7395e-06  49.353  -1.19e+03  -49.353   0.145  0.0003    1.0     8.00    154530  0.950
  52    0.1 1.8e-05   0.999     412.60 3.7429e-06  49.175  -1.19e+03  -49.175   0.118  0.0006    1.0     8.00    157560  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=412.305, TD costs=3.76156e-06, CPD= 49.211 (ns) 
  53    0.1 1.4e-05   0.999     412.09 3.7587e-06  49.211  -1.19e+03  -49.211   0.078  0.0003    1.0     8.00    160590  0.800
  54    0.1 1.2e-05   1.000     412.03 3.7006e-06  49.382  -1.19e+03  -49.382   0.067  0.0002    1.0     8.00    163620  0.800
  55    0.1 9.3e-06   1.000     411.78 3.7109e-06  49.288  -1.19e+03  -49.288   0.053  0.0002    1.0     8.00    166650  0.800
  56    0.1 7.4e-06   1.000     411.59 3.7308e-06  49.268  -1.19e+03  -49.268   0.042  0.0003    1.0     8.00    169680  0.800
Checkpoint saved: bb_costs=411.335, TD costs=3.71561e-06, CPD= 49.210 (ns) 
  57    0.1 5.9e-06   1.000     411.35 3.7142e-06  49.210  -1.19e+03  -49.210   0.027  0.0001    1.0     8.00    172710  0.800
  58    0.2 4.7e-06   1.000     411.35 3.6995e-06  49.182  -1.19e+03  -49.182   0.023  0.0000    1.0     8.00    175740  0.800
  59    0.1 3.8e-06   1.000     411.33 3.7081e-06  49.120  -1.19e+03  -49.120   0.020  0.0001    1.0     8.00    178770  0.800
Checkpoint saved: bb_costs=411.177, TD costs=3.72242e-06, CPD= 49.162 (ns) 
  60    0.1 3.0e-06   1.000     411.28 3.7204e-06  49.162  -1.19e+03  -49.162   0.013  0.0001    1.0     8.00    181800  0.800
  61    0.1 2.4e-06   1.000     411.23 3.7174e-06  49.184  -1.19e+03  -49.184   0.010  0.0000    1.0     8.00    184830  0.800
  62    0.1 1.9e-06   1.000     411.23 3.7145e-06  49.196  -1.19e+03  -49.196   0.011  0.0000    1.0     8.00    187860  0.800
  63    0.1 1.6e-06   1.000     411.23 3.717e-06   49.184  -1.19e+03  -49.184   0.008  0.0000    1.0     8.00    190890  0.800
  64    0.1 1.2e-06   1.000     411.18 3.72e-06    49.184  -1.19e+03  -49.184   0.007  0.0000    1.0     8.00    193920  0.800
  65    0.1 0.0e+00   1.000     411.22 3.7172e-06  49.162  -1.19e+03  -49.162   0.004  0.0000    1.0     8.00    196950  0.800
## Placement Quench took 0.10 seconds (max_rss 178.9 MiB)
post-quench CPD = 49.1624 (ns) 

BB estimate of min-dist (placement) wire length: 82248

Completed placement consistency check successfully.

Swaps called: 197637

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 49.1624 ns, Fmax: 20.3407 MHz
Placement estimated setup Worst Negative Slack (sWNS): -49.1624 ns
Placement estimated setup Total Negative Slack (sTNS): -1187.64 ns

Placement estimated setup slack histogram:
[ -4.9e-08: -4.4e-08) 25 ( 78.1%) |************************************************
[ -4.4e-08: -3.9e-08)  0 (  0.0%) |
[ -3.9e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.1e-09)  0 (  0.0%) |
[ -5.1e-09: -1.9e-10)  7 ( 21.9%) |*************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999974, bb_cost: 411.239, td_cost: 3.71737e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 623

Placement number of temperatures: 65
Placement total # of swap attempts: 197637
	Swaps accepted:  50490 (25.5 %)
	Swaps rejected: 141513 (71.6 %)
	Swaps aborted:   5634 ( 2.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.13             70.18           29.82          0.00         
                   Median                 2.06             42.69           8.48           48.84        
                   Centroid               2.16             55.13           18.82          26.04        
                   W. Centroid            2.08             57.98           17.44          24.58        
                   W. Median              0.25             9.74            20.87          69.38        
                   Crit. Uniform          0.03             1.85            98.15          0.00         
                   Feasible Region        0.03             6.00            78.00          16.00        

clb                Uniform                20.83            17.08           82.92          0.00         
                   Median                 20.81            29.83           67.72          2.45         
                   Centroid               20.61            24.61           75.39          0.00         
                   W. Centroid            20.81            27.86           72.14          0.00         
                   W. Median              2.63             2.44            94.73          2.83         
                   Crit. Uniform          2.72             0.82            99.18          0.00         
                   Feasible Region        2.84             0.73            99.18          0.09         


Placement Quench timing analysis took 0.0200483 seconds (0.0167838 STA, 0.0032645 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.62255 seconds (1.36682 STA, 0.255727 slack) (67 full updates: 67 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 7.02 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    59 (  0.3%) |
[      0.1:      0.2)   482 (  2.2%) |**
[      0.2:      0.3)   918 (  4.2%) |****
[      0.3:      0.4)  1069 (  4.9%) |*****
[      0.4:      0.5)  1087 (  5.0%) |*****
[      0.5:      0.6)   930 (  4.3%) |****
[      0.6:      0.7)  1339 (  6.1%) |******
[      0.7:      0.8)  1568 (  7.2%) |*******
[      0.8:      0.9)  4370 ( 20.0%) |********************
[      0.9:        1) 10007 ( 45.8%) |*********************************************
## Initializing router criticalities took 0.38 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 1259280    4932   21829   11251 ( 6.326%)  125747 (36.1%)   49.866     -1203.    -49.866      0.000      0.000      N/A
Incr Slack updates 67 in 0.0770498 sec
Full Max Req/Worst Slack updates 44 in 0.0002553 sec
Incr Max Req/Worst Slack updates 23 in 0.0004107 sec
Incr Criticality updates 2 in 0.0023337 sec
Full Criticality updates 65 in 0.167177 sec
   2    0.3     0.5   27 1143265    4214   20063    8663 ( 4.871%)  125673 (36.1%)   49.869     -1204.    -49.869      0.000      0.000      N/A
   3    0.3     0.6    6 1123370    3826   18273    8036 ( 4.519%)  126439 (36.3%)   49.874     -1203.    -49.874      0.000      0.000      N/A
   4    0.3     0.8    5 1144716    3650   17498    7514 ( 4.225%)  127461 (36.6%)   49.876     -1203.    -49.876      0.000      0.000      N/A
   5    0.3     1.1    3 1187839    3471   16864    6748 ( 3.794%)  128768 (37.0%)   49.816     -1202.    -49.816      0.000      0.000      N/A
   6    0.3     1.4    8 1200420    3234   15758    5992 ( 3.369%)  130315 (37.4%)   49.820     -1202.    -49.820      0.000      0.000      N/A
   7    0.3     1.9    9 1248873    3034   15074    5297 ( 2.978%)  132247 (38.0%)   49.816     -1202.    -49.816      0.000      0.000      N/A
   8    0.3     2.4   15 1236830    2764   13829    4473 ( 2.515%)  134302 (38.6%)   49.824     -1202.    -49.824      0.000      0.000      N/A
   9    0.3     3.1   11 1192089    2420   12257    3604 ( 2.026%)  136549 (39.2%)   49.829     -1202.    -49.829      0.000      0.000      N/A
  10    0.3     4.1   11 1105880    2122   10565    2854 ( 1.605%)  139162 (40.0%)   49.829     -1202.    -49.829      0.000      0.000       62
  11    0.3     5.3   16 1063447    1824    9456    2247 ( 1.263%)  141572 (40.7%)   49.832     -1202.    -49.832      0.000      0.000       53
  12    0.3     6.9   17  982334    1511    7955    1628 ( 0.915%)  144564 (41.5%)   49.833     -1202.    -49.833      0.000      0.000       50
  13    0.2     9.0   11  816663    1162    6025    1079 ( 0.607%)  146980 (42.2%)   49.833     -1202.    -49.833      0.000      0.000       44
  14    0.2    11.6    7  678234     903    4661     762 ( 0.428%)  148849 (42.8%)   49.834     -1202.    -49.834      0.000      0.000       40
  15    0.2    15.1    7  544876     701    3648     467 ( 0.263%)  150621 (43.3%)   49.834     -1202.    -49.834      0.000      0.000       37
  16    0.1    19.7    8  407464     502    2529     306 ( 0.172%)  151402 (43.5%)   49.834     -1202.    -49.834      0.000      0.000       35
  17    0.1    25.6    5  285595     336    1629     181 ( 0.102%)  152345 (43.8%)   49.834     -1202.    -49.834      0.000      0.000       32
  18    0.1    33.3    5  184234     200    1026     101 ( 0.057%)  152812 (43.9%)   49.834     -1202.    -49.834      0.000      0.000       31
  19    0.1    43.3    6  123343     121     581      57 ( 0.032%)  153094 (44.0%)   49.834     -1202.    -49.834      0.000      0.000       30
  20    0.1    56.2    4   84939      72     298      32 ( 0.018%)  153239 (44.0%)   49.834     -1202.    -49.834      0.000      0.000       29
  21    0.1    73.1    4   52178      44     167      14 ( 0.008%)  153424 (44.1%)   49.834     -1202.    -49.834      0.000      0.000       28
  22    0.1    95.0    3   22763      17      60       6 ( 0.003%)  153462 (44.1%)   49.834     -1202.    -49.834      0.000      0.000       27
  23    0.1   123.5    0   17160       9      56       4 ( 0.002%)  153518 (44.1%)   49.834     -1202.    -49.834      0.000      0.000       26
  24    0.1   160.6    1    6233       4      26       1 ( 0.001%)  153523 (44.1%)   49.834     -1202.    -49.834      0.000      0.000       26
  25    0.1   208.8    0     130       1       1       0 ( 0.000%)  153527 (44.1%)   49.834     -1202.    -49.834      0.000      0.000       25
Restoring best routing
Critical path: 49.8341 ns
Successfully routed after 25 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    43 (  0.2%) |
[      0.1:      0.2)   412 (  1.9%) |**
[      0.2:      0.3)   882 (  4.0%) |****
[      0.3:      0.4)  1040 (  4.8%) |*****
[      0.4:      0.5)  1069 (  4.9%) |*****
[      0.5:      0.6)   954 (  4.4%) |****
[      0.6:      0.7)  1322 (  6.1%) |******
[      0.7:      0.8)  1726 (  7.9%) |********
[      0.8:      0.9)  4175 ( 19.1%) |******************
[      0.9:        1) 10206 ( 46.8%) |*********************************************
Router Stats: total_nets_routed: 41074 total_connections_routed: 200128 total_heap_pushes: 17112155 total_heap_pops: 2945769 
# Routing took 5.71 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -463714787
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
Found 25153 mismatches between routing and packing results.
Fixed 20114 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.28 seconds (max_rss 178.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        623                                34.9872                      7.86517   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3318 out of 8250 nets, 4932 nets not absorbed.


Average number of bends per net: 3.40105  Maximum # of bends: 109

Number of global nets: 0
Number of routed nets (nonglobal): 4932
Wire length results (in units of 1 clb segments)...
	Total wirelength: 153527, average net length: 31.1288
	Maximum net length: 898

Wire length results in terms of physical segments...
	Total wiring segments used: 39703, average wire segments per net: 8.05008
	Maximum segments used by a net: 229
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  24 (  1.3%) |**
[      0.7:      0.8) 302 ( 16.8%) |****************************
[      0.5:      0.6) 222 ( 12.3%) |*********************
[      0.4:      0.5) 508 ( 28.2%) |***********************************************
[      0.3:      0.4) 332 ( 18.4%) |*******************************
[      0.2:      0.3) 186 ( 10.3%) |*****************
[      0.1:      0.2) 112 (  6.2%) |**********
[        0:      0.1) 114 (  6.3%) |***********
Maximum routing channel utilization:      0.83 at (24,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      74  39.323      200
                         1     101  58.935      200
                         2     134  80.968      200
                         3     146  87.097      200
                         4     145  90.290      200
                         5     147  90.677      200
                         6     163  91.839      200
                         7     163  98.903      200
                         8     146  97.323      200
                         9     153  95.677      200
                        10     159  96.581      200
                        11     150 100.355      200
                        12     151  97.677      200
                        13     162  97.742      200
                        14     166  95.742      200
                        15     164  98.935      200
                        16     158  94.677      200
                        17     154  96.000      200
                        18     140  91.935      200
                        19     137  87.839      200
                        20     112  76.581      200
                        21     119  78.774      200
                        22     116  74.387      200
                        23     116  75.065      200
                        24     108  74.290      200
                        25      96  71.839      200
                        26      94  68.290      200
                        27      91  62.419      200
                        28      95  58.516      200
                        29      63  32.548      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      45  18.806      200
                         1      61  27.000      200
                         2      70  44.032      200
                         3     101  76.000      200
                         4     125  85.710      200
                         5      89  61.645      200
                         6      95  59.355      200
                         7     120  84.839      200
                         8     105  84.355      200
                         9      74  60.097      200
                        10      83  60.581      200
                        11     104  79.710      200
                        12     110  86.871      200
                        13      94  67.871      200
                        14      98  65.516      200
                        15     128  93.774      200
                        16     159 107.774      200
                        17     160  97.871      200
                        18     151  90.774      200
                        19     165 115.516      200
                        20     168 116.935      200
                        21     172 103.161      200
                        22     175 102.742      200
                        23     170 116.000      200
                        24     171 113.323      200
                        25     174  98.645      200
                        26     165  94.355      200
                        27     169 107.355      200
                        28     163  95.484      200
                        29     156  75.161      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.3576e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.412

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.415

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.414

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.414

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  4.9e-10) 5 ( 15.6%) |*************************
[  4.9e-10:  7.6e-10) 0 (  0.0%) |
[  7.6e-10:    1e-09) 1 (  3.1%) |*****
[    1e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.6e-09) 4 ( 12.5%) |********************
[  1.6e-09:  1.9e-09) 10 ( 31.2%) |*************************************************
[  1.9e-09:  2.1e-09) 6 ( 18.8%) |*****************************
[  2.1e-09:  2.4e-09) 4 ( 12.5%) |********************
[  2.4e-09:  2.7e-09) 1 (  3.1%) |*****
[  2.7e-09:    3e-09) 1 (  3.1%) |*****

Final critical path delay (least slack): 49.8341 ns, Fmax: 20.0666 MHz
Final setup Worst Negative Slack (sWNS): -49.8341 ns
Final setup Total Negative Slack (sTNS): -1202.4 ns

Final setup slack histogram:
[   -5e-08: -4.5e-08) 25 ( 78.1%) |************************************************
[ -4.5e-08:   -4e-08)  0 (  0.0%) |
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -2.7e-10)  7 ( 21.9%) |*************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 22: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.37271 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0013792 sec
Full Max Req/Worst Slack updates 1 in 9.6e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0032102 sec
Flow timing analysis took 3.32361 seconds (2.8791 STA, 0.444515 slack) (95 full updates: 68 setup, 0 hold, 27 combined).
VPR succeeded
The entire flow of VPR took 33.20 seconds (max_rss 202.4 MiB)
Incr Slack updates 26 in 0.031065 sec
Full Max Req/Worst Slack updates 3 in 2.17e-05 sec
Incr Max Req/Worst Slack updates 23 in 0.0002758 sec
Incr Criticality updates 13 in 0.0221139 sec
Full Criticality updates 13 in 0.034494 sec
