

================================================================
== Vivado HLS Report for 'AttentionMatmulWrite'
================================================================
* Date:           Fri Jan 13 09:14:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  132|  8196|  132|  8196|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+------------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |  129|  8193|         3|          1|          1| 128 ~ 8192 |    yes   |
        +----------+-----+------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      1|        -|       -|    -|
|Expression       |        -|      -|        0|    2466|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     198|    -|
|Register         |        -|      -|      785|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|      785|    2664|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |kernel_4_mul_mul_16ns_16ns_32_1_1_U500  |kernel_4_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_388_p2                       |     +    |      0|  0|  38|          31|           1|
    |ret_V_2_fu_377_p2                 |     +    |      0|  0|  39|           2|          32|
    |temp_user_V_fu_368_p2             |     +    |      0|  0|  23|           1|          16|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op171         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1083_fu_383_p2             |   icmp   |      0|  0|  20|          31|          31|
    |icmp_ln1097_fu_402_p2             |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln180_1_fu_473_p2            |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln180_2_fu_486_p2            |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln180_3_fu_499_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln180_4_fu_512_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln180_5_fu_525_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln180_6_fu_538_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln180_fu_461_p2              |   icmp   |      0|  0|   9|           3|           3|
    |temp_last_V_fu_408_p2             |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |out_data_14_V_10_fu_478_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_11_fu_491_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_12_fu_504_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_13_fu_517_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_14_fu_530_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_15_fu_543_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_16_fu_551_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_17_fu_558_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_18_fu_566_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_19_fu_574_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_20_fu_582_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_21_fu_590_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_22_fu_598_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_23_fu_606_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_24_fu_613_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_25_fu_621_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_26_fu_629_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_27_fu_637_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_28_fu_645_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_29_fu_653_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_30_fu_660_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_31_fu_668_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_32_fu_676_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_33_fu_684_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_34_fu_692_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_35_fu_699_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_36_fu_707_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_37_fu_715_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_38_fu_723_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_39_fu_730_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_40_fu_738_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_41_fu_746_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_42_fu_753_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_43_fu_761_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_14_V_fu_466_p3           |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_10_fu_775_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_11_fu_783_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_12_fu_791_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_13_fu_799_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_14_fu_807_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_15_fu_815_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_16_fu_823_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_17_fu_830_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_18_fu_838_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_19_fu_846_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_20_fu_854_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_21_fu_862_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_22_fu_870_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_23_fu_878_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_24_fu_885_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_25_fu_893_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_26_fu_901_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_27_fu_909_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_28_fu_917_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_29_fu_925_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_30_fu_932_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_31_fu_940_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_32_fu_948_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_33_fu_956_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_34_fu_964_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_35_fu_971_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_36_fu_979_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_37_fu_987_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_38_fu_995_p3        |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_39_fu_1002_p3       |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_40_fu_1010_p3       |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_41_fu_1018_p3       |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_42_fu_1025_p3       |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_43_fu_1033_p3       |  select  |      0|  0|  32|           1|          32|
    |out_data_15_V_fu_768_p3           |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2466|         199|        2378|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_op_assign_reg_314      |   9|          2|   31|         62|
    |in_0_V_V_blk_n           |   9|          2|    1|          2|
    |in_1_V_V_blk_n           |   9|          2|    1|          2|
    |in_n_c_V_V_blk_n         |   9|          2|    1|          2|
    |in_n_r_V_V_blk_n         |   9|          2|    1|          2|
    |out_V_data_V_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_din         |  15|          3|  512|       1536|
    |out_V_dest_V_blk_n       |   9|          2|    1|          2|
    |out_V_id_V_blk_n         |   9|          2|    1|          2|
    |out_V_last_V_blk_n       |   9|          2|    1|          2|
    |out_V_last_V_din         |  15|          3|    1|          3|
    |out_V_user_V_blk_n       |   9|          2|    1|          2|
    |out_V_user_V_din         |  15|          3|   16|         48|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 198|         42|  574|       1680|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |i_op_assign_reg_314                 |  31|   0|   31|          0|
    |icmp_ln1097_reg_1312                |   1|   0|    1|          0|
    |icmp_ln1097_reg_1312_pp0_iter1_reg  |   1|   0|    1|          0|
    |index_reg_1301                      |   3|   0|    3|          0|
    |index_reg_1301_pp0_iter1_reg        |   3|   0|    3|          0|
    |out_data_14_V_1_fu_204              |  32|   0|   32|          0|
    |out_data_14_V_2_fu_212              |  32|   0|   32|          0|
    |out_data_14_V_3_fu_220              |  32|   0|   32|          0|
    |out_data_14_V_4_fu_228              |  32|   0|   32|          0|
    |out_data_14_V_5_fu_236              |  32|   0|   32|          0|
    |out_data_14_V_6_fu_244              |  32|   0|   32|          0|
    |out_data_14_V_7_fu_252              |  32|   0|   32|          0|
    |out_data_14_V_8_fu_260              |  32|   0|   32|          0|
    |out_data_15_V_1_fu_208              |  32|   0|   32|          0|
    |out_data_15_V_2_fu_216              |  32|   0|   32|          0|
    |out_data_15_V_3_fu_224              |  32|   0|   32|          0|
    |out_data_15_V_4_fu_232              |  32|   0|   32|          0|
    |out_data_15_V_5_fu_240              |  32|   0|   32|          0|
    |out_data_15_V_6_fu_248              |  32|   0|   32|          0|
    |out_data_15_V_7_fu_256              |  32|   0|   32|          0|
    |out_data_15_V_8_fu_264              |  32|   0|   32|          0|
    |ret_V_2_reg_1287                    |  32|   0|   32|          0|
    |ret_V_3_reg_1276                    |  31|   0|   31|          0|
    |start_once_reg                      |   1|   0|    1|          0|
    |temp_last_V_reg_1316                |   1|   0|    1|          0|
    |temp_last_V_reg_1316_pp0_iter1_reg  |   1|   0|    1|          0|
    |temp_user_V_reg_1282                |  16|   0|   16|          0|
    |tmp_V_53_reg_1266                   |  32|   0|   32|          0|
    |tmp_V_54_reg_1321                   |  32|   0|   32|          0|
    |tmp_V_55_reg_1333                   |  32|   0|   32|          0|
    |tmp_V_reg_1261                      |  32|   0|   32|          0|
    |trunc_ln6_reg_1271                  |  16|   0|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 785|   0|  785|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_start             |  in |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_done              | out |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_idle              | out |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|ap_ready             | out |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|start_out            | out |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|start_write          | out |    1| ap_ctrl_hs | AttentionMatmulWrite | return value |
|in_n_r_V_V_dout      |  in |   32|   ap_fifo  |      in_n_r_V_V      |    pointer   |
|in_n_r_V_V_empty_n   |  in |    1|   ap_fifo  |      in_n_r_V_V      |    pointer   |
|in_n_r_V_V_read      | out |    1|   ap_fifo  |      in_n_r_V_V      |    pointer   |
|in_n_c_V_V_dout      |  in |   32|   ap_fifo  |      in_n_c_V_V      |    pointer   |
|in_n_c_V_V_empty_n   |  in |    1|   ap_fifo  |      in_n_c_V_V      |    pointer   |
|in_n_c_V_V_read      | out |    1|   ap_fifo  |      in_n_c_V_V      |    pointer   |
|in_0_V_V_dout        |  in |   32|   ap_fifo  |       in_0_V_V       |    pointer   |
|in_0_V_V_empty_n     |  in |    1|   ap_fifo  |       in_0_V_V       |    pointer   |
|in_0_V_V_read        | out |    1|   ap_fifo  |       in_0_V_V       |    pointer   |
|in_1_V_V_dout        |  in |   32|   ap_fifo  |       in_1_V_V       |    pointer   |
|in_1_V_V_empty_n     |  in |    1|   ap_fifo  |       in_1_V_V       |    pointer   |
|in_1_V_V_read        | out |    1|   ap_fifo  |       in_1_V_V       |    pointer   |
|out_V_data_V_din     | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din       | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din     | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din     | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

