#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 11 21:05:37 2021
# Process ID: 11496
# Current directory: C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1
# Command line: vivado.exe -log design_1_time_img_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_time_img_0_3.tcl
# Log file: C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/design_1_time_img_0_3.vds
# Journal file: C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_time_img_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/guill/Documents/Overlay/aapv/aapv'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_time_img_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1177.566 ; gain = 52.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_time_img_0_3' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ip/design_1_time_img_0_3/synth/design_1_time_img_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'time_img' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state26 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'time_img_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_fdiv_32ns_32ns_32_16_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'time_img_ap_fdiv_14_no_dsp_32' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/ip/time_img_ap_fdiv_14_no_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'time_img_ap_fdiv_14_no_dsp_32' (16#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/ip/time_img_ap_fdiv_14_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'time_img_fdiv_32ns_32ns_32_16_no_dsp_1' (17#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_fdiv_32ns_32ns_32_16_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'time_img_sitofp_32ns_32_6_no_dsp_1' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_sitofp_32ns_32_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'time_img_ap_sitofp_4_no_dsp_32' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/ip/time_img_ap_sitofp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'time_img_ap_sitofp_4_no_dsp_32' (25#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/ip/time_img_ap_sitofp_4_no_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'time_img_sitofp_32ns_32_6_no_dsp_1' (26#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_sitofp_32ns_32_6_no_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'time_img_regslice_both' [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_regslice_both.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_img_regslice_both' (27#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'time_img' (28#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ipshared/854d/hdl/verilog/time_img.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_time_img_0_3' (29#1) [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ip/design_1_time_img_0_3/synth/design_1_time_img_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1314.652 ; gain = 189.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.652 ; gain = 189.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.652 ; gain = 189.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1314.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ip/design_1_time_img_0_3/constraints/time_img_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.gen/sources_1/bd/design_1/ip/design_1_time_img_0_3/constraints/time_img_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1394.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDE => FDRE: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1397.500 ; gain = 3.449
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/time_img_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_6_no_dsp_1_U2/time_img_ap_sitofp_4_no_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |    11|
|3     |LUT2   |   163|
|4     |LUT3   |   799|
|5     |LUT4   |    69|
|6     |LUT5   |    31|
|7     |LUT6   |    74|
|8     |MUXCY  |   735|
|9     |MUXF7  |     3|
|10    |SRL16E |    69|
|11    |XORCY  |   737|
|12    |FDE    |    16|
|13    |FDRE   |  1376|
|14    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.500 ; gain = 189.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1397.500 ; gain = 271.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1397.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1500 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1404.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 211 instances
  FDE => FDRE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1404.793 ; gain = 279.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/design_1_time_img_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_time_img_0_3, cache-ID = 732fec9b772973cb
INFO: [Coretcl 2-1174] Renamed 192 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Overlay/Matmul/Matmul/Matmul.runs/design_1_time_img_0_3_synth_1/design_1_time_img_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_time_img_0_3_utilization_synth.rpt -pb design_1_time_img_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 11 21:06:36 2021...
