{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@118:128@HdlStmAssign", "reg [2:0] up_reset_vector = 3'b111;\nassign up_reset = up_reset_vector[0];\n\n/* Reset signal generation for the JESD core */\nreg [4:0] core_reset_vector = 5'b11111;\nassign core_reset = core_reset_vector[0];\n\nreg [4:0] device_reset_vector = 5'b11111;\nassign device_reset = device_reset_vector[0];\n\n/* Transfer the reset signal back to the up domain, used to keep the\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@117:127", "/* Reset for the register map */\nreg [2:0] up_reset_vector = 3'b111;\nassign up_reset = up_reset_vector[0];\n\n/* Reset signal generation for the JESD core */\nreg [4:0] core_reset_vector = 5'b11111;\nassign core_reset = core_reset_vector[0];\n\nreg [4:0] device_reset_vector = 5'b11111;\nassign device_reset = device_reset_vector[0];\n\n"]], "Diff Content": {"Delete": [[123, "assign core_reset = core_reset_vector[0];\n"]], "Add": [[123, "  /* Reset signal generation for the JESD core */\n"], [123, "  reg [4:0] core_reset_vector = 5'b11111;\n"], [123, "  assign core_reset = core_reset_vector[0];\n"]]}}