INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/dmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux
INFO: [VRFC 10-311] analyzing module sdmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/dmux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmux_tb
