#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 14:20:29 2018
# Process ID: 15308
# Current directory: D:/Workspaces/Xilinx/ip_test/Dual_DAC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4208 D:\Workspaces\Xilinx\ip_test\Dual_DAC\Dual_DAC.xpr
# Log file: D:/Workspaces/Xilinx/ip_test/Dual_DAC/vivado.log
# Journal file: D:/Workspaces/Xilinx/ip_test/Dual_DAC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Workspaces/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_ps7_0_100M_0' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AD5065_Dual_DAC_RTL_0_1' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AD5065_Dual_DAC_RTL_0_1' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AD5065_Dual_DAC_RTL_0_1' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AD5065_Dual_DAC_RTL_0_1' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_AD5065_Dual_DAC_RTL_0_1' generated file not found 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_AD5065_Dual_DAC_RTL_0_1/design_1_AD5065_Dual_DAC_RTL_0_1_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 821.840 ; gain = 102.660
update_compile_order -fileset sources_1
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- ibeo.as:user:AD5065_Interface:1.0 - AD5065_Interface_0
Adding cell -- DHMarinov:user:AD5065_Dual_DAC_RTL:1.0 - AD5065_Dual_DAC_RTL_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 902.348 ; gain = 75.441
reset_target all [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-967] AXI interface pin /AD5065_Interface_0/S00_AXI is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-927] Following properties on pin /AD5065_Dual_DAC_RTL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Dual_DAC_RTL_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_AD5065_Interface_0_0, cache-ID = 0bc1f6caa0b9fdc4; cache size = 0.194 MB.
[Sat Apr  7 14:25:13 2018] Launched design_1_AD5065_Dual_DAC_RTL_0_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_AD5065_Dual_DAC_RTL_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:25:14 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 1132.000 ; gain = 202.816
reset_run synth_1
reset_run design_1_AD5065_Dual_DAC_RTL_0_1_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_auto_pc_0_synth_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets AD5065_Interface_0_data] [get_bd_cells AD5065_Interface_0]
startgroup
create_bd_cell -type ip -vlnv ibeo.as:user:AD5065_Interface:1.0 AD5065_Interface_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins AD5065_Interface_0/S00_AXI]
</AD5065_Interface_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
connect_bd_net [get_bd_pins AD5065_Interface_0/data] [get_bd_pins AD5065_Dual_DAC_RTL_0/data]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins AD5065_Dual_DAC_RTL_0/clk]
INFO: [BD 5-456] Automation on '/ps7_0_axi_periph/ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/ps7_0_axi_periph/M00_ACLK' will not be run, since it is obsolete due to previously run automations
INFO: [BD 5-456] Automation on '/rst_ps7_0_100M/slowest_sync_clk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_ps7_0_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /rst_ps7_0_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_ps7_0_100M/ext_reset_in. Users may need to specify the location constraint manually.
INFO: [BD 5-456] Automation on '/AD5065_Interface_0/s00_axi_aclk' will not be run, since it is obsolete due to previously run automations
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/AD5065_Interface_0/S00_AXI" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
</AD5065_Interface_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
endgroup
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-927] Following properties on pin /AD5065_Dual_DAC_RTL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
reset_target all [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Dual_DAC_RTL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Apr  7 14:31:25 2018] Launched design_1_processing_system7_0_1_synth_1, design_1_AD5065_Interface_0_1_synth_1, design_1_auto_pc_0_synth_1, design_1_AD5065_Dual_DAC_RTL_0_1_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_AD5065_Interface_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Interface_0_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_AD5065_Dual_DAC_RTL_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:31:26 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1236.641 ; gain = 65.887
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run synth_1
reset_run design_1_processing_system7_0_1_synth_1
reset_run design_1_AD5065_Interface_0_1_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_AD5065_Dual_DAC_RTL_0_1_synth_1
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets rst_ps7_0_100M_interconnect_aresetn] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells ps7_0_axi_periph]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins AD5065_Interface_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
regenerate_bd_layout -routing
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins rst_ps7_0_100M/aux_reset_in]
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /AD5065_Dual_DAC_RTL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
reset_target all [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd]
save_bd_design
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Dual_DAC_RTL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sat Apr  7 14:36:38 2018] Launched design_1_auto_pc_1_synth_1, design_1_rst_ps7_0_100M_1_synth_1, design_1_processing_system7_0_1_synth_1, design_1_AD5065_Interface_0_1_synth_1, design_1_AD5065_Dual_DAC_RTL_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_rst_ps7_0_100M_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_rst_ps7_0_100M_1_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_AD5065_Interface_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Interface_0_1_synth_1/runme.log
design_1_AD5065_Dual_DAC_RTL_0_1_synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/design_1_AD5065_Dual_DAC_RTL_0_1_synth_1/runme.log
synth_1: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:36:39 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1306.332 ; gain = 69.691
open_bd_design {D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets reset_rtl_1]
delete_bd_objs [get_bd_ports reset_rtl]
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /AD5065_Dual_DAC_RTL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_1_FCLK_CLK0 
make_wrapper -files [get_files D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Dual_DAC_RTL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD5065_Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fade8883dc31f5db; cache size = 2.595 MB.
[Sat Apr  7 14:50:37 2018] Launched synth_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/synth_1/runme.log
[Sat Apr  7 14:50:37 2018] Launched impl_1...
Run output will be captured here: D:/Workspaces/Xilinx/ip_test/Dual_DAC/Dual_DAC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1370.289 ; gain = 42.340
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 14:57:20 2018...
