

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_409_4'
================================================================
* Date:           Sun Oct 12 09:48:02 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771|  0.328 ms|  0.328 ms|  32771|  32771|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_409_4  |    32769|    32769|         3|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln409_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln409"   --->   Operation 7 'read' 'sext_ln409_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln409_cast = sext i63 %sext_ln409_read"   --->   Operation 8 'sext' 'sext_ln409_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 32768, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [activation_accelerator.cpp:410]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln409_cast" [activation_accelerator.cpp:409]   --->   Operation 14 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.10ns)   --->   "%icmp_ln409 = icmp_eq  i16 %i_1, i16 32768" [activation_accelerator.cpp:409]   --->   Operation 16 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln409 = add i16 %i_1, i16 1" [activation_accelerator.cpp:409]   --->   Operation 18 'add' 'add_ln409' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln409 = br i1 %icmp_ln409, void %for.inc87.split, void %if.end90.loopexit261.exitStub" [activation_accelerator.cpp:409]   --->   Operation 19 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_1, i32 2, i32 14" [activation_accelerator.cpp:410]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i13 %lshr_ln" [activation_accelerator.cpp:410]   --->   Operation 21 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 23 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 24 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln410" [activation_accelerator.cpp:410]   --->   Operation 25 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln410 = trunc i16 %i_1" [activation_accelerator.cpp:410]   --->   Operation 26 'trunc' 'trunc_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" [activation_accelerator.cpp:410]   --->   Operation 27 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" [activation_accelerator.cpp:410]   --->   Operation 28 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" [activation_accelerator.cpp:410]   --->   Operation 29 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" [activation_accelerator.cpp:410]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19' <Predicate = (!icmp_ln409)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln409 = store i16 %add_ln409, i16 %i" [activation_accelerator.cpp:409]   --->   Operation 31 'store' 'store_ln409' <Predicate = (!icmp_ln409)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" [activation_accelerator.cpp:410]   --->   Operation 32 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" [activation_accelerator.cpp:410]   --->   Operation 33 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" [activation_accelerator.cpp:410]   --->   Operation 34 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = load i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" [activation_accelerator.cpp:410]   --->   Operation 35 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i2 %trunc_ln410" [activation_accelerator.cpp:410]   --->   Operation 36 'mux' 'tmp' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [activation_accelerator.cpp:409]   --->   Operation 37 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (7.30ns)   --->   "%write_ln410 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp, i2 3" [activation_accelerator.cpp:410]   --->   Operation 38 'write' 'write_ln410' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln409 = br void %for.inc87" [activation_accelerator.cpp:409]   --->   Operation 39 'br' 'br_ln409' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln409]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 0100]
sext_ln409_read                                                              (read             ) [ 0000]
sext_ln409_cast                                                              (sext             ) [ 0000]
specinterface_ln0                                                            (specinterface    ) [ 0000]
store_ln0                                                                    (store            ) [ 0000]
br_ln0                                                                       (br               ) [ 0000]
i_1                                                                          (load             ) [ 0000]
specbitsmap_ln0                                                              (specbitsmap      ) [ 0000]
gmem2_addr                                                                   (getelementptr    ) [ 0111]
specpipeline_ln0                                                             (specpipeline     ) [ 0000]
icmp_ln409                                                                   (icmp             ) [ 0110]
empty                                                                        (speclooptripcount) [ 0000]
add_ln409                                                                    (add              ) [ 0000]
br_ln409                                                                     (br               ) [ 0000]
lshr_ln                                                                      (partselect       ) [ 0000]
zext_ln410                                                                   (zext             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 (getelementptr    ) [ 0110]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 (getelementptr    ) [ 0110]
trunc_ln410                                                                  (trunc            ) [ 0110]
store_ln409                                                                  (store            ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 (load             ) [ 0000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 (load             ) [ 0000]
tmp                                                                          (mux              ) [ 0101]
specloopname_ln409                                                           (specloopname     ) [ 0000]
write_ln410                                                                  (write            ) [ 0000]
br_ln409                                                                     (br               ) [ 0000]
ret_ln0                                                                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln409">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln409"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln409_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="63" slack="0"/>
<pin id="74" dir="0" index="1" bw="63" slack="0"/>
<pin id="75" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln409_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln410_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2"/>
<pin id="81" dir="0" index="2" bw="16" slack="1"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln410/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="13" slack="0"/>
<pin id="97" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="13" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln409_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="63" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln409_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem2_addr_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="63" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln409_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln409_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="lshr_ln_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln410_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln410_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln410/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln409_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln409/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="0" index="3" bw="16" slack="0"/>
<pin id="200" dir="0" index="4" bw="16" slack="0"/>
<pin id="201" dir="0" index="5" bw="2" slack="1"/>
<pin id="202" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="215" class="1005" name="gmem2_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="2"/>
<pin id="217" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln409_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln409 "/>
</bind>
</comp>

<comp id="224" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="1"/>
<pin id="226" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 "/>
</bind>
</comp>

<comp id="229" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="1"/>
<pin id="231" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 "/>
</bind>
</comp>

<comp id="234" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="1"/>
<pin id="236" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 "/>
</bind>
</comp>

<comp id="239" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln410_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln410 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="66" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="56" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="86" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="93" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="100" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="107" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="72" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="138" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="147" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="189"><net_src comp="147" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="162" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="114" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="120" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="126" pin="3"/><net_sink comp="195" pin=3"/></net>

<net id="207"><net_src comp="132" pin="3"/><net_sink comp="195" pin=4"/></net>

<net id="211"><net_src comp="68" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="218"><net_src comp="150" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="223"><net_src comp="156" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="86" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="232"><net_src comp="93" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="237"><net_src comp="100" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="242"><net_src comp="107" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="247"><net_src comp="186" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="195" pin=5"/></net>

<net id="252"><net_src comp="195" pin="6"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_409_4 : sext_ln409 | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_409_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_409_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_409_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_409_4 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		gmem2_addr : 1
		icmp_ln409 : 2
		add_ln409 : 2
		br_ln409 : 3
		lshr_ln : 2
		zext_ln410 : 3
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 : 4
		trunc_ln410 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 : 5
		store_ln409 : 3
	State 2
		tmp : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln409_fu_162      |    0    |    23   |
|----------|----------------------------|---------|---------|
|    mux   |         tmp_fu_195         |    0    |    20   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln409_fu_156     |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln409_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln410_write_fu_78  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln409_cast_fu_138   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_168       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln410_fu_178     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln410_fu_186     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    56   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_reg_224|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_reg_229|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_reg_234|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_reg_239|   13   |
|                                 gmem2_addr_reg_215                                 |   16   |
|                                      i_reg_208                                     |   16   |
|                                 icmp_ln409_reg_220                                 |    1   |
|                                     tmp_reg_249                                    |   16   |
|                                 trunc_ln410_reg_244                                |    2   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   103  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_132 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   103  |   92   |
+-----------+--------+--------+--------+
