WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2627159 heartbeat IPC: 3.806 cumulative IPC: 3.806 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5223863 heartbeat IPC: 3.851 cumulative IPC: 3.829 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6500080 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6500080 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 11224957 heartbeat IPC: 1.666 cumulative IPC: 1.058 (Simulation time: 00 hr 01 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_31.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 26611731 heartbeat IPC: 0.6499 cumulative IPC: 0.7458 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 36368723 heartbeat IPC: 1.025 cumulative IPC: 0.837 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 49882490 heartbeat IPC: 0.74 cumulative IPC: 0.8068 (Simulation time: 00 hr 03 min 53 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_31.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 64737339 heartbeat IPC: 0.6732 cumulative IPC: 0.7727 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 74981745 heartbeat IPC: 0.9761 cumulative IPC: 0.8031 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 88500599 heartbeat IPC: 0.7397 cumulative IPC: 0.7927 (Simulation time: 00 hr 06 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_31.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 102852380 heartbeat IPC: 0.6968 cumulative IPC: 0.7784 (Simulation time: 00 hr 07 min 35 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 113498188 heartbeat IPC: 0.9393 cumulative IPC: 0.7944 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 127064668 heartbeat IPC: 0.7371 cumulative IPC: 0.788 (Simulation time: 00 hr 09 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_31.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 128322652 cumulative IPC: 0.7793 (Simulation time: 00 hr 09 min 49 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 128322652 cumulative IPC: 0.7793 (Simulation time: 00 hr 09 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_31.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7793 instructions: 100000003 cycles: 128322652
CPU 0 Branch Prediction Accuracy: 89.48% MPKI: 25.87 Average ROB Occupancy at Mispredict: 31.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00046
BRANCH_INDIRECT: 18.1
BRANCH_CONDITIONAL: 7.5
BRANCH_DIRECT_CALL: 0.00016
BRANCH_INDIRECT_CALL: 0.231
BRANCH_RETURN: 0.00027

L1D TOTAL        ACCESS:   25499372 HIT:   20953160 MISS:    4546212
L1D LOAD         ACCESS:   19033092 HIT:   15184913 MISS:    3848179
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6422083 HIT:    5763878 MISS:     658205
L1D TRANSLATION  ACCESS:      44197 HIT:       4369 MISS:      39828
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 58.42 cycles
L1I TOTAL        ACCESS:     514891 HIT:     508964 MISS:       5927
L1I LOAD         ACCESS:     514891 HIT:     508964 MISS:       5927
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 174.4 cycles
L2C TOTAL        ACCESS:    3439068 HIT:    1661261 MISS:    1777807
L2C LOAD         ACCESS:    2542528 HIT:    1133850 MISS:    1408678
L2C RFO          ACCESS:     270559 HIT:      35908 MISS:     234651
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     586227 HIT:     481951 MISS:     104276
L2C TRANSLATION  ACCESS:      39754 HIT:       9552 MISS:      30202
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 140.1 cycles
LLC TOTAL        ACCESS:    2151018 HIT:    1202648 MISS:     948370
LLC LOAD         ACCESS:    1408678 HIT:     865807 MISS:     542871
LLC RFO          ACCESS:     234651 HIT:      43514 MISS:     191137
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     477487 HIT:     289923 MISS:     187564
LLC TRANSLATION  ACCESS:      30202 HIT:       3404 MISS:      26798
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 226.5 cycles
cpu0_DTLB TOTAL        ACCESS:   21462726 HIT:   20775068 MISS:     687658
cpu0_DTLB LOAD         ACCESS:   21462726 HIT:   20775068 MISS:     687658
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.67 cycles
cpu0_ITLB TOTAL        ACCESS:     477027 HIT:     476264 MISS:        763
cpu0_ITLB LOAD         ACCESS:     477027 HIT:     476264 MISS:        763
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.4 cycles
cpu0_STLB TOTAL        ACCESS:     471674 HIT:     439484 MISS:      32190
cpu0_STLB LOAD         ACCESS:     471674 HIT:     439484 MISS:      32190
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 236 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     156218
  ROW_BUFFER_MISS:     604229
 AVG DBUS CONGESTED CYCLE: 3.89
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      51462
  FULL:     265840
