*******************************************************
*                                                     *
*                     AIDAN KHALIL                    *
*                                                     *
*******************************************************

this is a file dump from the fall 2023 computer architecture course, (CDA4205L)
specifically containing files related to:
- lab 8: design and creation of a single-cycle cpu
- lab 12: memory hierarchy and cache organization.

files include:
- risc-v assembly written in RARs
- python code written in Jupyterlab
- verilog hardware descriptive language (vhdl) written in Xilinx Vivado

(note: the pipelining and hazards (for lab 11) were verified using a web simulator)
