/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire [6:0] _05_;
  wire [21:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[59]) & (in_data[44] | celloutsig_0_0z));
  assign celloutsig_0_9z = _03_ ^ celloutsig_0_7z[5];
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 3'h0;
    else _09_ <= { celloutsig_0_2z[1:0], celloutsig_0_10z };
  assign out_data[2:0] = _09_;
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 7'h00;
    else _10_ <= { in_data[78:77], celloutsig_0_1z, celloutsig_0_2z };
  assign { _05_[6:5], _00_, _05_[3], _03_, _05_[1:0] } = _10_;
  reg [14:0] _11_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 15'h0000;
    else _11_ <= { in_data[133:132], celloutsig_1_7z[12], in_data[133], celloutsig_1_7z[10:8], in_data[129], celloutsig_1_7z[6:0] };
  assign { _04_[14:7], _01_, _04_[5:0] } = _11_;
  reg [21:0] _12_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 22'h000000;
    else _12_ <= { in_data[89:77], celloutsig_0_1z, _05_[6:5], _00_, _05_[3], _03_, _05_[1:0], celloutsig_0_0z };
  assign { _02_, _06_[20:0] } = _12_;
  assign celloutsig_1_18z = { in_data[166], celloutsig_1_4z, celloutsig_1_2z } >= { _04_[9:8], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[157:143] && in_data[172:158];
  assign celloutsig_1_2z = in_data[124:102] && in_data[169:147];
  assign celloutsig_0_6z = { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_4z } || { _05_[6:5], _00_, _05_[3], _03_, _05_[1] };
  assign celloutsig_0_34z = celloutsig_0_8z[7] & ~(in_data[36]);
  assign celloutsig_0_0z = in_data[53] & in_data[51];
  assign celloutsig_1_4z = ^ { in_data[107:105], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, _05_[6:5], _00_, _05_[3], _03_, _05_[1:0] };
  assign celloutsig_0_8z = _06_[20:12] << celloutsig_0_7z[9:1];
  assign celloutsig_1_19z = celloutsig_1_7z[5:1] <<< { _04_[9:7], _01_, _04_[5] };
  assign celloutsig_0_2z = { in_data[90:89], celloutsig_0_1z, celloutsig_0_0z } <<< in_data[10:7];
  assign celloutsig_0_7z = { celloutsig_0_1z, _05_[6:5], _00_, _05_[3], _03_, _05_[1:0], celloutsig_0_0z, celloutsig_0_6z } ^ { in_data[54:50], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_1z = ~((in_data[153] & in_data[117]) | in_data[138]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[131]) | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_1z) | (in_data[137] & celloutsig_1_1z));
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_6z) | (celloutsig_0_6z & celloutsig_0_0z));
  assign { celloutsig_1_6z[1], celloutsig_1_6z[4], celloutsig_1_6z[5], celloutsig_1_6z[0], celloutsig_1_6z[3] } = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } ^ { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign { celloutsig_1_7z[2:0], celloutsig_1_7z[12], celloutsig_1_7z[10:8], celloutsig_1_7z[6:3] } = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, in_data[134], in_data[132:130], in_data[128:125] } ^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z[5:3], celloutsig_1_6z[1:0], celloutsig_1_2z, celloutsig_1_4z };
  assign _04_[6] = _01_;
  assign { _05_[4], _05_[2] } = { _00_, _03_ };
  assign _06_[21] = _02_;
  assign { celloutsig_1_6z[6], celloutsig_1_6z[2] } = 2'h0;
  assign { celloutsig_1_7z[11], celloutsig_1_7z[7] } = { in_data[133], in_data[129] };
  assign { out_data[128], out_data[100:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
