## Synthesis research on Verilog

### Description

This repo contains code for research different synthesis techniqs: resource sharing and retiming. This code using in the paper "paper_name" <link>


### Structure
*two simple examples of resource sharing friendly code*
├───**resource_sharing**                
│   ├───adder
│   └───simple_adder
    *one example of retiming friendly code*
├───**retiming**
 *one complex example for Vivado Synthesis options: code, logic scheme for one parameters set, Vivado Synthesis results for different output registers number and python notebook graph plotter*      
├───**module**     
│       ├───code
│       ├───scheme
│       └───synthesis results
