<html><body><samp><pre>
<!@TC:1655115585>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:19:45 2022

#Implementation: SBCTI22WORK3_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1655115586> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1655115586> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1655115586> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N::@XP_MSG">Top.vhd(38)</a><!@TM:1655115586> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:CD630:@XP_MSG">Top.vhd(38)</a><!@TM:1655115586> | Synthesizing work.top.bdf_type.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:398:8:398:22:@W:CD638:@XP_MSG">Top.vhd(398)</a><!@TM:1655115586> | Signal rsmrstn_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:399:8:399:26:@W:CD638:@XP_MSG">Top.vhd(399)</a><!@TM:1655115586> | Signal vccst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:401:8:401:27:@W:CD638:@XP_MSG">Top.vhd(401)</a><!@TM:1655115586> | Signal rsmrst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:402:8:402:24:@W:CD638:@XP_MSG">Top.vhd(402)</a><!@TM:1655115586> | Signal pch_pwrok_signal is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:21:7:21:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(21)</a><!@TM:1655115586> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:29:17:29:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(29)</a><!@TM:1655115586> | Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:6:7:6:22:@N:CD630:@XP_MSG">hda_strap.vhd(6)</a><!@TM:1655115586> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:15:17:15:19:@N:CD234:@XP_MSG">hda_strap.vhd(15)</a><!@TM:1655115586> | Using user defined encoding for type state_type.
Post processing for work.hda_strap_block.hda_strap_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd:7:7:7:20:@N:CD630:@XP_MSG">counter.vhd(7)</a><!@TM:1655115586> | Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:12:7:12:31:@N:CD630:@XP_MSG">primary_voltages_enabler.vhd(12)</a><!@TM:1655115586> | Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:21:1:21:12:@W:CL240:@XP_MSG">primary_voltages_enabler.vhd(21)</a><!@TM:1655115586> | Signal VCCINAUX_EN is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:16:7:16:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(16)</a><!@TM:1655115586> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:29:17:29:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(29)</a><!@TM:1655115586> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:96:1:96:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(96)</a><!@TM:1655115586> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:102:9:102:19:@W:CG290:@XP_MSG">vpp_vddq.vhd(102)</a><!@TM:1655115586> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:111:9:111:16:@W:CG290:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1655115586> | Referenced variable count_2 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:99:8:99:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1655115586> | Referenced variable curr_state_2 is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1655115586> | Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1655115586> | Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1655115586> | Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:5:7:5:21:@N:CD630:@XP_MSG">powerled.vhd(5)</a><!@TM:1655115586> | Synthesizing work.powerled_block.powerled_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:16:17:16:19:@N:CD234:@XP_MSG">powerled.vhd(16)</a><!@TM:1655115586> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:32:1:32:8:@W:CG296:@XP_MSG">powerled.vhd(32)</a><!@TM:1655115586> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:90:8:90:17:@W:CG290:@XP_MSG">powerled.vhd(90)</a><!@TM:1655115586> | Referenced variable mem_alert is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:28:35:35:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1655115586> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:8:35:15:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1655115586> | Referenced variable slp_s3n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:38:10:38:19:@W:CG290:@XP_MSG">powerled.vhd(38)</a><!@TM:1655115586> | Referenced variable dutycycle is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:42:11:42:20:@W:CG290:@XP_MSG">powerled.vhd(42)</a><!@TM:1655115586> | Referenced variable count_clk is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:36:9:36:19:@W:CG290:@XP_MSG">powerled.vhd(36)</a><!@TM:1655115586> | Referenced variable func_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:134:1:134:8:@W:CG296:@XP_MSG">powerled.vhd(134)</a><!@TM:1655115586> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:137:8:137:18:@W:CG290:@XP_MSG">powerled.vhd(137)</a><!@TM:1655115586> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:150:30:150:38:@W:CG290:@XP_MSG">powerled.vhd(150)</a><!@TM:1655115586> | Referenced variable onclocks is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:139:9:139:14:@W:CG290:@XP_MSG">powerled.vhd(139)</a><!@TM:1655115586> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:21:8:21:17:@W:CD638:@XP_MSG">powerled.vhd(21)</a><!@TM:1655115586> | Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:22:8:22:16:@W:CD638:@XP_MSG">powerled.vhd(22)</a><!@TM:1655115586> | Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.powerled_block.powerled_arch
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1655115586> | Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1655115586> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1655115586> | Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1655115586> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:402:8:402:24:@W:CL240:@XP_MSG">Top.vhd(402)</a><!@TM:1655115586> | Signal pch_pwrok_signal is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:399:8:399:26:@W:CL240:@XP_MSG">Top.vhd(399)</a><!@TM:1655115586> | Signal vccst_pwrgd_signal is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:398:8:398:22:@W:CL240:@XP_MSG">Top.vhd(398)</a><!@TM:1655115586> | Signal RSMRSTn_signal is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:488:1:488:10:@W:CL167:@XP_MSG">Top.vhd(488)</a><!@TM:1655115586> | Input pch_pwrok of instance HDA_STRAP is floating</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@N:CL201:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1655115586> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:14:1:14:11:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(14)</a><!@TM:1655115586> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:17:8:17:17:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(17)</a><!@TM:1655115586> | Input V33DSW_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:18:8:18:16:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(18)</a><!@TM:1655115586> | Input V1P8A_OK is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@N:CL201:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1655115586> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:45:2:45:4:@N:CL201:@XP_MSG">dsw_pwrok.vhd(45)</a><!@TM:1655115586> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:23:2:23:11:@N:CL159:@XP_MSG">dsw_pwrok.vhd(23)</a><!@TM:1655115586> | Input V33DSW_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:40:2:40:17:@N:CL159:@XP_MSG">Top.vhd(40)</a><!@TM:1655115586> | Input SATAXPCIE0_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:41:2:41:17:@N:CL159:@XP_MSG">Top.vhd(41)</a><!@TM:1655115586> | Input SATAXPCIE1_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:42:2:42:23:@N:CL159:@XP_MSG">Top.vhd(42)</a><!@TM:1655115586> | Input VCCIN_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:51:2:51:26:@N:CL159:@XP_MSG">Top.vhd(51)</a><!@TM:1655115586> | Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:55:2:55:23:@N:CL159:@XP_MSG">Top.vhd(55)</a><!@TM:1655115586> | Input VR_PROCHOT_FPGA_OUT_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:56:2:56:19:@N:CL159:@XP_MSG">Top.vhd(56)</a><!@TM:1655115586> | Input VR_READY_VCCINAUX is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:57:2:57:16:@N:CL159:@XP_MSG">Top.vhd(57)</a><!@TM:1655115586> | Input VR_READY_VCCIN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:64:2:64:16:@N:CL159:@XP_MSG">Top.vhd(64)</a><!@TM:1655115586> | Input CPU_C10_GATE_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:65:2:65:20:@N:CL159:@XP_MSG">Top.vhd(65)</a><!@TM:1655115586> | Input VCCST_OVERRIDE_3V3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:93:2:93:14:@N:CL159:@XP_MSG">Top.vhd(93)</a><!@TM:1655115586> | Input VCCST_CPU_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:99:2:99:17:@N:CL159:@XP_MSG">Top.vhd(99)</a><!@TM:1655115586> | Input FPGA_SLP_WLAN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:101:2:101:17:@N:CL159:@XP_MSG">Top.vhd(101)</a><!@TM:1655115586> | Input GPIO_FPGA_SoC_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:102:2:102:17:@N:CL159:@XP_MSG">Top.vhd(102)</a><!@TM:1655115586> | Input GPIO_FPGA_SoC_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:104:2:104:17:@N:CL159:@XP_MSG">Top.vhd(104)</a><!@TM:1655115586> | Input GPIO_FPGA_EXP_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:105:2:105:17:@N:CL159:@XP_MSG">Top.vhd(105)</a><!@TM:1655115586> | Input GPIO_FPGA_EXP_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:106:2:106:10:@N:CL159:@XP_MSG">Top.vhd(106)</a><!@TM:1655115586> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:123:2:123:9:@N:CL159:@XP_MSG">Top.vhd(123)</a><!@TM:1655115586> | Input V33S_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:131:2:131:8:@N:CL159:@XP_MSG">Top.vhd(131)</a><!@TM:1655115586> | Input V5A_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:139:2:139:8:@N:CL159:@XP_MSG">Top.vhd(139)</a><!@TM:1655115586> | Input V5S_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:140:2:140:14:@N:CL159:@XP_MSG">Top.vhd(140)</a><!@TM:1655115586> | Input V12_MAIN_MON is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:150:2:150:10:@N:CL159:@XP_MSG">Top.vhd(150)</a><!@TM:1655115586> | Input SOC_SPKR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:151:2:151:10:@N:CL159:@XP_MSG">Top.vhd(151)</a><!@TM:1655115586> | Input SUSACK_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:152:2:152:11:@N:CL159:@XP_MSG">Top.vhd(152)</a><!@TM:1655115586> | Input SUSWARN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:153:2:153:9:@N:CL159:@XP_MSG">Top.vhd(153)</a><!@TM:1655115586> | Input SLP_S0n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:159:2:159:9:@N:CL159:@XP_MSG">Top.vhd(159)</a><!@TM:1655115586> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:229:2:229:12:@N:CL159:@XP_MSG">Top.vhd(229)</a><!@TM:1655115586> | Input SPI_FP_IO3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:230:2:230:12:@N:CL159:@XP_MSG">Top.vhd(230)</a><!@TM:1655115586> | Input SPI_FP_IO2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:284:2:284:9:@N:CL159:@XP_MSG">Top.vhd(284)</a><!@TM:1655115586> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:288:2:288:9:@N:CL159:@XP_MSG">Top.vhd(288)</a><!@TM:1655115586> | Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1655115586> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]

@A: : <!@TM:1655115586> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File: <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_multi_srs_gen.srr:@XP_FILE">SBCTI22WORK3_multi_srs_gen.srr</a>

@A: : <!@TM:1655115586> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
<a name=mapperReport5_head></a>Linked File: <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_premap.srr:@XP_FILE">SBCTI22WORK3_premap.srr</a>

@A: : <!@TM:1655115586> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport7_head></a>Linked File: <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_fpga_mapper.srr:@XP_FILE">SBCTI22WORK3_fpga_mapper.srr</a>

</pre></samp></body></html>
