// Seed: 1933873101
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    output uwire id_10
);
  logic id_12;
  wire  id_13;
  uwire id_14, id_15;
  assign module_1.id_17 = 0;
  assign id_14 = 1;
  assign id_10 = -1'h0;
  assign id_9 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd82,
    parameter id_11 = 32'd30,
    parameter id_20 = 32'd62
) (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input uwire id_6,
    output uwire id_7,
    input wire id_8,
    input supply1 id_9,
    input supply1 _id_10,
    input supply0 _id_11,
    input supply0 id_12,
    input wor id_13[id_20 : 1],
    output wire id_14,
    input supply1 id_15,
    input supply0 id_16,
    output supply1 id_17,
    output tri0 id_18,
    input wire id_19,
    input wire _id_20,
    input wor id_21,
    output wand id_22,
    input supply0 id_23,
    output wand id_24,
    input tri id_25,
    output tri1 id_26,
    output supply1 id_27,
    output tri1 id_28,
    input wire id_29,
    input wire id_30,
    output supply1 id_31,
    input tri id_32,
    input tri id_33,
    input supply0 id_34
);
  wire [id_10 : id_11] id_36;
  module_0 modCall_1 (
      id_4,
      id_25,
      id_29,
      id_3,
      id_9,
      id_12,
      id_21,
      id_16,
      id_18,
      id_17,
      id_18
  );
endmodule
