#ifndef _MC_H_
#define _MC_H_

#include "config.h"
#include "g_std/g_string.h"
#include "memory_hierarchy.h"
#include <string>
#include "stats.h"
#include "g_std/g_unordered_map.h"
#include "g_std/g_vector.h"
#include<math.h>
#include<stdio.h>
#include<iostream>
#include <array>
#include <cstdint>

#define MAX_STEPS 10000

enum ReqType
{
	LOAD = 0,
	STORE
};


enum Scheme
{
   AlloyCache,
   UnisonCache,
   HMA,
   HybridCache,
   NoCache,
   CacheOnly,
   Tagless,
   BasicCache,
   SDCache,
   Trimma,
};

using PhysicalAddr = Address;
using DeviceAddr = Address;
using BlockID = uint32_t;
using BitVector = uint32_t;

/**
 * @brief iRT ä¸ºä¸åŒçš„é›†åˆï¼ˆsetï¼‰ä½¿ç”¨ç‹¬ç«‹çš„æ ‘ç»“æ„;
 * 		  Trimmaæ ¸å¿ƒæ•°æ®ç»“æ„ï¼ŒRadix Tree (per set); â€‹Radixæ ¸å¿ƒç†å¿µâ€‹â€‹ï¼šå°†é”®å€¼æŒ‰æ¯”ç‰¹ä½åˆ†å‰²ï¼Œé€å±‚æ˜ å°„åˆ°æ ‘èŠ‚ç‚¹ï¼›
 * 		  Trimma ä½¿ç”¨ 11 ä½ tag chunk æ¥æ„å»ºä¸€ä¸ª 2048 å‰çš„ radix treeï¼›
 * 		  ä¸€ä¸ªç®€å•çš„ä¸¤çº§ iRT ç»“æ„å°±è¶³ä»¥æ”¯æŒå¤šæ•°æƒ…å†µï¼Œè¿›ä¸€æ­¥å¢åŠ å±‚çº§å¹¶ä¸èƒ½å¸¦æ¥æ›´å¤šç©ºé—´èŠ‚çœ
 * @author Jiahao Lu @ XMU
 * @attention å¯¹äºä¸€ä¸ªPAï¼Œå…¶ç´¢å¼•ä½é¦–å…ˆé€‰æ‹©è¯¥åœ°å€æ‰€åœ¨é›†åˆçš„ tag æ ¹èŠ‚ç‚¹; tag_roots_
 * 			  è¯¥æ ¹èŠ‚ç‚¹æŒ‡å‘å¯¹åº”çš„å¤šçº§é‡æ˜ å°„è¡¨çš„æ ¹ //
 * 			  PAä¸­çš„ tag ä½è¢«åˆ’åˆ†ä¸ºå¤šä¸ªéƒ¨åˆ†ï¼Œç”¨äºé€çº§éå†é‡æ˜ å°„è¡¨ï¼Œç›´åˆ°å®šä½åˆ°å¶å­èŠ‚ç‚¹ï¼Œ
 * 			  è¯¥èŠ‚ç‚¹å­˜å‚¨é‡æ˜ å°„åçš„block IDï¼Œå†ä¸block offsetæ‹¼æ¥ç”Ÿæˆæœ€ç»ˆçš„DAã€‚
 * 
 * 			  > iRTæŸ¥æ‰¾å¤±è´¥ï¼Œåˆ™DA==PA ï¼ˆæœªè¢«cache/migrateæˆ–æœªallocateï¼‰		  
 */
class iRT
{
public:
	struct iRNode{
		bool is_leaf;
		union{
			BitVector* allocated_bits; // ä¸­é—´èŠ‚ç‚¹ä»…ä½¿ç”¨2048ä½å‘é‡ï¼ˆbit vectorï¼‰æ¥è¡¨ç¤ºä¸‹ä¸€å±‚æ˜¯å¦å·²åˆ†é…
			BlockID remapped_id; // ä»…å¶å­èŠ‚ç‚¹å­˜å‚¨é‡æ˜ å°„å— ID
		};
	};

	static constexpr uint32_t BITS_PER_LEVEL = 11;   // æ¯å±‚11ä½
	static constexpr uint32_t CHILDREN_PER_NODE = 1 << BITS_PER_LEVEL; // 2048
	static constexpr uint32_t LEVELS = 2;             // ä¸¤çº§ç»“æ„

	// 48ä½åœ°å€
	struct AddrLayout {
        static constexpr uint32_t SET_BITS = 11;      // 2048 sets
        static constexpr uint32_t TAG_BITS = BITS_PER_LEVEL * LEVELS; // 22ä½
        static constexpr uint32_t OFFSET_BITS = 12;   // 4KBå—åç§»
        static_assert(SET_BITS + TAG_BITS + OFFSET_BITS <= 48, "Address overflow");
        
        // åœ°å€è§£ç 
        static uint32_t set(PhysicalAddr pa) { 
            return (pa >> (TAG_BITS + OFFSET_BITS)) & ((1 << SET_BITS)-1); 
        }
        static uint32_t tag(PhysicalAddr pa, int level) {
            return (pa >> (OFFSET_BITS + (LEVELS-level-1)*BITS_PER_LEVEL)) 
                   & ((1 << BITS_PER_LEVEL)-1);
        }
    };

	g_vector<iRNode> node_pool_;
	g_vector<uint32_t> tag_roots_; // æ ¹èŠ‚ç‚¹ç´¢å¼•
	static constexpr uint32_t INVALID_INDEX = ~0u;

 	iRT(int sets) : tag_roots_(sets, INVALID_INDEX) {
        // é¢„åˆ†é…æ ¹èŠ‚ç‚¹ï¼ˆæ¯ä¸ªsetä¸€ä¸ªï¼‰
        for(auto& root : tag_roots_) {
            root = allocate_node(false); // ä¸­é—´èŠ‚ç‚¹
        }
    }

	/**
	 * @brief æ ¹æ®ç‰©ç†åœ°å€è¿›è¡Œå¤šçº§æŸ¥æ‰¾ã€‚é¦–å…ˆæå–set_indexï¼Œå¦‚æœè¶…å‡ºèŒƒå›´åˆ™è¿”å›æ’ç­‰æ˜ å°„ã€‚
	 * 		  ç„¶åè·å–æ ¹èŠ‚ç‚¹çš„current_idxï¼Œå¦‚æœæ˜¯æ— æ•ˆçš„ï¼Œç›´æ¥è¿”å›ã€‚
	 * 		  ç„¶åå¾ªç¯éå†LEVEL_SIZESçš„å±‚çº§æ•°å‡ä¸€ï¼Œå› ä¸ºæœ€åä¸€çº§æ˜¯å¶èŠ‚ç‚¹ã€‚
	 * 		  åœ¨æ¯ä¸ªå±‚çº§ï¼Œæ£€æŸ¥èŠ‚ç‚¹æ˜¯å¦æ˜¯å¶èŠ‚ç‚¹ï¼ˆå¯èƒ½æå‰ç»ˆæ­¢å¾ªç¯ï¼‰ï¼Œç„¶åæå–å½“å‰å±‚çº§çš„slotã€‚
	 * 		  æ£€æŸ¥è¯¥slotæ˜¯å¦å·²ç»åˆ†é…ï¼Œå¦‚æœæ²¡æœ‰ï¼Œè¿”å›æ’ç­‰æ˜ å°„;
	 * 		  å¦åˆ™è®¡ç®—å­èŠ‚ç‚¹ç´¢å¼•å¹¶ç»§ç»­æŸ¥æ‰¾ã€‚æœ€åå¤„ç†å¶èŠ‚ç‚¹ï¼Œåˆæˆè®¾å¤‡åœ°å€ã€‚
	 * @example pa=0x12345678ï¼š 
	 * 		ã€å‡è®¾å¦‚ä¸‹ã€‘
	 * 			| 11-bit Set | 5-bit Level0 | 5-bit Level1 | 8-bit Block Offset |
	 * 			| (0x3FF)    | (0x1F)       | (0x1F)       | (0xFF)             |
	 * 			 0001 0010 0011 0100 0101 0110 0111 1000
	 * 			| 0001 0010 001 | 1 0100 | 0 1011 | ... | 0111 1000 |
	 * 		ã€æå–æµç¨‹ã€‘
	 * 			set_idx = 0001 0010 001 â†’ 0x113
	 * 			â†’ tag_roots_[0x113]
	 * 			Level-0:1 0100 â†’ 0x14
	 * 			Level-1:0 1011 â†’ 0x0B
	 * 
	 */
	DeviceAddr translate(PhysicalAddr pa) const {
        const uint32_t set_idx = AddrLayout::set(pa);
        if(set_idx >= tag_roots_.size()) return pa;
        
        uint32_t current_idx = tag_roots_[set_idx];
        for(uint32_t level = 0; level < LEVELS-1; ++level) { // ä»…éå†ä¸­é—´å±‚
            if(current_idx >= node_pool_.size())return pa; // è¶Šç•Œä¿æŠ¤
			const auto& node = node_pool_[current_idx];
            if(node.is_leaf) break; // æå‰ç»ˆæ­¢
            
            const uint32_t slot = AddrLayout::tag(pa, level);
            if(!check_bit(node.allocated_bits, slot)) 
                return pa;
                
            current_idx = node.allocated_bits[slot / 32] >> (slot % 32); // ç®€åŒ–ç‰ˆå­èŠ‚ç‚¹ç´¢å¼•
        }
        
        // å¶å­èŠ‚ç‚¹å¤„ç†
        const auto& leaf = node_pool_[current_idx];
        return leaf.is_leaf ? 
            (leaf.remapped_id << AddrLayout::OFFSET_BITS) | (pa & ((1<<AddrLayout::OFFSET_BITS)-1)) 
            : pa;
    }

private:
    // ä½æ“ä½œè¾…åŠ©å‡½æ•°
    bool check_bit(uint32_t* bits, uint32_t pos) const {
        return (bits[pos/32] >> (pos%32)) & 0x1;
    }
    
    /**
	 * @brief èŠ‚ç‚¹åˆ†é…
	 * @todo å¤„ç†å†…å­˜å¯¹é½ ?
	 */
    uint32_t allocate_node(bool is_leaf) {
        const uint32_t idx = node_pool_.size();
        iRNode node;
        node.is_leaf = is_leaf;
        if(!is_leaf) {
            node.allocated_bits = new uint32_t[CHILDREN_PER_NODE/32](); // 64x32-bit
        }
        node_pool_.push_back(node);
        return idx;
    }
};


/**
 * ä½¿ç”¨å¤šçº§è¡¨ç»“æ„çš„ä¸€ä¸ªä¸»è¦é—®é¢˜æ˜¯æŸ¥æ‰¾å»¶è¿Ÿå¢åŠ ã€‚
 * ä¸€ä¸ªå…·æœ‰ ğ¿ çº§çš„é‡æ˜ å°„è¡¨åœ¨æœ€åæƒ…å†µä¸‹å¯èƒ½å¼•å…¥æœ€å¤š ğ¿ + 1 æ¬¡çš„ç‰‡å¤–è®¿é—®ã€‚
 * å°±åƒæ“ä½œç³»ç»Ÿé¡µè¡¨ä¾èµ– TLB æ¥åŠ é€Ÿè®¿é—®ä¸€æ ·ï¼Œé‡æ˜ å°„è¡¨ä¹Ÿéœ€è¦æ›´é«˜æ•ˆçš„ç¼“å­˜æœºåˆ¶ã€‚
 * 
 * 
 */

/**
 * @brief NonIdCacheæ¡ç›®ï¼šéèº«ä»½æ˜ å°„çš„è®¾å¤‡åœ°å€
 */
class NonIdCacheEntry
{
public:
	uint32_t phy_tag;    // ç‰©ç†åœ°å€æ ‡ç­¾
	uint64_t dev_addr;   // è®¾å¤‡åœ°å€
	bool valid;
};

/**
 * @brief ç”¨äºå­˜å‚¨ä¸ä¼ ç»Ÿæ–¹å¼ç›¸åŒçš„æœ‰æ•ˆé‡æ˜ å°„é¡¹ï¼ˆéæ’ç­‰æ˜ å°„ï¼‰ã€‚
 */
class NonIdCache
{
public:
	struct NonIdCacheSet
	{
		g_vector<NonIdCacheEntry> ways; // æ¯ä¸ªset 6 ä¸ªways
		g_vector<uint32_t> lru_value; // æ›¿æ¢ç­–ç•¥å°±æŒ‰LRUæ¥å§

		NonIdCacheSet() : ways(6), lru_value(6, 0) { // é»˜è®¤åˆå§‹åŒ–validä¸ºfalse
            for (auto& entry : ways) {
                entry = NonIdCacheEntry(); // æ˜¾å¼åˆå§‹åŒ–
            }
        }
	};

	g_vector<NonIdCacheSet> sets; // 2048ä¸ª

	NonIdCache() : sets(2048){}

	bool lookup(PhysicalAddr pa, DeviceAddr& da)
	{
		uint32_t set_idx = (pa >> 6) & 0x7FF; // æš‚å®š11ä½ç´¢å¼•ï¼Œåç»­å†æ”¹
		uint32_t tag = pa >> 17; // å‰©ä½™ä½ä½œä¸ºtag

		NonIdCacheSet& target_set = sets[set_idx];
		for (int i = 0; i < 6; ++i) {
            if (target_set.ways[i].valid && 
                target_set.ways[i].phy_tag == tag) {
                // æ›´æ–°LRUä¿¡æ¯
                update_lru(target_set.lru_value, i);
                da = target_set.ways[i].dev_addr;
                return true;
            }
        }
        return false;
 	}

	void insert(PhysicalAddr pa, DeviceAddr da)
	{
		uint32_t set_idx = (pa >> 6) & 0x7FF;
		uint32_t tag = pa >> 17;

		NonIdCacheSet& target_set = sets[set_idx];
		int victim_way = find_lru_victim(target_set.lru_value);

		target_set.ways[victim_way] = {tag, da, true};
		update_lru(target_set.lru_value, victim_way);
	}

	void update_lru(g_vector<uint32_t>& counters, int used_way) {
        // æ—¶é—´æˆ³æ³•æ›´æ–°LRU 
    	for (auto& cnt : counters) ++cnt;
        counters[used_way] = 0;
    }

	int find_lru_victim(const g_vector<uint32_t>& counters) {
        // æ‰‹åŠ¨æŸ¥æ‰¾æœ€å¤§å€¼çš„ç´¢å¼•ï¼ˆæ›¿ä»£std::max_elementï¼‰
        uint32_t max_val = counters[0];
        int max_idx = 0;
        for (uint64_t i = 1; i < counters.size(); ++i) {
            if (counters[i] > max_val) {
                max_val = counters[i];
                max_idx = i;
            }
        }
        return max_idx;
    }
};

/**
 * @brief ç”¨äºè¿‡æ»¤è¢«è·³è¿‡çš„æ’ç­‰æ˜ å°„é¡¹ï¼Œå¹¶é€šè¿‡æ›´é«˜æ•ˆçš„ SRAM ç©ºé—´åˆ©ç”¨æ–¹å¼ä¿å­˜è¿™äº›ä¿¡æ¯ã€‚
 * 		  IdCacheæ¡ç›®ï¼š8KBè¶…çº§å—çš„ä½å›¾ï¼ˆ32ä¸ª256Bå—ï¼‰
 * 		  ç±»ä¼¼äºæ‰‡åŒºç¼“å­˜ï¼ˆsector cacheï¼‰[MASCOTS'00]
 */
class IdCacheEntry
{
public:
	uint32_t super_tag; // è¶…çº§å—æ ‡ç­¾ï¼ˆåœ°å€çš„é«˜ä½éƒ¨åˆ†ï¼‰
	uint32_t bitmap;  // 32ä½ä½å›¾ï¼Œæ¯bitå¯¹åº”ä¸€ä¸ªå—çš„èº«ä»½æ˜ å°„çŠ¶æ€
	bool valid;
};

class IdCache
{
public:
	struct IdCacheSet{
		g_vector<IdCacheEntry> ways; // æ¯ä¸ªset 16ways
		g_vector<uint32_t> access_time; // FIFO

		IdCacheSet() : ways(16),access_time(16,0){}
	};

	g_vector<IdCacheSet> sets; // 256ä¸ª
	uint32_t timestamp = 0; 

	IdCache() : sets(256){}

	bool lookup(PhysicalAddr pa, uint32_t& out_bitmap)
	{
		uint32_t super_tag = pa >> 7; // 8KB
		uint32_t set_idx = hash_function(super_tag) & 255;

		IdCacheSet& target_set = sets[set_idx];
		for (int i = 0; i < 16; ++i) {
            if (target_set.ways[i].valid && 
                target_set.ways[i].super_tag == super_tag) {
                out_bitmap = target_set.ways[i].bitmap;
                target_set.access_time[i] = ++timestamp; // æ›´æ–°è®¿é—®æ—¶é—´
                return true;
            }
        }
		return false;
	}

	void insert(PhysicalAddr pa, uint32_t bitmap)
	{
		uint32_t super_tag = pa >> 7; //8KB
		uint32_t set_idx = hash_function(super_tag) % 256;

		IdCacheSet& target_set = sets[set_idx];
		int victim_way = find_fifo_victim(target_set.access_time);
		target_set.ways[victim_way] = {super_tag, bitmap, true};
		target_set.access_time[victim_way] = ++timestamp;
	}

	uint32_t hash_function(uint32_t key) {
        key = ((key >> 16) ^ key) * 0x45d9f3b;
        key = ((key >> 16) ^ key) * 0x45d9f3b;
        return key >> 16;
    }

	int find_fifo_victim(const g_vector<uint32_t>& access_time) 
	{
		if (access_time.empty()) return -1;
		
		uint32_t min_val = access_time[0];
		int min_idx = 0;
		
		for (uint64_t i = 1; i < access_time.size(); ++i) {
			if (access_time[i] < min_val) {
				min_val = access_time[i];
				min_idx = i;
			}
		}
		return min_idx;
	}
};



/**
 * @brief å¶å­èŠ‚ç‚¹ï¼Œæ¯ä¸ªå¶å­èŠ‚ç‚¹æŒ‚4ä¸ªway
 * @author Jiahao Lu @ XMU
 * @attention æ–‡ç« è¿˜æ²¡æŠ•å‡ºå»ï¼Œè¿™æ®µä»£ç ä¸å¯ä»¥å¼€æº
 */
class SDLNode
{
private:
	int last_way = 0;
public:
	// store in 3D-Stacked SRAM
	g_vector<bool> empty_array; // æŒ‡ç¤º4ä¸ªwayçš„emptyæƒ…å†µ
	g_vector<uint64_t> c_tag; // æŒ‡ç¤º4ä¸ªå‹ç¼©åçš„tag
	g_vector<uint32_t> rrpv_array; // æŒ‡ç¤º4ä¸ªwayçš„rrpvå€¼

	// store in DDR
	g_vector<g_vector<bool>> dirty_vector;
	g_vector<g_vector<bool>> valid_vector;


	SDLNode()
	{
		empty_array.resize(4,true);
		c_tag.resize(4,0);
		rrpv_array.resize(4,3); // æŒ‰ç…§3æ¥åˆå§‹åŒ–
		dirty_vector.resize(4, g_vector<bool>(64, false)); 
		valid_vector.resize(4, g_vector<bool>(64, false)); 
	}

	/**
	 * @brief æ›´æ–°RRPVs,ä¿è¯è‡³å°‘æœ‰ä¸€ä¸ªRRPV=3çš„ï¼›è¢«åŠ¨è°ƒç”¨ï¼›ä¸»åŠ¨agingå¾…è€ƒè™‘
	 */
	void updRRPV()
	{
		bool hasRRPV = false;
		while(!hasRRPV)
		{
			for(int i = 0 ;i < 4;i++)
			{
				if(rrpv_array[i]==3)
				{
					hasRRPV = true;
					break;
				}
			}
			if(!hasRRPV)
			{
				for(int i = 0 ;i < 4;i++)
				{
					rrpv_array[i] += 1;
				}
			}
		}
	}

	/**
	 * @brief æ ¹æ®RRPVé€‰æ‹©æ·˜æ±°/é©±é€çš„way
	 * @todo ä¼˜åŒ–victim_wayçš„é€‰æ‹©ï¼Œæ‹’ç»ä»0å¼€å§‹éå†
	 */
	int findRRPVEvict()
	{
		int victim_way_idx = -1;
		updRRPV(); // ä¿è¯æœ‰å¯ä»¥æ›¿æ¢çš„
		for(int i = 0; i < 4; i++)
		{
			last_way += 1;
			if(last_way == 4)last_way = 0;
			if(rrpv_array[last_way]==3)
			{
				victim_way_idx = last_way;
				break;
			}
		}
		assert(-1 != victim_way_idx);
		return victim_way_idx;
	}

	/**
	 * @brief æ ¹æ®wayä¿¡æ¯æ›´æ–°RRPVçš„å€¼
	 */
	void resetRRPV(int way, uint32_t set_rrpv = 2)
	{
		rrpv_array[way] = set_rrpv;
	}
};

/**
 * @brief ä¸€ä¸ªSetå¯¹åº”çš„SDTree;
 * @author Jiahao Lu @ XMU
 */
class SDTree
{
public:
	bool full_bit; // æŒ‡ç¤ºæ˜¯å¦å…¨æ»¡
	g_vector<uint16_t> path_bit_array; // æŒ‡ç¤ºpathé€‰æ‹© (0ä¸Šæ¬¡èµ°å³å­æ ‘ï¼Œ1ä¸Šæ¬¡èµ°å·¦å­æ ‘)
	g_vector<SDLNode> sdnodes; // å¶å­èŠ‚ç‚¹çš„é›†åˆ
	uint16_t tree_height; // æ ‘é«˜ï¼ˆä¾¿äºæ ‘çš„è®¡ç®—ï¼‰
	

	/**
	 * @brief è·¯å¾„çš„é€‰æ‹©ï¼›æ ¹èŠ‚ç‚¹å¼€å§‹æ£€æŸ¥ï¼Œæ ¹æ®0/1ï¼ŒæŒ‡ç¤ºä¸‹ä¸€å±‚é€‰æ‹©çš„èŠ‚ç‚¹ï¼›
	 * 		  å½“å‰å±‚ä¸º`i`,åˆ™å·¦å­èŠ‚ç‚¹ä¸º`2i+1`,å³å­èŠ‚ç‚¹`2i+2`
	 * 		  vector pathè¡¨ç¤ºè·¯å¾„åŒ…å«çš„èŠ‚ç‚¹ä¿¡æ¯ã€‚
	 * 		  è¿”å›çš„æ˜¯å¶å­èŠ‚ç‚¹ç´¢å¼•
	 */
	int path_select()
	{
		int cur_node = 0;
		uint16_t times = tree_height - 1;
		g_vector<int> path;
		path.push_back(cur_node);
		while(times)
		{
			times -= 1;
			if(path_bit_array[cur_node] == 0)
			{
				cur_node = 2 * cur_node + 1;
				path.push_back(cur_node);
			}
			else
			{
				cur_node = 2 * cur_node + 2;
				path.push_back(cur_node);
			}
		}

		// Example node_idx = 3  lnode_idx = 3 + 1 - 2^(2) = 0
		int lnode_idx = path[tree_height-1] + 1 - (int)(pow(2,tree_height-1)+0.5); 
		return lnode_idx;
	}

	/**
	 * @brief æ›´æ–°æ˜¯å¦ä¸ºæ»¡ï¼ˆä»£ç ä¸Šå†™éœ€è¦äºŒé‡å¾ªç¯ï¼Œç¡¬ä»¶å®ç°çš„è¯åªéœ€è¦way/ç”µè·¯å¹¶è¡Œåº¦ä¸ªcyclesï¼‰
	 */
	void updFullState()
	{
		full_bit = 1;
		for(int i = 0; i < (int)(pow(2,tree_height-1)+0.5);i++)
		{
			for(int j = 0; j < 4; j++)
			{
				if(sdnodes[i].empty_array[j]==1)
				{
					full_bit = 0;
					break;
				}
			}
		}
	}

	/**
	 * @brief è¿”å›pairï¼Œfirstè¡¨ç¤ºå¯¹åº”å¶å­èŠ‚ç‚¹ç´¢å¼•ï¼Œsecondè¡¨ç¤ºå¶å­èŠ‚ç‚¹å¯¹åº”çš„wayçš„index;
	 *  	  ä»£ç å®ç°æ˜¯äºŒé‡å¾ªç¯ï¼Œä½†æ˜¯ç¡¬ä»¶å®ç°çš„è¯åªéœ€è¦way/ç”µè·¯å¹¶è¡Œåº¦ä¸ªcycles;
	 * 		  åªæ˜¯æ‰¾åˆ°empty wayï¼Œä¸ä¼šæ›´æ–°full_bit
	 */
	std::pair<int,int> findEmptyWay()
	{
		std::pair<int,int> pij;
		pij = std::make_pair(-1,-1);
		updFullState();
		if(!full_bit)
		{
			for(int i = 0; i < (int)(pow(2,tree_height-1)+0.5);i++)
			{
				for(int j = 0; j < 4;j++)
				{
					if(sdnodes[i].empty_array[j]==true)
					{
						pij = std::make_pair(i,j); 
						break;
					}
				}
			}
		}
		return pij;
	}

	/**
	 * @brief æ ¹æ®æ›¿æ¢/è®¿é—®å¶å­èŠ‚ç‚¹ç´¢å¼•ï¼Œæ›´æ–°æ ¹èŠ‚ç‚¹å’Œä¸­é—´èŠ‚ç‚¹çš„path bit
	 */
	void updNodePathBit(int lnode_idx)
	{
		int rev_idx = (int)(pow(2,tree_height-1)+0.5) - 1 + lnode_idx;
		g_vector<int> rev_path;
		int current_index = rev_idx;
		rev_path.push_back(rev_idx);

		while(current_index > 0)
		{
			int parent_idx = (current_index - 1) / 2;
			rev_path.push_back(parent_idx);
			bool left = current_index == 2 * parent_idx + 1;
			if(left)path_bit_array[parent_idx] = 1; // æœ¬æ¬¡èµ°å·¦å­æ ‘ï¼Œæ•…æ›´æ–°ä¸º1
			else path_bit_array[parent_idx] = 0; // æœ¬æ¬¡èµ°å³å­æ ‘ï¼Œæ•…æ›´æ–°ä¸º0
			current_index = parent_idx;
		}
	};
};



class Way
{
public:
   Address tag;
   bool valid;
   bool dirty;
   uint64_t lru_value;

   g_vector<bool> valid_vector;
   g_vector<bool> dirty_vector;

   void cleanVector()
   {
	  for(uint64_t i = 0; i < valid_vector.size(); i++)
	  {
		valid_vector[i]=false;
		dirty_vector[i]=false;
	  }
   }
};

class Set
{
public:
   Way * ways;
   uint32_t num_ways;

   uint32_t getEmptyWay()
   {
      for (uint32_t i = 0; i < num_ways; i++)
         if (!ways[i].valid)
            return i;
      return num_ways;
   };
   bool hasEmptyWay() { return getEmptyWay() < num_ways; };

   uint32_t findLRUEvictWay()
   {
		if(hasEmptyWay())return getEmptyWay();
		uint64_t max_value = 0;
		uint32_t evict_way_idx = 0;
		for(uint32_t i = 0 ;i < num_ways;i++)
		{
			if(ways[i].lru_value > max_value)
			{
				max_value = ways[i].lru_value;
				evict_way_idx = i;
			}
		}
		return evict_way_idx;
   };

   void updateLRUState(uint32_t way_idx)
   {
		for(uint32_t i=0 ; i < num_ways ;i++)
		{
			if(i != way_idx && ways[i].valid)
			{
				ways[i].lru_value += 1;
			}
		}
		ways[way_idx].lru_value = 0;
		ways[way_idx].valid = true;
   };
};


// Not modeling all details of the tag buffer. 
class TagBufferEntry
{
public:
	Address tag;
	bool remap;
	uint32_t lru;
};

class TagBuffer : public GlobAlloc {
public:
	TagBuffer(Config &config);
	// return: exists in tag buffer or not.
	uint32_t existInTB(Address tag);
	uint32_t getNumWays() { return _num_ways; };

	// return: if the address can be inserted to tag buffer or not.
	bool canInsert(Address tag);
	bool canInsert(Address tag1, Address tag2);
	void insert(Address tag, bool remap);
	double getOccupancy() { return 1.0 * _entry_occupied / _num_ways / _num_sets; };
	void clearTagBuffer();
	void setClearTime(uint64_t time) { _last_clear_time = time; };
	uint64_t getClearTime() { return _last_clear_time; };
private:
	void updateLRU(uint32_t set_num, uint32_t way);
	TagBufferEntry ** _tag_buffer;
	uint32_t _num_ways;
	uint32_t _num_sets;
	uint32_t _entry_occupied;
	uint64_t _last_clear_time;
};

class TLBEntry
{
public:
   uint64_t tag;
   uint64_t way;
   uint64_t count; // for OS based placement policy

   // the following two are only for UnisonCache
   // due to space cosntraint, it is not feasible to keep one bit for each line, 
   // so we use 1 bit for 4 lines.
   uint64_t touch_bitvec; // whether a line is touched in a page
   uint64_t dirty_bitvec; // whether a line is dirty in page
};

class LinePlacementPolicy;
class PagePlacementPolicy;
class OSPlacementPolicy;

//class PlacementPolicy;
class DDRMemory;

class MemoryController : public MemObject {
private:
	DDRMemory * BuildDDRMemory(Config& config, uint32_t frequency, uint32_t domain, g_string name, const std::string& prefix, uint32_t tBL, double timing_scale);
	
	g_string _name;

	// Trace related code
	lock_t _lock;
	lock_t _page_lock;
	bool _collect_trace;
	g_string _trace_dir;
	Address _address_trace[10000];
	uint32_t _type_trace[10000];
	uint32_t _cur_trace_len;
	uint32_t _max_trace_len;

	// External Dram Configuration
	MemObject *	_ext_dram;
	g_string _ext_type; 
public:	
	// MC-Dram Configuration
	MemObject ** _mcdram;
	uint32_t _mcdram_per_mc;
	g_string _mcdram_type;

	uint32_t _fm_size;
	uint32_t _set_assoc;
	g_vector<SDTree> sdtrees;


	// Trimma
	uint32_t block_size; // paper default 256GB
	uint32_t set_assoc; // CLIæ¥æ”¶num_ways
	uint32_t irt_levels; // default 3
	NonIdCache nonIdCache;
	IdCache idCache;

	// <set_id,tag,way>
	struct Triplet {
		uint64_t first;
		uint64_t second;
		uint64_t third;
	};
	g_vector<Triplet> _basic_tag_buffer;

	uint64_t getNumRequests() { return _num_requests; };
   	uint64_t getNumSets()     { return _num_sets; };
   	uint32_t getNumWays()     { return _num_ways; };
   	double getRecentMissRate(){ return (double) _num_miss_per_step / (_num_miss_per_step + _num_hit_per_step); };
   	Scheme getScheme()      { return _scheme; };
   	Set * getSets()         { return _cache; };
   	g_unordered_map<Address, TLBEntry> * getTLB() { return &_tlb; };
	TagBuffer * getTagBuffer() { return _tag_buffer; };

	uint64_t getGranularity() { return _granularity; };

private:
	// For Alloy Cache.
	Address transMCAddress(Address mc_addr);
	// For Page Granularity Cache
	Address transMCAddressPage(uint64_t set_num, uint32_t way_num); 

	// For Tagless.
	// For Tagless, we don't use "Set * _cache;" as other schemes. Instead, we use the following 
	// structure to model a fully associative cache with FIFO replacement 
	//vector<Address> _idx_to_address;
	uint64_t _next_evict_idx;
	//map<uint64_t, uint64_t> _address_to_idx;

	// Cache structure
	uint64_t _granularity;
	uint64_t _num_ways;
	uint64_t _cache_size;  // in Bytes
	uint64_t _num_sets;

	int current_tagbuffer_idx;
	bool is_ideal;

	Set * _cache;
	LinePlacementPolicy * _line_placement_policy;
	PagePlacementPolicy * _page_placement_policy;
	OSPlacementPolicy * _os_placement_policy;
	uint64_t _num_requests;
	Scheme _scheme; 
	TagBuffer * _tag_buffer;
	
	// For HybridCache
	uint32_t _footprint_size; 

	// Balance in- and off-package DRAM bandwidth. 
	// From "BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems"
	bool _bw_balance; 
	uint64_t _ds_index;

	// TLB Hack
	g_unordered_map <Address, TLBEntry> _tlb;
	uint64_t _os_quantum;

    // Stats
	Counter _numPlacement;
  	Counter _numCleanEviction;
	Counter _numDirtyEviction;
	Counter _numLoadHit;
	Counter _numLoadMiss;
	Counter _numStoreHit;
	Counter _numStoreMiss;
	Counter _numCounterAccess; // for FBR placement policy  

	Counter _numTagLoad;
	Counter _numTagStore;
	// For HybridCache	
	Counter _numTagBufferFlush;
	Counter _numTBDirtyHit;
	Counter _numTBDirtyMiss;
	// For UnisonCache
	Counter _numTouchedLines;
	Counter _numEvictedLines;

	Counter invalid_data_size;
	Counter valid_data_size;
	Counter migrate_data_size;
	Counter policy_update_size;
	Counter _numTotalHit;
	Counter _numTotalMiss;



	uint64_t _num_hit_per_step;
   	uint64_t _num_miss_per_step;
	uint64_t _mc_bw_per_step;
	uint64_t _ext_bw_per_step;
   	double _miss_rate_trace[MAX_STEPS];

   	uint32_t _num_steps;

	// to model the SRAM tag
	bool 	_sram_tag;
	uint32_t _llc_latency;
public:
	MemoryController(g_string& name, uint32_t frequency, uint32_t domain, Config& config);
	uint64_t access(MemReq& req);
	uint64_t unison_cache_access(MemReq& req);
	uint64_t ideal_unison_access(MemReq& req);
	uint64_t basic_cache_access(MemReq& req);	
	uint64_t theoretical_basic_cache_access(MemReq& req);
	uint64_t test_cache_access(MemReq& req);
	uint64_t ideal_cache_access(MemReq& req);
	uint64_t sdcache_access(MemReq& req);
	uint64_t trimma_access(MemReq& req);
	const char * getName() { return _name.c_str(); };
	void initStats(AggregateStat* parentStat); 
	
	/**
	 * @brief æ±‚log2x
	 */
	uint32_t log2_uint32(uint32_t x) 
	{
		if (x == 0) return 0; 
		return 31 - __builtin_clz(x);
	}
	// Use glob mem
	//using GlobAlloc::operator new;
	//using GlobAlloc::operator delete;
};

#endif