#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep 28 23:07:40 2017
# Process ID: 14936
# Current directory: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9712 C:\Users\oousterm\Documents\GitHub\CPE-233\WOW\CPE_233_Olive and Andrew\CPE_233_Olive and Andrew.xpr
# Log file: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/vivado.log
# Journal file: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/oousterm/Desktop/CPE_233_Olive and Andrew' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 777.133 ; gain = 94.332
update_compile_order -fileset sources_1
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/test_bench.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/test_bench.vhd}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 28 23:23:12 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 807.359 ; gain = 21.660
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
run 10 us
add_force {/Exp1_Main/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 us
add_force {/Exp1_Main/BTN_IN} -radix hex {1 0ns} -cancel_after 100
add_force {/Exp1_Main/BTN_IN} -radix hex {0 100ns}
run 10 us
add_force {/Exp1_Main/BTN_IN} -radix hex {1 0ns}
run 5 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Sep 28 23:33:27 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Sep 28 23:34:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712178A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Sep 28 23:35:30 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/Exp1_Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs synth_1 -jobs 2
[Thu Sep 28 23:49:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Sep 28 23:52:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Sep 28 23:56:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
[Thu Sep 28 23:56:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/Exp1_Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 00:06:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.754 ; gain = 0.000
add_force {/Exp1_Main/clk} -radix hex {1 0ns} {0 500000ps} -repeat_every 1000000ps
add_force {/Exp1_Main/BTN_IN} -radix hex {1 0ns}
run 10 us
run 10 us
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
run 10 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712178A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183712178A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Sep 29 00:21:03 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
[Fri Sep 29 00:21:03 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
add_force {/Exp1_Main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
add_force {/Exp1_Main/clk} -radix hex {1 0ns} {0 500000ps} -repeat_every 1000000ps
run 10 us
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/Exp1_Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 00:25:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.746 ; gain = 0.000
add_force {/Exp1_Main/clk} -radix hex {0 0ns} {1 500000ps} -repeat_every 1000000ps
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
run 10 us
add_force {/Exp1_Main/BTN_IN} -radix hex {1 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 00:44:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.746 ; gain = 0.000
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
add_force {/Exp1_Main/clk} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
ERROR: [VRFC 10-1412] syntax error near then [C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:25]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 00:58:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Exp1_Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.746 ; gain = 0.000
add_force {/Exp1_Main/BTN_IN} -radix hex {0 0ns}
add_force {/Exp1_Main/clk} -radix hex {0 0ns} {1 500000ps} -repeat_every 1000000ps
run 10 us
run 100 us
add_force {/Exp1_Main/BTN_IN} -radix hex {1 0ns}
run 100 us
close [ open {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_test.vhd} w ]
add_files {{C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_test.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1067.746 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_test [clk_test_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 01:19:49 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:37 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:39 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:42 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Exp1_Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Exp1_Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/CLK_reducer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLK_reducer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Comarator_GT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Comarator_GT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Counter_4Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_4Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/FSM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/MUX_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RAM_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/RCA_5Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_5Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/ROM_Exp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM_Exp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Register_8Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_8Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/clk_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_test
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/sseg_dec_uni.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sseg_dec_uni
INFO: [VRFC 10-307] analyzing entity bin2bcdconv
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.srcs/sources_1/new/Exp1_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exp1_Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto c138533ffcaa46b0a7ea7a066f3a3f3c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Exp1_Main_behav xil_defaultlib.Exp1_Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.CLK_reducer [clk_reducer_default]
Compiling architecture behavioral of entity xil_defaultlib.FSM_Exp1 [fsm_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter_4Bit [counter_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM_16x8 [ram_16x8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_8Bit [register_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM_Exp1 [rom_exp1_default]
Compiling architecture behavioral of entity xil_defaultlib.Comarator_GT [comarator_gt_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_5Bit [rca_5bit_default]
Compiling architecture my_ckt of entity xil_defaultlib.bin2bcdconv [bin2bcdconv_default]
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture my_sseg of entity xil_defaultlib.sseg_dec_uni [sseg_dec_uni_default]
Compiling architecture behavioral of entity xil_defaultlib.clk_test [clk_test_default]
Compiling architecture behavioral of entity xil_defaultlib.exp1_main
Built simulation snapshot Exp1_Main_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive -notrace
couldn't read file "C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 29 01:23:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Exp1_Main_behav -key {Behavioral:sim_1:Functional:Exp1_Main} -tclbatch {Exp1_Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Exp1_Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1067.746 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Sep 29 01:27:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
[Fri Sep 29 01:27:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Sep 29 01:30:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/synth_1/runme.log
[Fri Sep 29 01:30:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/oousterm/Documents/GitHub/CPE-233/WOW/CPE_233_Olive and Andrew/CPE_233_Olive and Andrew.runs/impl_1/Exp1_Main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183712178A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 03:52:58 2017...
