/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2010  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 11/9/2010 1:16:58                                             */
/*     RDB file : //HERA/                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_PWRMGR_H__
#define __BRCM_RDB_PWRMGR_H__

#define PWRMGR_LCDTE_EVENT_OFFSET                                         0x00000000
#define PWRMGR_LCDTE_EVENT_TYPE                                           UInt32
#define PWRMGR_LCDTE_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_LCDTE_EVENT_LCDTE_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_LCDTE_EVENT_LCDTE_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_LCDTE_EVENT_LCDTE_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_LCDTE_EVENT_LCDTE_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_LCDTE_EVENT_LCDTE_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_LCDTE_EVENT_LCDTE_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_SSP2SYN_EVENT_OFFSET                                       0x00000004
#define PWRMGR_SSP2SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP2SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP2SYN_EVENT_SSP2SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP2DI_EVENT_OFFSET                                        0x00000008
#define PWRMGR_SSP2DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP2DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP2DI_EVENT_SSP2DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP2CK_EVENT_OFFSET                                        0x0000000C
#define PWRMGR_SSP2CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP2CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP2CK_EVENT_SSP2CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP1SYN_EVENT_OFFSET                                       0x00000010
#define PWRMGR_SSP1SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP1SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP1SYN_EVENT_SSP1SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP1DI_EVENT_OFFSET                                        0x00000014
#define PWRMGR_SSP1DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP1DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP1DI_EVENT_SSP1DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP1CK_EVENT_OFFSET                                        0x00000018
#define PWRMGR_SSP1CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP1CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP1CK_EVENT_SSP1CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP0SYN_EVENT_OFFSET                                       0x0000001C
#define PWRMGR_SSP0SYN_EVENT_TYPE                                         UInt32
#define PWRMGR_SSP0SYN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SSP0SYN_EVENT_SSP0SYN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SSP0DI_EVENT_OFFSET                                        0x00000020
#define PWRMGR_SSP0DI_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP0DI_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP0DI_EVENT_SSP0DI_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SSP0CK_EVENT_OFFSET                                        0x00000024
#define PWRMGR_SSP0CK_EVENT_TYPE                                          UInt32
#define PWRMGR_SSP0CK_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SSP0CK_EVENT_SSP0CK_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_DIGCLKREQ_EVENT_OFFSET                                     0x00000028
#define PWRMGR_DIGCLKREQ_EVENT_TYPE                                       UInt32
#define PWRMGR_DIGCLKREQ_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_DIGCLKREQ_EVENT_DIGCLKREQ_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_ANA_SYS_REQ_EVENT_OFFSET                                   0x0000002C
#define PWRMGR_ANA_SYS_REQ_EVENT_TYPE                                     UInt32
#define PWRMGR_ANA_SYS_REQ_EVENT_RESERVED_MASK                            0xFFFFFFF8
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_CONDITION_ACTIVE_SHIFT    0
#define    PWRMGR_ANA_SYS_REQ_EVENT_ANA_SYS_REQ_CONDITION_ACTIVE_MASK     0x00000001

#define PWRMGR_SYSCLKREQ_EVENT_OFFSET                                     0x00000030
#define PWRMGR_SYSCLKREQ_EVENT_TYPE                                       UInt32
#define PWRMGR_SYSCLKREQ_EVENT_RESERVED_MASK                              0xFFFFFFF8
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_CONDITION_ACTIVE_SHIFT        0
#define    PWRMGR_SYSCLKREQ_EVENT_SYSCLKREQ_CONDITION_ACTIVE_MASK         0x00000001

#define PWRMGR_UBRX_EVENT_OFFSET                                          0x00000034
#define PWRMGR_UBRX_EVENT_TYPE                                            UInt32
#define PWRMGR_UBRX_EVENT_RESERVED_MASK                                   0xFFFFFFF8
#define    PWRMGR_UBRX_EVENT_UBRX_POSEDGE_CONDITION_ENABLE_SHIFT          2
#define    PWRMGR_UBRX_EVENT_UBRX_POSEDGE_CONDITION_ENABLE_MASK           0x00000004
#define    PWRMGR_UBRX_EVENT_UBRX_NEGEDGE_CONDITION_ENABLE_SHIFT          1
#define    PWRMGR_UBRX_EVENT_UBRX_NEGEDGE_CONDITION_ENABLE_MASK           0x00000002
#define    PWRMGR_UBRX_EVENT_UBRX_CONDITION_ACTIVE_SHIFT                  0
#define    PWRMGR_UBRX_EVENT_UBRX_CONDITION_ACTIVE_MASK                   0x00000001

#define PWRMGR_UBCTSN_EVENT_OFFSET                                        0x00000038
#define PWRMGR_UBCTSN_EVENT_TYPE                                          UInt32
#define PWRMGR_UBCTSN_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_UBCTSN_EVENT_UBCTSN_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_UB2RX_EVENT_OFFSET                                         0x0000003C
#define PWRMGR_UB2RX_EVENT_TYPE                                           UInt32
#define PWRMGR_UB2RX_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_UB2RX_EVENT_UB2RX_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_UB2RX_EVENT_UB2RX_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_UB2RX_EVENT_UB2RX_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_UB2RX_EVENT_UB2RX_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_UB2RX_EVENT_UB2RX_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_UB2RX_EVENT_UB2RX_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_UB2CTSN_EVENT_OFFSET                                       0x00000040
#define PWRMGR_UB2CTSN_EVENT_TYPE                                         UInt32
#define PWRMGR_UB2CTSN_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_UB2CTSN_EVENT_UB2CTSN_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SIMDET_EVENT_OFFSET                                        0x00000044
#define PWRMGR_SIMDET_EVENT_TYPE                                          UInt32
#define PWRMGR_SIMDET_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SIMDET_EVENT_SIMDET_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SIMDET_EVENT_SIMDET_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SIMDET_EVENT_SIMDET_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SIMDET_EVENT_SIMDET_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SIMDET_EVENT_SIMDET_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SIMDET_EVENT_SIMDET_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SIM2DET_EVENT_OFFSET                                       0x00000048
#define PWRMGR_SIM2DET_EVENT_TYPE                                         UInt32
#define PWRMGR_SIM2DET_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SIM2DET_EVENT_SIM2DET_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_MMC0D3_EVENT_OFFSET                                        0x0000004C
#define PWRMGR_MMC0D3_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC0D3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC0D3_EVENT_MMC0D3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC0D1_EVENT_OFFSET                                        0x00000050
#define PWRMGR_MMC0D1_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC0D1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC0D1_EVENT_MMC0D1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC1D3_EVENT_OFFSET                                        0x00000054
#define PWRMGR_MMC1D3_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC1D3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC1D3_EVENT_MMC1D3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MMC1D2_EVENT_OFFSET                                        0x00000058
#define PWRMGR_MMC1D2_EVENT_TYPE                                          UInt32
#define PWRMGR_MMC1D2_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MMC1D2_EVENT_MMC1D2_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SDDAT3_EVENT_OFFSET                                        0x0000005C
#define PWRMGR_SDDAT3_EVENT_TYPE                                          UInt32
#define PWRMGR_SDDAT3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SDDAT3_EVENT_SDDAT3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SDDAT1_EVENT_OFFSET                                        0x00000060
#define PWRMGR_SDDAT1_EVENT_TYPE                                          UInt32
#define PWRMGR_SDDAT1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_SDDAT1_EVENT_SDDAT1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_SLB1CLK_EVENT_OFFSET                                       0x00000064
#define PWRMGR_SLB1CLK_EVENT_TYPE                                         UInt32
#define PWRMGR_SLB1CLK_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SLB1CLK_EVENT_SLB1CLK_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SLB1DAT_EVENT_OFFSET                                       0x00000068
#define PWRMGR_SLB1DAT_EVENT_TYPE                                         UInt32
#define PWRMGR_SLB1DAT_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SLB1DAT_EVENT_SLB1DAT_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SWCLKTCK_EVENT_OFFSET                                      0x0000006C
#define PWRMGR_SWCLKTCK_EVENT_TYPE                                        UInt32
#define PWRMGR_SWCLKTCK_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_SWCLKTCK_EVENT_SWCLKTCK_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_SWDIOTMS_EVENT_OFFSET                                      0x00000070
#define PWRMGR_SWDIOTMS_EVENT_TYPE                                        UInt32
#define PWRMGR_SWDIOTMS_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_SWDIOTMS_EVENT_SWDIOTMS_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_KEY_R0_EVENT_OFFSET                                        0x00000074
#define PWRMGR_KEY_R0_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R0_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R0_EVENT_KEY_R0_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R1_EVENT_OFFSET                                        0x00000078
#define PWRMGR_KEY_R1_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R1_EVENT_KEY_R1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R2_EVENT_OFFSET                                        0x0000007C
#define PWRMGR_KEY_R2_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R2_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R2_EVENT_KEY_R2_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R3_EVENT_OFFSET                                        0x00000080
#define PWRMGR_KEY_R3_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R3_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R3_EVENT_KEY_R3_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R4_EVENT_OFFSET                                        0x00000084
#define PWRMGR_KEY_R4_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R4_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R4_EVENT_KEY_R4_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R5_EVENT_OFFSET                                        0x00000088
#define PWRMGR_KEY_R5_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R5_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R5_EVENT_KEY_R5_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R6_EVENT_OFFSET                                        0x0000008C
#define PWRMGR_KEY_R6_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R6_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R6_EVENT_KEY_R6_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_KEY_R7_EVENT_OFFSET                                        0x00000090
#define PWRMGR_KEY_R7_EVENT_TYPE                                          UInt32
#define PWRMGR_KEY_R7_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_KEY_R7_EVENT_KEY_R7_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_CAWAKE_EVENT_OFFSET                                        0x00000094
#define PWRMGR_CAWAKE_EVENT_TYPE                                          UInt32
#define PWRMGR_CAWAKE_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_CAWAKE_EVENT_CAWAKE_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_CAREADY_EVENT_OFFSET                                       0x00000098
#define PWRMGR_CAREADY_EVENT_TYPE                                         UInt32
#define PWRMGR_CAREADY_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_CAREADY_EVENT_CAREADY_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_CAREADY_EVENT_CAREADY_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_CAREADY_EVENT_CAREADY_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_CAREADY_EVENT_CAREADY_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_CAREADY_EVENT_CAREADY_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_CAREADY_EVENT_CAREADY_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_CAFLAG_EVENT_OFFSET                                        0x0000009C
#define PWRMGR_CAFLAG_EVENT_TYPE                                          UInt32
#define PWRMGR_CAFLAG_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_CAFLAG_EVENT_CAFLAG_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_BATRM_EVENT_OFFSET                                         0x000000A0
#define PWRMGR_BATRM_EVENT_TYPE                                           UInt32
#define PWRMGR_BATRM_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_BATRM_EVENT_BATRM_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_BATRM_EVENT_BATRM_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_BATRM_EVENT_BATRM_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_BATRM_EVENT_BATRM_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_BATRM_EVENT_BATRM_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_BATRM_EVENT_BATRM_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_USBDP_EVENT_OFFSET                                         0x000000A4
#define PWRMGR_USBDP_EVENT_TYPE                                           UInt32
#define PWRMGR_USBDP_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_USBDP_EVENT_USBDP_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_USBDP_EVENT_USBDP_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_USBDP_EVENT_USBDP_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_USBDP_EVENT_USBDP_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_USBDP_EVENT_USBDP_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_USBDP_EVENT_USBDP_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_USBDN_EVENT_OFFSET                                         0x000000A8
#define PWRMGR_USBDN_EVENT_TYPE                                           UInt32
#define PWRMGR_USBDN_EVENT_RESERVED_MASK                                  0xFFFFFFF8
#define    PWRMGR_USBDN_EVENT_USBDN_POSEDGE_CONDITION_ENABLE_SHIFT        2
#define    PWRMGR_USBDN_EVENT_USBDN_POSEDGE_CONDITION_ENABLE_MASK         0x00000004
#define    PWRMGR_USBDN_EVENT_USBDN_NEGEDGE_CONDITION_ENABLE_SHIFT        1
#define    PWRMGR_USBDN_EVENT_USBDN_NEGEDGE_CONDITION_ENABLE_MASK         0x00000002
#define    PWRMGR_USBDN_EVENT_USBDN_CONDITION_ACTIVE_SHIFT                0
#define    PWRMGR_USBDN_EVENT_USBDN_CONDITION_ACTIVE_MASK                 0x00000001

#define PWRMGR_RXD0_EVENT_OFFSET                                          0x000000AC
#define PWRMGR_RXD0_EVENT_TYPE                                            UInt32
#define PWRMGR_RXD0_EVENT_RESERVED_MASK                                   0xFFFFFFF8
#define    PWRMGR_RXD0_EVENT_RXD0_POSEDGE_CONDITION_ENABLE_SHIFT          2
#define    PWRMGR_RXD0_EVENT_RXD0_POSEDGE_CONDITION_ENABLE_MASK           0x00000004
#define    PWRMGR_RXD0_EVENT_RXD0_NEGEDGE_CONDITION_ENABLE_SHIFT          1
#define    PWRMGR_RXD0_EVENT_RXD0_NEGEDGE_CONDITION_ENABLE_MASK           0x00000002
#define    PWRMGR_RXD0_EVENT_RXD0_CONDITION_ACTIVE_SHIFT                  0
#define    PWRMGR_RXD0_EVENT_RXD0_CONDITION_ACTIVE_MASK                   0x00000001

#define PWRMGR_RXD1_EVENT_OFFSET                                          0x000000B0
#define PWRMGR_RXD1_EVENT_TYPE                                            UInt32
#define PWRMGR_RXD1_EVENT_RESERVED_MASK                                   0xFFFFFFF8
#define    PWRMGR_RXD1_EVENT_RXD1_POSEDGE_CONDITION_ENABLE_SHIFT          2
#define    PWRMGR_RXD1_EVENT_RXD1_POSEDGE_CONDITION_ENABLE_MASK           0x00000004
#define    PWRMGR_RXD1_EVENT_RXD1_NEGEDGE_CONDITION_ENABLE_SHIFT          1
#define    PWRMGR_RXD1_EVENT_RXD1_NEGEDGE_CONDITION_ENABLE_MASK           0x00000002
#define    PWRMGR_RXD1_EVENT_RXD1_CONDITION_ACTIVE_SHIFT                  0
#define    PWRMGR_RXD1_EVENT_RXD1_CONDITION_ACTIVE_MASK                   0x00000001

#define PWRMGR_GPIO29_EVENT_OFFSET                                        0x000000B4
#define PWRMGR_GPIO29_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO29_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO29_EVENT_GPIO29_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO29_EVENT_GPIO29_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO29_EVENT_GPIO29_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO29_EVENT_GPIO29_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO29_EVENT_GPIO29_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO29_EVENT_GPIO29_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO32_EVENT_OFFSET                                        0x000000B8
#define PWRMGR_GPIO32_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO32_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO32_EVENT_GPIO32_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO32_EVENT_GPIO32_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO32_EVENT_GPIO32_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO32_EVENT_GPIO32_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO32_EVENT_GPIO32_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO32_EVENT_GPIO32_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO33_EVENT_OFFSET                                        0x000000BC
#define PWRMGR_GPIO33_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO33_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO33_EVENT_GPIO33_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO33_EVENT_GPIO33_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO33_EVENT_GPIO33_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO33_EVENT_GPIO33_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO33_EVENT_GPIO33_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO33_EVENT_GPIO33_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO43_EVENT_OFFSET                                        0x000000C0
#define PWRMGR_GPIO43_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO43_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO43_EVENT_GPIO43_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO43_EVENT_GPIO43_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO43_EVENT_GPIO43_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO43_EVENT_GPIO43_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO43_EVENT_GPIO43_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO43_EVENT_GPIO43_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO44_EVENT_OFFSET                                        0x000000C4
#define PWRMGR_GPIO44_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO44_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO44_EVENT_GPIO44_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO44_EVENT_GPIO44_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO44_EVENT_GPIO44_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO44_EVENT_GPIO44_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO44_EVENT_GPIO44_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO44_EVENT_GPIO44_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO45_EVENT_OFFSET                                        0x000000C8
#define PWRMGR_GPIO45_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO45_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO45_EVENT_GPIO45_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO45_EVENT_GPIO45_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO45_EVENT_GPIO45_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO45_EVENT_GPIO45_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO45_EVENT_GPIO45_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO45_EVENT_GPIO45_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO46_EVENT_OFFSET                                        0x000000CC
#define PWRMGR_GPIO46_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO46_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO46_EVENT_GPIO46_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO46_EVENT_GPIO46_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO46_EVENT_GPIO46_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO46_EVENT_GPIO46_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO46_EVENT_GPIO46_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO46_EVENT_GPIO46_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO47_EVENT_OFFSET                                        0x000000D0
#define PWRMGR_GPIO47_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO47_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO47_EVENT_GPIO47_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO47_EVENT_GPIO47_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO47_EVENT_GPIO47_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO47_EVENT_GPIO47_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO47_EVENT_GPIO47_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO47_EVENT_GPIO47_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO48_EVENT_OFFSET                                        0x000000D4
#define PWRMGR_GPIO48_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO48_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO48_EVENT_GPIO48_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO48_EVENT_GPIO48_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO48_EVENT_GPIO48_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO48_EVENT_GPIO48_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO48_EVENT_GPIO48_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO48_EVENT_GPIO48_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO71_EVENT_OFFSET                                        0x000000D8
#define PWRMGR_GPIO71_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO71_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO71_EVENT_GPIO71_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO71_EVENT_GPIO71_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO71_EVENT_GPIO71_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO71_EVENT_GPIO71_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO71_EVENT_GPIO71_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO71_EVENT_GPIO71_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO72_EVENT_OFFSET                                        0x000000DC
#define PWRMGR_GPIO72_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO72_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO72_EVENT_GPIO72_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO72_EVENT_GPIO72_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO72_EVENT_GPIO72_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO72_EVENT_GPIO72_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO72_EVENT_GPIO72_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO72_EVENT_GPIO72_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO73_EVENT_OFFSET                                        0x000000E0
#define PWRMGR_GPIO73_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO73_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO73_EVENT_GPIO73_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO73_EVENT_GPIO73_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO73_EVENT_GPIO73_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO73_EVENT_GPIO73_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO73_EVENT_GPIO73_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO73_EVENT_GPIO73_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO74_EVENT_OFFSET                                        0x000000E4
#define PWRMGR_GPIO74_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO74_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO74_EVENT_GPIO74_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO74_EVENT_GPIO74_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO74_EVENT_GPIO74_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO74_EVENT_GPIO74_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO74_EVENT_GPIO74_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO74_EVENT_GPIO74_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO95_EVENT_OFFSET                                        0x000000E8
#define PWRMGR_GPIO95_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO95_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO95_EVENT_GPIO95_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO95_EVENT_GPIO95_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO95_EVENT_GPIO95_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO95_EVENT_GPIO95_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO95_EVENT_GPIO95_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO95_EVENT_GPIO95_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO96_EVENT_OFFSET                                        0x000000EC
#define PWRMGR_GPIO96_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO96_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO96_EVENT_GPIO96_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO96_EVENT_GPIO96_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO96_EVENT_GPIO96_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO96_EVENT_GPIO96_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO96_EVENT_GPIO96_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO96_EVENT_GPIO96_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO99_EVENT_OFFSET                                        0x000000F0
#define PWRMGR_GPIO99_EVENT_TYPE                                          UInt32
#define PWRMGR_GPIO99_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_GPIO99_EVENT_GPIO99_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_GPIO99_EVENT_GPIO99_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_GPIO99_EVENT_GPIO99_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_GPIO99_EVENT_GPIO99_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_GPIO99_EVENT_GPIO99_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_GPIO99_EVENT_GPIO99_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO100_EVENT_OFFSET                                       0x000000F4
#define PWRMGR_GPIO100_EVENT_TYPE                                         UInt32
#define PWRMGR_GPIO100_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_GPIO100_EVENT_GPIO100_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_GPIO100_EVENT_GPIO100_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_GPIO100_EVENT_GPIO100_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_GPIO100_EVENT_GPIO100_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_GPIO100_EVENT_GPIO100_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_GPIO100_EVENT_GPIO100_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_GPIO111_EVENT_OFFSET                                       0x000000F8
#define PWRMGR_GPIO111_EVENT_TYPE                                         UInt32
#define PWRMGR_GPIO111_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_GPIO111_EVENT_GPIO111_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_GPIO111_EVENT_GPIO111_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_GPIO111_EVENT_GPIO111_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_GPIO111_EVENT_GPIO111_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_GPIO111_EVENT_GPIO111_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_GPIO111_EVENT_GPIO111_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_COMMON_TIMER_0_EVENT_OFFSET                                0x000000FC
#define PWRMGR_COMMON_TIMER_0_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_0_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_EVENT_COMMON_TIMER_0_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_1_EVENT_OFFSET                                0x00000100
#define PWRMGR_COMMON_TIMER_1_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_1_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_EVENT_COMMON_TIMER_1_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_2_EVENT_OFFSET                                0x00000104
#define PWRMGR_COMMON_TIMER_2_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_2_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_EVENT_COMMON_TIMER_2_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_3_EVENT_OFFSET                                0x00000108
#define PWRMGR_COMMON_TIMER_3_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_3_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_EVENT_COMMON_TIMER_3_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_TIMER_4_EVENT_OFFSET                                0x0000010C
#define PWRMGR_COMMON_TIMER_4_EVENT_TYPE                                  UInt32
#define PWRMGR_COMMON_TIMER_4_EVENT_RESERVED_MASK                         0xFFFFFFF8
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_EVENT_COMMON_TIMER_4_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_MM_TIMER_EVENT_OFFSET                                      0x00000110
#define PWRMGR_MM_TIMER_EVENT_TYPE                                        UInt32
#define PWRMGR_MM_TIMER_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_MM_TIMER_EVENT_MM_TIMER_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_VOLTAGE_MONITOR_0_EVENT_OFFSET                             0x00000114
#define PWRMGR_VOLTAGE_MONITOR_0_EVENT_TYPE                               UInt32
#define PWRMGR_VOLTAGE_MONITOR_0_EVENT_RESERVED_MASK                      0xFFFFFFF8
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_0_EVENT_VOLTAGE_MONITOR_0_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VOLTAGE_MONITOR_1_EVENT_OFFSET                             0x00000118
#define PWRMGR_VOLTAGE_MONITOR_1_EVENT_TYPE                               UInt32
#define PWRMGR_VOLTAGE_MONITOR_1_EVENT_RESERVED_MASK                      0xFFFFFFF8
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_1_EVENT_VOLTAGE_MONITOR_1_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_INT_TO_AC_EVENT_OFFSET                              0x0000011C
#define PWRMGR_COMMON_INT_TO_AC_EVENT_TYPE                                UInt32
#define PWRMGR_COMMON_INT_TO_AC_EVENT_RESERVED_MASK                       0xFFFFFFF8
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_EVENT_COMMON_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_COMMON_INT_TO_MM_EVENT_OFFSET                              0x00000120
#define PWRMGR_COMMON_INT_TO_MM_EVENT_TYPE                                UInt32
#define PWRMGR_COMMON_INT_TO_MM_EVENT_RESERVED_MASK                       0xFFFFFFF8
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_MM_EVENT_COMMON_INT_TO_MM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_TZCFG_INT_TO_AC_EVENT_OFFSET                               0x00000124
#define PWRMGR_TZCFG_INT_TO_AC_EVENT_TYPE                                 UInt32
#define PWRMGR_TZCFG_INT_TO_AC_EVENT_RESERVED_MASK                        0xFFFFFFF8
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_EVENT_TZCFG_INT_TO_AC_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_DMA_REQUEST_EVENT_OFFSET                                   0x00000128
#define PWRMGR_DMA_REQUEST_EVENT_TYPE                                     UInt32
#define PWRMGR_DMA_REQUEST_EVENT_RESERVED_MASK                            0xFFFFFFF8
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_CONDITION_ACTIVE_SHIFT    0
#define    PWRMGR_DMA_REQUEST_EVENT_DMA_REQUEST_CONDITION_ACTIVE_MASK     0x00000001

#define PWRMGR_MODEM1_EVENT_OFFSET                                        0x0000012C
#define PWRMGR_MODEM1_EVENT_TYPE                                          UInt32
#define PWRMGR_MODEM1_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MODEM1_EVENT_MODEM1_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MODEM1_EVENT_MODEM1_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MODEM1_EVENT_MODEM1_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MODEM1_EVENT_MODEM1_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MODEM1_EVENT_MODEM1_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MODEM1_EVENT_MODEM1_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MODEM2_EVENT_OFFSET                                        0x00000130
#define PWRMGR_MODEM2_EVENT_TYPE                                          UInt32
#define PWRMGR_MODEM2_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_MODEM2_EVENT_MODEM2_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_MODEM2_EVENT_MODEM2_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_MODEM2_EVENT_MODEM2_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_MODEM2_EVENT_MODEM2_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_MODEM2_EVENT_MODEM2_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_MODEM2_EVENT_MODEM2_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_MODEM_UART_EVENT_OFFSET                                    0x00000134
#define PWRMGR_MODEM_UART_EVENT_TYPE                                      UInt32
#define PWRMGR_MODEM_UART_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_MODEM_UART_EVENT_MODEM_UART_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_BRIDGE_TO_AC_EVENT_OFFSET                                  0x00000138
#define PWRMGR_BRIDGE_TO_AC_EVENT_TYPE                                    UInt32
#define PWRMGR_BRIDGE_TO_AC_EVENT_RESERVED_MASK                           0xFFFFFFF8
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_CONDITION_ACTIVE_SHIFT  0
#define    PWRMGR_BRIDGE_TO_AC_EVENT_BRIDGE_TO_AC_CONDITION_ACTIVE_MASK   0x00000001

#define PWRMGR_BRIDGE_TO_MODEM_EVENT_OFFSET                               0x0000013C
#define PWRMGR_BRIDGE_TO_MODEM_EVENT_TYPE                                 UInt32
#define PWRMGR_BRIDGE_TO_MODEM_EVENT_RESERVED_MASK                        0xFFFFFFF8
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_EVENT_BRIDGE_TO_MODEM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_OFFSET                 0x00000140
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_TYPE                   UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_RESERVED_MASK          0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_EVENT_VREQ_NONZERO_PI_ARM_SUBSYSTEM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_MM_EVENT_OFFSET                            0x00000144
#define PWRMGR_VREQ_NONZERO_PI_MM_EVENT_TYPE                              UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_EVENT_RESERVED_MASK                     0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_EVENT_VREQ_NONZERO_PI_MM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_OFFSET                        0x00000148
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_TYPE                          UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_RESERVED_MASK                 0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_EVENT_VREQ_NONZERO_PI_MM_SUB_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_OFFSET                         0x0000014C
#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_TYPE                           UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_RESERVED_MASK                  0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_EVENT_VREQ_NONZERO_PI_MODEM_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_OFFSET                     0x00000150
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_TYPE                       UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_RESERVED_MASK              0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_EVENT_VREQ_NONZERO_PI_MODEM_SUB_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_OFFSET                0x00000154
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_TYPE                  UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_RESERVED_MASK         0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_EVENT_VREQ_NONZERO_PI_HUB_SWITCHABLE_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_OFFSET                       0x00000158
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_TYPE                         UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_RESERVED_MASK                0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_EVENT_VREQ_NONZERO_PI_HUB_AON_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_OFFSET                      0x0000015C
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_TYPE                        UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_RESERVED_MASK               0xFFFFFFF8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_CONDITION_ACTIVE_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_EVENT_VREQ_NONZERO_PI_ARM_CORE_CONDITION_ACTIVE_MASK 0x00000001

#define PWRMGR_USBOTG_EVENT_OFFSET                                        0x00000160
#define PWRMGR_USBOTG_EVENT_TYPE                                          UInt32
#define PWRMGR_USBOTG_EVENT_RESERVED_MASK                                 0xFFFFFFF8
#define    PWRMGR_USBOTG_EVENT_USBOTG_POSEDGE_CONDITION_ENABLE_SHIFT      2
#define    PWRMGR_USBOTG_EVENT_USBOTG_POSEDGE_CONDITION_ENABLE_MASK       0x00000004
#define    PWRMGR_USBOTG_EVENT_USBOTG_NEGEDGE_CONDITION_ENABLE_SHIFT      1
#define    PWRMGR_USBOTG_EVENT_USBOTG_NEGEDGE_CONDITION_ENABLE_MASK       0x00000002
#define    PWRMGR_USBOTG_EVENT_USBOTG_CONDITION_ACTIVE_SHIFT              0
#define    PWRMGR_USBOTG_EVENT_USBOTG_CONDITION_ACTIVE_MASK               0x00000001

#define PWRMGR_GPIO_EXP_IRQ_EVENT_OFFSET                                  0x00000164
#define PWRMGR_GPIO_EXP_IRQ_EVENT_TYPE                                    UInt32
#define PWRMGR_GPIO_EXP_IRQ_EVENT_RESERVED_MASK                           0xFFFFFFF8
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_CONDITION_ACTIVE_SHIFT  0
#define    PWRMGR_GPIO_EXP_IRQ_EVENT_GPIO_EXP_IRQ_CONDITION_ACTIVE_MASK   0x00000001

#define PWRMGR_DBR_IRQ_EVENT_OFFSET                                       0x00000168
#define PWRMGR_DBR_IRQ_EVENT_TYPE                                         UInt32
#define PWRMGR_DBR_IRQ_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_DBR_IRQ_EVENT_DBR_IRQ_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_ACI_EVENT_OFFSET                                           0x0000016C
#define PWRMGR_ACI_EVENT_TYPE                                             UInt32
#define PWRMGR_ACI_EVENT_RESERVED_MASK                                    0xFFFFFFF8
#define    PWRMGR_ACI_EVENT_ACI_POSEDGE_CONDITION_ENABLE_SHIFT            2
#define    PWRMGR_ACI_EVENT_ACI_POSEDGE_CONDITION_ENABLE_MASK             0x00000004
#define    PWRMGR_ACI_EVENT_ACI_NEGEDGE_CONDITION_ENABLE_SHIFT            1
#define    PWRMGR_ACI_EVENT_ACI_NEGEDGE_CONDITION_ENABLE_MASK             0x00000002
#define    PWRMGR_ACI_EVENT_ACI_CONDITION_ACTIVE_SHIFT                    0
#define    PWRMGR_ACI_EVENT_ACI_CONDITION_ACTIVE_MASK                     0x00000001

#define PWRMGR_SPARE_1_EVENT_OFFSET                                       0x00000170
#define PWRMGR_SPARE_1_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_1_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_1_EVENT_SPARE_1_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_2_EVENT_OFFSET                                       0x00000174
#define PWRMGR_SPARE_2_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_2_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_2_EVENT_SPARE_2_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_3_EVENT_OFFSET                                       0x00000178
#define PWRMGR_SPARE_3_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_3_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_3_EVENT_SPARE_3_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_4_EVENT_OFFSET                                       0x0000017C
#define PWRMGR_SPARE_4_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_4_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_4_EVENT_SPARE_4_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_5_EVENT_OFFSET                                       0x00000180
#define PWRMGR_SPARE_5_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_5_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_5_EVENT_SPARE_5_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_6_EVENT_OFFSET                                       0x00000184
#define PWRMGR_SPARE_6_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_6_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_6_EVENT_SPARE_6_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_7_EVENT_OFFSET                                       0x00000188
#define PWRMGR_SPARE_7_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_7_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_7_EVENT_SPARE_7_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_8_EVENT_OFFSET                                       0x0000018C
#define PWRMGR_SPARE_8_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_8_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_8_EVENT_SPARE_8_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_9_EVENT_OFFSET                                       0x00000190
#define PWRMGR_SPARE_9_EVENT_TYPE                                         UInt32
#define PWRMGR_SPARE_9_EVENT_RESERVED_MASK                                0xFFFFFFF8
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_POSEDGE_CONDITION_ENABLE_SHIFT    2
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_POSEDGE_CONDITION_ENABLE_MASK     0x00000004
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_NEGEDGE_CONDITION_ENABLE_SHIFT    1
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_NEGEDGE_CONDITION_ENABLE_MASK     0x00000002
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_CONDITION_ACTIVE_SHIFT            0
#define    PWRMGR_SPARE_9_EVENT_SPARE_9_CONDITION_ACTIVE_MASK             0x00000001

#define PWRMGR_SPARE_10_EVENT_OFFSET                                      0x00000194
#define PWRMGR_SPARE_10_EVENT_TYPE                                        UInt32
#define PWRMGR_SPARE_10_EVENT_RESERVED_MASK                               0xFFFFFFF8
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_POSEDGE_CONDITION_ENABLE_SHIFT  2
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_POSEDGE_CONDITION_ENABLE_MASK   0x00000004
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_NEGEDGE_CONDITION_ENABLE_SHIFT  1
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_NEGEDGE_CONDITION_ENABLE_MASK   0x00000002
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_CONDITION_ACTIVE_SHIFT          0
#define    PWRMGR_SPARE_10_EVENT_SPARE_10_CONDITION_ACTIVE_MASK           0x00000001

#define PWRMGR_SOFTWARE_0_EVENT_OFFSET                                    0x00000198
#define PWRMGR_SOFTWARE_0_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_0_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_0_EVENT_SOFTWARE_0_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_SOFTWARE_1_EVENT_OFFSET                                    0x0000019C
#define PWRMGR_SOFTWARE_1_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_1_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_1_EVENT_SOFTWARE_1_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_SOFTWARE_2_EVENT_OFFSET                                    0x000001A0
#define PWRMGR_SOFTWARE_2_EVENT_TYPE                                      UInt32
#define PWRMGR_SOFTWARE_2_EVENT_RESERVED_MASK                             0xFFFFFFF8
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_POSEDGE_CONDITION_ENABLE_SHIFT 2
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_POSEDGE_CONDITION_ENABLE_MASK 0x00000004
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_NEGEDGE_CONDITION_ENABLE_SHIFT 1
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_NEGEDGE_CONDITION_ENABLE_MASK 0x00000002
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_CONDITION_ACTIVE_SHIFT      0
#define    PWRMGR_SOFTWARE_2_EVENT_SOFTWARE_2_CONDITION_ACTIVE_MASK       0x00000001

#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_OFFSET                            0x00000800
#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_LCDTE_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFE0F83E0
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_AC_SHIFT     24
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_AC_MASK      0x01000000
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_ATL_SHIFT    23
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_ATL_MASK     0x00800000
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_PM_POLICY_MASK  0x00700000
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_AC_MASK  0x00004000
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_ARM_CORE_POLICY_LCDTE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_OFFSET                          0x00000804
#define PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2SYN_VI_ARM_CORE_POLICY_SSP2SYN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_OFFSET                           0x00000808
#define PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2DI_VI_ARM_CORE_POLICY_SSP2DI_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_OFFSET                           0x0000080C
#define PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2CK_VI_ARM_CORE_POLICY_SSP2CK_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_OFFSET                          0x00000810
#define PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1SYN_VI_ARM_CORE_POLICY_SSP1SYN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_OFFSET                           0x00000814
#define PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1DI_VI_ARM_CORE_POLICY_SSP1DI_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_OFFSET                           0x00000818
#define PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1CK_VI_ARM_CORE_POLICY_SSP1CK_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_OFFSET                          0x0000081C
#define PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0SYN_VI_ARM_CORE_POLICY_SSP0SYN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_OFFSET                           0x00000820
#define PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0DI_VI_ARM_CORE_POLICY_SSP0DI_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_OFFSET                           0x00000824
#define PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0CK_VI_ARM_CORE_POLICY_SSP0CK_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_OFFSET                        0x00000828
#define PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_TYPE                          UInt32
#define PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_RESERVED_MASK                 0xFE0F83E0
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_DIGCLKREQ_VI_ARM_CORE_POLICY_DIGCLKREQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_OFFSET                      0x0000082C
#define PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_TYPE                        UInt32
#define PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_RESERVED_MASK               0xFE0F83E0
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_CORE_POLICY_ANA_SYS_REQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_OFFSET                        0x00000830
#define PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_TYPE                          UInt32
#define PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_RESERVED_MASK                 0xFE0F83E0
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SYSCLKREQ_VI_ARM_CORE_POLICY_SYSCLKREQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBRX_VI_ARM_CORE_POLICY_OFFSET                             0x00000834
#define PWRMGR_UBRX_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_UBRX_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFE0F83E0
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_AC_SHIFT       24
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_AC_MASK        0x01000000
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_ATL_SHIFT      23
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_ATL_MASK       0x00800000
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_POLICY_SHIFT   20
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_PM_POLICY_MASK    0x00700000
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_AC_SHIFT   14
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_AC_MASK    0x00004000
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_ATL_SHIFT  13
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_ATL_MASK   0x00002000
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UBRX_VI_ARM_CORE_POLICY_UBRX_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_OFFSET                           0x00000838
#define PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UBCTSN_VI_ARM_CORE_POLICY_UBCTSN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2RX_VI_ARM_CORE_POLICY_OFFSET                            0x0000083C
#define PWRMGR_UB2RX_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_UB2RX_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFE0F83E0
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_AC_SHIFT     24
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_AC_MASK      0x01000000
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_ATL_SHIFT    23
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_ATL_MASK     0x00800000
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_PM_POLICY_MASK  0x00700000
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_AC_MASK  0x00004000
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2RX_VI_ARM_CORE_POLICY_UB2RX_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_OFFSET                          0x00000840
#define PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2CTSN_VI_ARM_CORE_POLICY_UB2CTSN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIMDET_VI_ARM_CORE_POLICY_OFFSET                           0x00000844
#define PWRMGR_SIMDET_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SIMDET_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SIMDET_VI_ARM_CORE_POLICY_SIMDET_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_OFFSET                          0x00000848
#define PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SIM2DET_VI_ARM_CORE_POLICY_SIM2DET_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_OFFSET                           0x0000084C
#define PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D3_VI_ARM_CORE_POLICY_MMC0D3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_OFFSET                           0x00000850
#define PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D1_VI_ARM_CORE_POLICY_MMC0D1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_OFFSET                           0x00000854
#define PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D3_VI_ARM_CORE_POLICY_MMC1D3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_OFFSET                           0x00000858
#define PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D2_VI_ARM_CORE_POLICY_MMC1D2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_OFFSET                           0x0000085C
#define PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT3_VI_ARM_CORE_POLICY_SDDAT3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_OFFSET                           0x00000860
#define PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT1_VI_ARM_CORE_POLICY_SDDAT1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_OFFSET                          0x00000864
#define PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1CLK_VI_ARM_CORE_POLICY_SLB1CLK_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_OFFSET                          0x00000868
#define PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1DAT_VI_ARM_CORE_POLICY_SLB1DAT_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_OFFSET                         0x0000086C
#define PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_TYPE                           UInt32
#define PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_RESERVED_MASK                  0xFE0F83E0
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SWCLKTCK_VI_ARM_CORE_POLICY_SWCLKTCK_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_OFFSET                         0x00000870
#define PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_TYPE                           UInt32
#define PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_RESERVED_MASK                  0xFE0F83E0
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SWDIOTMS_VI_ARM_CORE_POLICY_SWDIOTMS_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_OFFSET                           0x00000874
#define PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R0_VI_ARM_CORE_POLICY_KEY_R0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_OFFSET                           0x00000878
#define PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R1_VI_ARM_CORE_POLICY_KEY_R1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_OFFSET                           0x0000087C
#define PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R2_VI_ARM_CORE_POLICY_KEY_R2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_OFFSET                           0x00000880
#define PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R3_VI_ARM_CORE_POLICY_KEY_R3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_OFFSET                           0x00000884
#define PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R4_VI_ARM_CORE_POLICY_KEY_R4_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_OFFSET                           0x00000888
#define PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R5_VI_ARM_CORE_POLICY_KEY_R5_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_OFFSET                           0x0000088C
#define PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R6_VI_ARM_CORE_POLICY_KEY_R6_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_OFFSET                           0x00000890
#define PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R7_VI_ARM_CORE_POLICY_KEY_R7_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_OFFSET                           0x00000894
#define PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAWAKE_VI_ARM_CORE_POLICY_CAWAKE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAREADY_VI_ARM_CORE_POLICY_OFFSET                          0x00000898
#define PWRMGR_CAREADY_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_CAREADY_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAREADY_VI_ARM_CORE_POLICY_CAREADY_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_OFFSET                           0x0000089C
#define PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAFLAG_VI_ARM_CORE_POLICY_CAFLAG_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_OFFSET                            0x000008A0
#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_BATRM_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFE0F83E0
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_AC_SHIFT     24
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_AC_MASK      0x01000000
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_ATL_SHIFT    23
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_ATL_MASK     0x00800000
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_PM_POLICY_MASK  0x00700000
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_AC_MASK  0x00004000
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_ARM_CORE_POLICY_BATRM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDP_VI_ARM_CORE_POLICY_OFFSET                            0x000008A4
#define PWRMGR_USBDP_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_USBDP_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFE0F83E0
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_AC_SHIFT     24
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_AC_MASK      0x01000000
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_ATL_SHIFT    23
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_ATL_MASK     0x00800000
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_PM_POLICY_MASK  0x00700000
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_AC_MASK  0x00004000
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDP_VI_ARM_CORE_POLICY_USBDP_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDN_VI_ARM_CORE_POLICY_OFFSET                            0x000008A8
#define PWRMGR_USBDN_VI_ARM_CORE_POLICY_TYPE                              UInt32
#define PWRMGR_USBDN_VI_ARM_CORE_POLICY_RESERVED_MASK                     0xFE0F83E0
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_AC_SHIFT     24
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_AC_MASK      0x01000000
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_ATL_SHIFT    23
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_ATL_MASK     0x00800000
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_PM_POLICY_MASK  0x00700000
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_AC_MASK  0x00004000
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_AC_SHIFT  4
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_AC_MASK   0x00000010
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_ATL_MASK  0x00000008
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDN_VI_ARM_CORE_POLICY_USBDN_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD0_VI_ARM_CORE_POLICY_OFFSET                             0x000008AC
#define PWRMGR_RXD0_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_RXD0_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFE0F83E0
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_AC_SHIFT       24
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_AC_MASK        0x01000000
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_ATL_SHIFT      23
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_ATL_MASK       0x00800000
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_POLICY_SHIFT   20
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_PM_POLICY_MASK    0x00700000
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_AC_SHIFT   14
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_AC_MASK    0x00004000
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_ATL_SHIFT  13
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_ATL_MASK   0x00002000
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD0_VI_ARM_CORE_POLICY_RXD0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD1_VI_ARM_CORE_POLICY_OFFSET                             0x000008B0
#define PWRMGR_RXD1_VI_ARM_CORE_POLICY_TYPE                               UInt32
#define PWRMGR_RXD1_VI_ARM_CORE_POLICY_RESERVED_MASK                      0xFE0F83E0
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_AC_SHIFT       24
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_AC_MASK        0x01000000
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_ATL_SHIFT      23
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_ATL_MASK       0x00800000
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_POLICY_SHIFT   20
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_PM_POLICY_MASK    0x00700000
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_AC_SHIFT   14
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_AC_MASK    0x00004000
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_ATL_SHIFT  13
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_ATL_MASK   0x00002000
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_AC_SHIFT    4
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_AC_MASK     0x00000010
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_ATL_SHIFT   3
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_ATL_MASK    0x00000008
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD1_VI_ARM_CORE_POLICY_RXD1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO29_VI_ARM_CORE_POLICY_OFFSET                           0x000008B4
#define PWRMGR_GPIO29_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO29_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO29_VI_ARM_CORE_POLICY_GPIO29_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO32_VI_ARM_CORE_POLICY_OFFSET                           0x000008B8
#define PWRMGR_GPIO32_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO32_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO32_VI_ARM_CORE_POLICY_GPIO32_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO33_VI_ARM_CORE_POLICY_OFFSET                           0x000008BC
#define PWRMGR_GPIO33_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO33_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO33_VI_ARM_CORE_POLICY_GPIO33_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO43_VI_ARM_CORE_POLICY_OFFSET                           0x000008C0
#define PWRMGR_GPIO43_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO43_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO43_VI_ARM_CORE_POLICY_GPIO43_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO44_VI_ARM_CORE_POLICY_OFFSET                           0x000008C4
#define PWRMGR_GPIO44_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO44_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO44_VI_ARM_CORE_POLICY_GPIO44_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO45_VI_ARM_CORE_POLICY_OFFSET                           0x000008C8
#define PWRMGR_GPIO45_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO45_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO45_VI_ARM_CORE_POLICY_GPIO45_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO46_VI_ARM_CORE_POLICY_OFFSET                           0x000008CC
#define PWRMGR_GPIO46_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO46_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO46_VI_ARM_CORE_POLICY_GPIO46_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO47_VI_ARM_CORE_POLICY_OFFSET                           0x000008D0
#define PWRMGR_GPIO47_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO47_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO47_VI_ARM_CORE_POLICY_GPIO47_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO48_VI_ARM_CORE_POLICY_OFFSET                           0x000008D4
#define PWRMGR_GPIO48_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO48_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO48_VI_ARM_CORE_POLICY_GPIO48_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO71_VI_ARM_CORE_POLICY_OFFSET                           0x000008D8
#define PWRMGR_GPIO71_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO71_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO71_VI_ARM_CORE_POLICY_GPIO71_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO72_VI_ARM_CORE_POLICY_OFFSET                           0x000008DC
#define PWRMGR_GPIO72_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO72_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO72_VI_ARM_CORE_POLICY_GPIO72_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO73_VI_ARM_CORE_POLICY_OFFSET                           0x000008E0
#define PWRMGR_GPIO73_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO73_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO73_VI_ARM_CORE_POLICY_GPIO73_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO74_VI_ARM_CORE_POLICY_OFFSET                           0x000008E4
#define PWRMGR_GPIO74_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO74_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO74_VI_ARM_CORE_POLICY_GPIO74_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO95_VI_ARM_CORE_POLICY_OFFSET                           0x000008E8
#define PWRMGR_GPIO95_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO95_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO95_VI_ARM_CORE_POLICY_GPIO95_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO96_VI_ARM_CORE_POLICY_OFFSET                           0x000008EC
#define PWRMGR_GPIO96_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO96_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO96_VI_ARM_CORE_POLICY_GPIO96_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO99_VI_ARM_CORE_POLICY_OFFSET                           0x000008F0
#define PWRMGR_GPIO99_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO99_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO99_VI_ARM_CORE_POLICY_GPIO99_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO100_VI_ARM_CORE_POLICY_OFFSET                          0x000008F4
#define PWRMGR_GPIO100_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_GPIO100_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO100_VI_ARM_CORE_POLICY_GPIO100_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO111_VI_ARM_CORE_POLICY_OFFSET                          0x000008F8
#define PWRMGR_GPIO111_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_GPIO111_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO111_VI_ARM_CORE_POLICY_GPIO111_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_OFFSET                   0x000008FC
#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFE0F83E0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_CORE_POLICY_COMMON_TIMER_0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_OFFSET                   0x00000900
#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFE0F83E0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_CORE_POLICY_COMMON_TIMER_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_OFFSET                   0x00000904
#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFE0F83E0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_CORE_POLICY_COMMON_TIMER_2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_OFFSET                   0x00000908
#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFE0F83E0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_CORE_POLICY_COMMON_TIMER_3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_OFFSET                   0x0000090C
#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_TYPE                     UInt32
#define PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_RESERVED_MASK            0xFE0F83E0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_CORE_POLICY_COMMON_TIMER_4_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_OFFSET                         0x00000910
#define PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_TYPE                           UInt32
#define PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_RESERVED_MASK                  0xFE0F83E0
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MM_TIMER_VI_ARM_CORE_POLICY_MM_TIMER_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_OFFSET                0x00000914
#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_TYPE                  UInt32
#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_RESERVED_MASK         0xFE0F83E0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_OFFSET                0x00000918
#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_TYPE                  UInt32
#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_RESERVED_MASK         0xFE0F83E0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_CORE_POLICY_VOLTAGE_MONITOR_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_OFFSET                 0x0000091C
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_TYPE                   UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK          0xFE0F83E0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_CORE_POLICY_COMMON_INT_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_OFFSET                 0x00000920
#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_TYPE                   UInt32
#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_RESERVED_MASK          0xFE0F83E0
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_CORE_POLICY_COMMON_INT_TO_MM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_OFFSET                  0x00000924
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TYPE                    UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK           0xFE0F83E0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_CORE_POLICY_TZCFG_INT_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_OFFSET                      0x00000928
#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_TYPE                        UInt32
#define PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_RESERVED_MASK               0xFE0F83E0
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_ARM_CORE_POLICY_DMA_REQUEST_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_OFFSET                           0x0000092C
#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MODEM1_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_ARM_CORE_POLICY_MODEM1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_OFFSET                           0x00000930
#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_MODEM2_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_ARM_CORE_POLICY_MODEM2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_OFFSET                       0x00000934
#define PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFE0F83E0
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM_UART_VI_ARM_CORE_POLICY_MODEM_UART_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_OFFSET                     0x00000938
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_TYPE                       UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_RESERVED_MASK              0xFE0F83E0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_CORE_POLICY_BRIDGE_TO_AC_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_OFFSET                  0x0000093C
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_TYPE                    UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_RESERVED_MASK           0xFE0F83E0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_CORE_POLICY_BRIDGE_TO_MODEM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_OFFSET    0x00000940
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_TYPE      UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_RESERVED_MASK 0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_OFFSET               0x00000944
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_TYPE                 UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_RESERVED_MASK        0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_OFFSET           0x00000948
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_TYPE             UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_RESERVED_MASK    0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_OFFSET            0x0000094C
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_TYPE              UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_RESERVED_MASK     0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_OFFSET        0x00000950
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_TYPE          UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_RESERVED_MASK 0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_OFFSET   0x00000954
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_TYPE     UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_RESERVED_MASK 0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_OFFSET          0x00000958
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_TYPE            UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_RESERVED_MASK   0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_OFFSET         0x0000095C
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_TYPE           UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_RESERVED_MASK  0xFE0F83E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_CORE_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_OFFSET                           0x00000960
#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_TYPE                             UInt32
#define PWRMGR_USBOTG_VI_ARM_CORE_POLICY_RESERVED_MASK                    0xFE0F83E0
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_AC_SHIFT   24
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_AC_MASK    0x01000000
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_ATL_SHIFT  23
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_ATL_MASK   0x00800000
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_ARM_CORE_POLICY_USBOTG_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_OFFSET                     0x00000964
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_TYPE                       UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_RESERVED_MASK              0xFE0F83E0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_CORE_POLICY_GPIO_EXP_IRQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_OFFSET                          0x00000968
#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_ARM_CORE_POLICY_DBR_IRQ_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_ARM_CORE_POLICY_OFFSET                              0x0000096C
#define PWRMGR_ACI_VI_ARM_CORE_POLICY_TYPE                                UInt32
#define PWRMGR_ACI_VI_ARM_CORE_POLICY_RESERVED_MASK                       0xFE0F83E0
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_AC_SHIFT         24
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_AC_MASK          0x01000000
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_ATL_SHIFT        23
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_ATL_MASK         0x00800000
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_POLICY_SHIFT     20
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_PM_POLICY_MASK      0x00700000
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_AC_SHIFT     14
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_AC_MASK      0x00004000
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_ATL_SHIFT    13
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_ATL_MASK     0x00002000
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_MODEM_SUB_PM_POLICY_MASK  0x00001C00
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_AC_SHIFT      4
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_AC_MASK       0x00000010
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_ATL_SHIFT     3
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_ATL_MASK      0x00000008
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_POLICY_SHIFT  0
#define    PWRMGR_ACI_VI_ARM_CORE_POLICY_ACI_PI_ARM_CORE_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_OFFSET                          0x00000970
#define PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_1_VI_ARM_CORE_POLICY_SPARE_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_OFFSET                          0x00000974
#define PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_2_VI_ARM_CORE_POLICY_SPARE_2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_OFFSET                          0x00000978
#define PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_3_VI_ARM_CORE_POLICY_SPARE_3_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_OFFSET                          0x0000097C
#define PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_4_VI_ARM_CORE_POLICY_SPARE_4_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_OFFSET                          0x00000980
#define PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_5_VI_ARM_CORE_POLICY_SPARE_5_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_OFFSET                          0x00000984
#define PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_6_VI_ARM_CORE_POLICY_SPARE_6_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_OFFSET                          0x00000988
#define PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_7_VI_ARM_CORE_POLICY_SPARE_7_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_OFFSET                          0x0000098C
#define PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_8_VI_ARM_CORE_POLICY_SPARE_8_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_OFFSET                          0x00000990
#define PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_TYPE                            UInt32
#define PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_RESERVED_MASK                   0xFE0F83E0
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_AC_MASK  0x01000000
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_9_VI_ARM_CORE_POLICY_SPARE_9_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_OFFSET                         0x00000994
#define PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_TYPE                           UInt32
#define PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_RESERVED_MASK                  0xFE0F83E0
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_10_VI_ARM_CORE_POLICY_SPARE_10_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_OFFSET                       0x00000998
#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFE0F83E0
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_ARM_CORE_POLICY_SOFTWARE_0_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_OFFSET                       0x0000099C
#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFE0F83E0
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_ARM_CORE_POLICY_SOFTWARE_1_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_OFFSET                       0x000009A0
#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_TYPE                         UInt32
#define PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_RESERVED_MASK                0xFE0F83E0
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_AC_SHIFT 24
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_AC_MASK 0x01000000
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_ATL_SHIFT 23
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_ATL_MASK 0x00800000
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_POLICY_SHIFT 20
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_PM_POLICY_MASK 0x00700000
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_AC_SHIFT 14
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_AC_MASK 0x00004000
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_ATL_SHIFT 13
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_ATL_MASK 0x00002000
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_POLICY_SHIFT 10
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_MODEM_SUB_PM_POLICY_MASK 0x00001C00
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_ARM_CORE_POLICY_SOFTWARE_2_PI_ARM_CORE_PM_POLICY_MASK 0x00000007

#define PWRMGR_LCDTE_VI_MM_POLICY_OFFSET                                  0x00001000
#define PWRMGR_LCDTE_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_LCDTE_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_PM_POLICY_MASK           0x00000700
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_AC_SHIFT          4
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_AC_MASK           0x00000010
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_ATL_SHIFT         3
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_ATL_MASK          0x00000008
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_POLICY_SHIFT      0
#define    PWRMGR_LCDTE_VI_MM_POLICY_LCDTE_PI_MM_SUB_PM_POLICY_MASK       0x00000007

#define PWRMGR_SSP2SYN_VI_MM_POLICY_OFFSET                                0x00001004
#define PWRMGR_SSP2SYN_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP2SYN_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SSP2SYN_VI_MM_POLICY_SSP2SYN_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SSP2DI_VI_MM_POLICY_OFFSET                                 0x00001008
#define PWRMGR_SSP2DI_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP2DI_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP2DI_VI_MM_POLICY_SSP2DI_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SSP2CK_VI_MM_POLICY_OFFSET                                 0x0000100C
#define PWRMGR_SSP2CK_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP2CK_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP2CK_VI_MM_POLICY_SSP2CK_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SSP1SYN_VI_MM_POLICY_OFFSET                                0x00001010
#define PWRMGR_SSP1SYN_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP1SYN_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SSP1SYN_VI_MM_POLICY_SSP1SYN_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SSP1DI_VI_MM_POLICY_OFFSET                                 0x00001014
#define PWRMGR_SSP1DI_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP1DI_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP1DI_VI_MM_POLICY_SSP1DI_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SSP1CK_VI_MM_POLICY_OFFSET                                 0x00001018
#define PWRMGR_SSP1CK_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP1CK_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP1CK_VI_MM_POLICY_SSP1CK_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SSP0SYN_VI_MM_POLICY_OFFSET                                0x0000101C
#define PWRMGR_SSP0SYN_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP0SYN_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SSP0SYN_VI_MM_POLICY_SSP0SYN_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SSP0DI_VI_MM_POLICY_OFFSET                                 0x00001020
#define PWRMGR_SSP0DI_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP0DI_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP0DI_VI_MM_POLICY_SSP0DI_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SSP0CK_VI_MM_POLICY_OFFSET                                 0x00001024
#define PWRMGR_SSP0CK_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SSP0CK_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SSP0CK_VI_MM_POLICY_SSP0CK_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_DIGCLKREQ_VI_MM_POLICY_OFFSET                              0x00001028
#define PWRMGR_DIGCLKREQ_VI_MM_POLICY_TYPE                                UInt32
#define PWRMGR_DIGCLKREQ_VI_MM_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_AC_SHIFT      12
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_AC_MASK       0x00001000
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_ATL_SHIFT     11
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_ATL_MASK      0x00000800
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_POLICY_SHIFT  8
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_PM_POLICY_MASK   0x00000700
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_AC_SHIFT  4
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_AC_MASK   0x00000010
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_ATL_MASK  0x00000008
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_DIGCLKREQ_VI_MM_POLICY_DIGCLKREQ_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_OFFSET                            0x0000102C
#define PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_TYPE                              UInt32
#define PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_AC_SHIFT  12
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_AC_MASK   0x00001000
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_ATL_MASK  0x00000800
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_ANA_SYS_REQ_VI_MM_POLICY_ANA_SYS_REQ_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_SYSCLKREQ_VI_MM_POLICY_OFFSET                              0x00001030
#define PWRMGR_SYSCLKREQ_VI_MM_POLICY_TYPE                                UInt32
#define PWRMGR_SYSCLKREQ_VI_MM_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_AC_SHIFT      12
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_AC_MASK       0x00001000
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_ATL_SHIFT     11
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_ATL_MASK      0x00000800
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_POLICY_SHIFT  8
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_AC_SHIFT  4
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_AC_MASK   0x00000010
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_ATL_MASK  0x00000008
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SYSCLKREQ_VI_MM_POLICY_SYSCLKREQ_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBRX_VI_MM_POLICY_OFFSET                                   0x00001034
#define PWRMGR_UBRX_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_UBRX_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_PM_POLICY_MASK             0x00000700
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_AC_SHIFT            4
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_AC_MASK             0x00000010
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_ATL_SHIFT           3
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_ATL_MASK            0x00000008
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_POLICY_SHIFT        0
#define    PWRMGR_UBRX_VI_MM_POLICY_UBRX_PI_MM_SUB_PM_POLICY_MASK         0x00000007

#define PWRMGR_UBCTSN_VI_MM_POLICY_OFFSET                                 0x00001038
#define PWRMGR_UBCTSN_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_UBCTSN_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_UBCTSN_VI_MM_POLICY_UBCTSN_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_UB2RX_VI_MM_POLICY_OFFSET                                  0x0000103C
#define PWRMGR_UB2RX_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_UB2RX_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_PM_POLICY_MASK           0x00000700
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_AC_SHIFT          4
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_AC_MASK           0x00000010
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_ATL_SHIFT         3
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_ATL_MASK          0x00000008
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_POLICY_SHIFT      0
#define    PWRMGR_UB2RX_VI_MM_POLICY_UB2RX_PI_MM_SUB_PM_POLICY_MASK       0x00000007

#define PWRMGR_UB2CTSN_VI_MM_POLICY_OFFSET                                0x00001040
#define PWRMGR_UB2CTSN_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_UB2CTSN_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_UB2CTSN_VI_MM_POLICY_UB2CTSN_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SIMDET_VI_MM_POLICY_OFFSET                                 0x00001044
#define PWRMGR_SIMDET_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SIMDET_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SIMDET_VI_MM_POLICY_SIMDET_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SIM2DET_VI_MM_POLICY_OFFSET                                0x00001048
#define PWRMGR_SIM2DET_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SIM2DET_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SIM2DET_VI_MM_POLICY_SIM2DET_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_MMC0D3_VI_MM_POLICY_OFFSET                                 0x0000104C
#define PWRMGR_MMC0D3_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MMC0D3_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MMC0D3_VI_MM_POLICY_MMC0D3_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_MMC0D1_VI_MM_POLICY_OFFSET                                 0x00001050
#define PWRMGR_MMC0D1_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MMC0D1_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MMC0D1_VI_MM_POLICY_MMC0D1_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_MMC1D3_VI_MM_POLICY_OFFSET                                 0x00001054
#define PWRMGR_MMC1D3_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MMC1D3_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MMC1D3_VI_MM_POLICY_MMC1D3_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_MMC1D2_VI_MM_POLICY_OFFSET                                 0x00001058
#define PWRMGR_MMC1D2_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MMC1D2_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MMC1D2_VI_MM_POLICY_MMC1D2_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SDDAT3_VI_MM_POLICY_OFFSET                                 0x0000105C
#define PWRMGR_SDDAT3_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SDDAT3_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SDDAT3_VI_MM_POLICY_SDDAT3_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SDDAT1_VI_MM_POLICY_OFFSET                                 0x00001060
#define PWRMGR_SDDAT1_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_SDDAT1_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_SDDAT1_VI_MM_POLICY_SDDAT1_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_SLB1CLK_VI_MM_POLICY_OFFSET                                0x00001064
#define PWRMGR_SLB1CLK_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SLB1CLK_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SLB1CLK_VI_MM_POLICY_SLB1CLK_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SLB1DAT_VI_MM_POLICY_OFFSET                                0x00001068
#define PWRMGR_SLB1DAT_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SLB1DAT_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SLB1DAT_VI_MM_POLICY_SLB1DAT_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SWCLKTCK_VI_MM_POLICY_OFFSET                               0x0000106C
#define PWRMGR_SWCLKTCK_VI_MM_POLICY_TYPE                                 UInt32
#define PWRMGR_SWCLKTCK_VI_MM_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_AC_SHIFT        12
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_AC_MASK         0x00001000
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_ATL_SHIFT       11
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_ATL_MASK        0x00000800
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_POLICY_SHIFT    8
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_PM_POLICY_MASK     0x00000700
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_AC_SHIFT    4
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_AC_MASK     0x00000010
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_ATL_SHIFT   3
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_ATL_MASK    0x00000008
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SWCLKTCK_VI_MM_POLICY_SWCLKTCK_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWDIOTMS_VI_MM_POLICY_OFFSET                               0x00001070
#define PWRMGR_SWDIOTMS_VI_MM_POLICY_TYPE                                 UInt32
#define PWRMGR_SWDIOTMS_VI_MM_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_AC_SHIFT        12
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_AC_MASK         0x00001000
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_ATL_SHIFT       11
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_ATL_MASK        0x00000800
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_POLICY_SHIFT    8
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_PM_POLICY_MASK     0x00000700
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_AC_SHIFT    4
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_AC_MASK     0x00000010
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_ATL_SHIFT   3
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_ATL_MASK    0x00000008
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SWDIOTMS_VI_MM_POLICY_SWDIOTMS_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R0_VI_MM_POLICY_OFFSET                                 0x00001074
#define PWRMGR_KEY_R0_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R0_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R0_VI_MM_POLICY_KEY_R0_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R1_VI_MM_POLICY_OFFSET                                 0x00001078
#define PWRMGR_KEY_R1_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R1_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R1_VI_MM_POLICY_KEY_R1_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R2_VI_MM_POLICY_OFFSET                                 0x0000107C
#define PWRMGR_KEY_R2_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R2_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R2_VI_MM_POLICY_KEY_R2_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R3_VI_MM_POLICY_OFFSET                                 0x00001080
#define PWRMGR_KEY_R3_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R3_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R3_VI_MM_POLICY_KEY_R3_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R4_VI_MM_POLICY_OFFSET                                 0x00001084
#define PWRMGR_KEY_R4_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R4_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R4_VI_MM_POLICY_KEY_R4_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R5_VI_MM_POLICY_OFFSET                                 0x00001088
#define PWRMGR_KEY_R5_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R5_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R5_VI_MM_POLICY_KEY_R5_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R6_VI_MM_POLICY_OFFSET                                 0x0000108C
#define PWRMGR_KEY_R6_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R6_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R6_VI_MM_POLICY_KEY_R6_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_KEY_R7_VI_MM_POLICY_OFFSET                                 0x00001090
#define PWRMGR_KEY_R7_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_KEY_R7_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_KEY_R7_VI_MM_POLICY_KEY_R7_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_CAWAKE_VI_MM_POLICY_OFFSET                                 0x00001094
#define PWRMGR_CAWAKE_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_CAWAKE_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_CAWAKE_VI_MM_POLICY_CAWAKE_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_CAREADY_VI_MM_POLICY_OFFSET                                0x00001098
#define PWRMGR_CAREADY_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_CAREADY_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_CAREADY_VI_MM_POLICY_CAREADY_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_CAFLAG_VI_MM_POLICY_OFFSET                                 0x0000109C
#define PWRMGR_CAFLAG_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_CAFLAG_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_CAFLAG_VI_MM_POLICY_CAFLAG_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_BATRM_VI_MM_POLICY_OFFSET                                  0x000010A0
#define PWRMGR_BATRM_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_BATRM_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_PM_POLICY_MASK           0x00000700
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_AC_SHIFT          4
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_AC_MASK           0x00000010
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_ATL_SHIFT         3
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_ATL_MASK          0x00000008
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_POLICY_SHIFT      0
#define    PWRMGR_BATRM_VI_MM_POLICY_BATRM_PI_MM_SUB_PM_POLICY_MASK       0x00000007

#define PWRMGR_USBDP_VI_MM_POLICY_OFFSET                                  0x000010A4
#define PWRMGR_USBDP_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_USBDP_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_PM_POLICY_MASK           0x00000700
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_AC_SHIFT          4
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_AC_MASK           0x00000010
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_ATL_SHIFT         3
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_ATL_MASK          0x00000008
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_POLICY_SHIFT      0
#define    PWRMGR_USBDP_VI_MM_POLICY_USBDP_PI_MM_SUB_PM_POLICY_MASK       0x00000007

#define PWRMGR_USBDN_VI_MM_POLICY_OFFSET                                  0x000010A8
#define PWRMGR_USBDN_VI_MM_POLICY_TYPE                                    UInt32
#define PWRMGR_USBDN_VI_MM_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_AC_SHIFT              12
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_AC_MASK               0x00001000
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_ATL_SHIFT             11
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_ATL_MASK              0x00000800
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_POLICY_SHIFT          8
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_PM_POLICY_MASK           0x00000700
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_AC_SHIFT          4
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_AC_MASK           0x00000010
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_ATL_SHIFT         3
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_ATL_MASK          0x00000008
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_POLICY_SHIFT      0
#define    PWRMGR_USBDN_VI_MM_POLICY_USBDN_PI_MM_SUB_PM_POLICY_MASK       0x00000007

#define PWRMGR_RXD0_VI_MM_POLICY_OFFSET                                   0x000010AC
#define PWRMGR_RXD0_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_RXD0_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_PM_POLICY_MASK             0x00000700
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_AC_SHIFT            4
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_AC_MASK             0x00000010
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_ATL_SHIFT           3
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_ATL_MASK            0x00000008
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_POLICY_SHIFT        0
#define    PWRMGR_RXD0_VI_MM_POLICY_RXD0_PI_MM_SUB_PM_POLICY_MASK         0x00000007

#define PWRMGR_RXD1_VI_MM_POLICY_OFFSET                                   0x000010B0
#define PWRMGR_RXD1_VI_MM_POLICY_TYPE                                     UInt32
#define PWRMGR_RXD1_VI_MM_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_AC_SHIFT                12
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_AC_MASK                 0x00001000
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_ATL_SHIFT               11
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_ATL_MASK                0x00000800
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_POLICY_SHIFT            8
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_PM_POLICY_MASK             0x00000700
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_AC_SHIFT            4
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_AC_MASK             0x00000010
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_ATL_SHIFT           3
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_ATL_MASK            0x00000008
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_POLICY_SHIFT        0
#define    PWRMGR_RXD1_VI_MM_POLICY_RXD1_PI_MM_SUB_PM_POLICY_MASK         0x00000007

#define PWRMGR_GPIO29_VI_MM_POLICY_OFFSET                                 0x000010B4
#define PWRMGR_GPIO29_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO29_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO29_VI_MM_POLICY_GPIO29_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO32_VI_MM_POLICY_OFFSET                                 0x000010B8
#define PWRMGR_GPIO32_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO32_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO32_VI_MM_POLICY_GPIO32_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO33_VI_MM_POLICY_OFFSET                                 0x000010BC
#define PWRMGR_GPIO33_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO33_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO33_VI_MM_POLICY_GPIO33_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO43_VI_MM_POLICY_OFFSET                                 0x000010C0
#define PWRMGR_GPIO43_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO43_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO43_VI_MM_POLICY_GPIO43_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO44_VI_MM_POLICY_OFFSET                                 0x000010C4
#define PWRMGR_GPIO44_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO44_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO44_VI_MM_POLICY_GPIO44_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO45_VI_MM_POLICY_OFFSET                                 0x000010C8
#define PWRMGR_GPIO45_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO45_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO45_VI_MM_POLICY_GPIO45_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO46_VI_MM_POLICY_OFFSET                                 0x000010CC
#define PWRMGR_GPIO46_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO46_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO46_VI_MM_POLICY_GPIO46_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO47_VI_MM_POLICY_OFFSET                                 0x000010D0
#define PWRMGR_GPIO47_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO47_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO47_VI_MM_POLICY_GPIO47_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO48_VI_MM_POLICY_OFFSET                                 0x000010D4
#define PWRMGR_GPIO48_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO48_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO48_VI_MM_POLICY_GPIO48_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO71_VI_MM_POLICY_OFFSET                                 0x000010D8
#define PWRMGR_GPIO71_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO71_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO71_VI_MM_POLICY_GPIO71_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO72_VI_MM_POLICY_OFFSET                                 0x000010DC
#define PWRMGR_GPIO72_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO72_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO72_VI_MM_POLICY_GPIO72_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO73_VI_MM_POLICY_OFFSET                                 0x000010E0
#define PWRMGR_GPIO73_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO73_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO73_VI_MM_POLICY_GPIO73_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO74_VI_MM_POLICY_OFFSET                                 0x000010E4
#define PWRMGR_GPIO74_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO74_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO74_VI_MM_POLICY_GPIO74_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO95_VI_MM_POLICY_OFFSET                                 0x000010E8
#define PWRMGR_GPIO95_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO95_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO95_VI_MM_POLICY_GPIO95_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO96_VI_MM_POLICY_OFFSET                                 0x000010EC
#define PWRMGR_GPIO96_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO96_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO96_VI_MM_POLICY_GPIO96_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO99_VI_MM_POLICY_OFFSET                                 0x000010F0
#define PWRMGR_GPIO99_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_GPIO99_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_GPIO99_VI_MM_POLICY_GPIO99_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO100_VI_MM_POLICY_OFFSET                                0x000010F4
#define PWRMGR_GPIO100_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO100_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_GPIO100_VI_MM_POLICY_GPIO100_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_GPIO111_VI_MM_POLICY_OFFSET                                0x000010F8
#define PWRMGR_GPIO111_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO111_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_GPIO111_VI_MM_POLICY_GPIO111_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_OFFSET                         0x000010FC
#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_MM_POLICY_COMMON_TIMER_0_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_OFFSET                         0x00001100
#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_MM_POLICY_COMMON_TIMER_1_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_OFFSET                         0x00001104
#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_MM_POLICY_COMMON_TIMER_2_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_OFFSET                         0x00001108
#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_MM_POLICY_COMMON_TIMER_3_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_OFFSET                         0x0000110C
#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_TYPE                           UInt32
#define PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_RESERVED_MASK                  0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_MM_POLICY_COMMON_TIMER_4_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_MM_TIMER_VI_MM_POLICY_OFFSET                               0x00001110
#define PWRMGR_MM_TIMER_VI_MM_POLICY_TYPE                                 UInt32
#define PWRMGR_MM_TIMER_VI_MM_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_AC_SHIFT        12
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_AC_MASK         0x00001000
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_ATL_SHIFT       11
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_ATL_MASK        0x00000800
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_POLICY_SHIFT    8
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_PM_POLICY_MASK     0x00000700
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_AC_SHIFT    4
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_AC_MASK     0x00000010
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_ATL_SHIFT   3
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_ATL_MASK    0x00000008
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_MM_TIMER_VI_MM_POLICY_MM_TIMER_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_OFFSET                      0x00001114
#define PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_TYPE                        UInt32
#define PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_RESERVED_MASK               0xFFFFE0E0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_MM_POLICY_VOLTAGE_MONITOR_0_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_OFFSET                      0x00001118
#define PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_TYPE                        UInt32
#define PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_RESERVED_MASK               0xFFFFE0E0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_MM_POLICY_VOLTAGE_MONITOR_1_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_OFFSET                       0x0000111C
#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_TYPE                         UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_MM_POLICY_COMMON_INT_TO_AC_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_OFFSET                       0x00001120
#define PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_TYPE                         UInt32
#define PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_MM_VI_MM_POLICY_COMMON_INT_TO_MM_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_OFFSET                        0x00001124
#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TYPE                          UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_MM_POLICY_TZCFG_INT_TO_AC_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_OFFSET                            0x00001128
#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_TYPE                              UInt32
#define PWRMGR_DMA_REQUEST_VI_MM_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_AC_SHIFT  12
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_AC_MASK   0x00001000
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_ATL_MASK  0x00000800
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_MM_POLICY_DMA_REQUEST_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_MM_POLICY_OFFSET                                 0x0000112C
#define PWRMGR_MODEM1_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MODEM1_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MODEM1_VI_MM_POLICY_MODEM1_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_MODEM2_VI_MM_POLICY_OFFSET                                 0x00001130
#define PWRMGR_MODEM2_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_MODEM2_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_MODEM2_VI_MM_POLICY_MODEM2_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_MODEM_UART_VI_MM_POLICY_OFFSET                             0x00001134
#define PWRMGR_MODEM_UART_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_MODEM_UART_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM_UART_VI_MM_POLICY_MODEM_UART_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_OFFSET                           0x00001138
#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_TYPE                             UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_MM_POLICY_BRIDGE_TO_AC_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_OFFSET                        0x0000113C
#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_TYPE                          UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_MM_POLICY_BRIDGE_TO_MODEM_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_OFFSET          0x00001140
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_TYPE            UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_RESERVED_MASK   0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_OFFSET                     0x00001144
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_TYPE                       UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_RESERVED_MASK              0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_MM_POLICY_VREQ_NONZERO_PI_MM_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_OFFSET                 0x00001148
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_TYPE                   UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_RESERVED_MASK          0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_OFFSET                  0x0000114C
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_TYPE                    UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_RESERVED_MASK           0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_OFFSET              0x00001150
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_TYPE                UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_RESERVED_MASK       0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_MM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_OFFSET         0x00001154
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_TYPE           UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_RESERVED_MASK  0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_OFFSET                0x00001158
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_TYPE                  UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_RESERVED_MASK         0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_MM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_OFFSET               0x0000115C
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_TYPE                 UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_RESERVED_MASK        0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_MM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_MM_POLICY_OFFSET                                 0x00001160
#define PWRMGR_USBOTG_VI_MM_POLICY_TYPE                                   UInt32
#define PWRMGR_USBOTG_VI_MM_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_AC_SHIFT            12
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_AC_MASK             0x00001000
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_ATL_SHIFT           11
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_ATL_MASK            0x00000800
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_POLICY_SHIFT        8
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_PM_POLICY_MASK         0x00000700
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_AC_SHIFT        4
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_AC_MASK         0x00000010
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_ATL_SHIFT       3
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_ATL_MASK        0x00000008
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_POLICY_SHIFT    0
#define    PWRMGR_USBOTG_VI_MM_POLICY_USBOTG_PI_MM_SUB_PM_POLICY_MASK     0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_OFFSET                           0x00001164
#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_TYPE                             UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_AC_SHIFT 12
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_AC_MASK 0x00001000
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_ATL_SHIFT 11
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_ATL_MASK 0x00000800
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_MM_POLICY_GPIO_EXP_IRQ_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_MM_POLICY_OFFSET                                0x00001168
#define PWRMGR_DBR_IRQ_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_DBR_IRQ_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_DBR_IRQ_VI_MM_POLICY_DBR_IRQ_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_ACI_VI_MM_POLICY_OFFSET                                    0x0000116C
#define PWRMGR_ACI_VI_MM_POLICY_TYPE                                      UInt32
#define PWRMGR_ACI_VI_MM_POLICY_RESERVED_MASK                             0xFFFFE0E0
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_AC_SHIFT                  12
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_AC_MASK                   0x00001000
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_ATL_SHIFT                 11
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_ATL_MASK                  0x00000800
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_POLICY_SHIFT              8
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_PM_POLICY_MASK               0x00000700
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_AC_SHIFT              4
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_AC_MASK               0x00000010
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_ATL_SHIFT             3
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_ATL_MASK              0x00000008
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_POLICY_SHIFT          0
#define    PWRMGR_ACI_VI_MM_POLICY_ACI_PI_MM_SUB_PM_POLICY_MASK           0x00000007

#define PWRMGR_SPARE_1_VI_MM_POLICY_OFFSET                                0x00001170
#define PWRMGR_SPARE_1_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_1_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_1_VI_MM_POLICY_SPARE_1_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_2_VI_MM_POLICY_OFFSET                                0x00001174
#define PWRMGR_SPARE_2_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_2_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_2_VI_MM_POLICY_SPARE_2_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_3_VI_MM_POLICY_OFFSET                                0x00001178
#define PWRMGR_SPARE_3_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_3_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_3_VI_MM_POLICY_SPARE_3_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_4_VI_MM_POLICY_OFFSET                                0x0000117C
#define PWRMGR_SPARE_4_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_4_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_4_VI_MM_POLICY_SPARE_4_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_5_VI_MM_POLICY_OFFSET                                0x00001180
#define PWRMGR_SPARE_5_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_5_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_5_VI_MM_POLICY_SPARE_5_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_6_VI_MM_POLICY_OFFSET                                0x00001184
#define PWRMGR_SPARE_6_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_6_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_6_VI_MM_POLICY_SPARE_6_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_7_VI_MM_POLICY_OFFSET                                0x00001188
#define PWRMGR_SPARE_7_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_7_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_7_VI_MM_POLICY_SPARE_7_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_8_VI_MM_POLICY_OFFSET                                0x0000118C
#define PWRMGR_SPARE_8_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_8_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_8_VI_MM_POLICY_SPARE_8_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_9_VI_MM_POLICY_OFFSET                                0x00001190
#define PWRMGR_SPARE_9_VI_MM_POLICY_TYPE                                  UInt32
#define PWRMGR_SPARE_9_VI_MM_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_AC_SHIFT          12
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_AC_MASK           0x00001000
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_ATL_SHIFT         11
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_ATL_MASK          0x00000800
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_POLICY_SHIFT      8
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_PM_POLICY_MASK       0x00000700
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_AC_SHIFT      4
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_AC_MASK       0x00000010
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_ATL_SHIFT     3
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_ATL_MASK      0x00000008
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_POLICY_SHIFT  0
#define    PWRMGR_SPARE_9_VI_MM_POLICY_SPARE_9_PI_MM_SUB_PM_POLICY_MASK   0x00000007

#define PWRMGR_SPARE_10_VI_MM_POLICY_OFFSET                               0x00001194
#define PWRMGR_SPARE_10_VI_MM_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_10_VI_MM_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_AC_SHIFT        12
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_AC_MASK         0x00001000
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_ATL_SHIFT       11
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_ATL_MASK        0x00000800
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_POLICY_SHIFT    8
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_PM_POLICY_MASK     0x00000700
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_AC_SHIFT    4
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_AC_MASK     0x00000010
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_ATL_SHIFT   3
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_ATL_MASK    0x00000008
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_10_VI_MM_POLICY_SPARE_10_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_OFFSET                             0x00001198
#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_0_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_MM_POLICY_SOFTWARE_0_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_OFFSET                             0x0000119C
#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_1_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_MM_POLICY_SOFTWARE_1_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_OFFSET                             0x000011A0
#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_TYPE                               UInt32
#define PWRMGR_SOFTWARE_2_VI_MM_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_AC_SHIFT    12
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_AC_MASK     0x00001000
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_ATL_SHIFT   11
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_ATL_MASK    0x00000800
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_MM_POLICY_SOFTWARE_2_PI_MM_SUB_PM_POLICY_MASK 0x00000007

#define PWRMGR_LCDTE_VI_HUB_POLICY_OFFSET                                 0x00001800
#define PWRMGR_LCDTE_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_LCDTE_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_HUB_POLICY_LCDTE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2SYN_VI_HUB_POLICY_OFFSET                               0x00001804
#define PWRMGR_SSP2SYN_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SSP2SYN_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2SYN_VI_HUB_POLICY_SSP2SYN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2DI_VI_HUB_POLICY_OFFSET                                0x00001808
#define PWRMGR_SSP2DI_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP2DI_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2DI_VI_HUB_POLICY_SSP2DI_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2CK_VI_HUB_POLICY_OFFSET                                0x0000180C
#define PWRMGR_SSP2CK_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP2CK_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2CK_VI_HUB_POLICY_SSP2CK_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1SYN_VI_HUB_POLICY_OFFSET                               0x00001810
#define PWRMGR_SSP1SYN_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SSP1SYN_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1SYN_VI_HUB_POLICY_SSP1SYN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1DI_VI_HUB_POLICY_OFFSET                                0x00001814
#define PWRMGR_SSP1DI_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP1DI_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1DI_VI_HUB_POLICY_SSP1DI_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1CK_VI_HUB_POLICY_OFFSET                                0x00001818
#define PWRMGR_SSP1CK_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP1CK_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1CK_VI_HUB_POLICY_SSP1CK_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0SYN_VI_HUB_POLICY_OFFSET                               0x0000181C
#define PWRMGR_SSP0SYN_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SSP0SYN_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0SYN_VI_HUB_POLICY_SSP0SYN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0DI_VI_HUB_POLICY_OFFSET                                0x00001820
#define PWRMGR_SSP0DI_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP0DI_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0DI_VI_HUB_POLICY_SSP0DI_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0CK_VI_HUB_POLICY_OFFSET                                0x00001824
#define PWRMGR_SSP0CK_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SSP0CK_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0CK_VI_HUB_POLICY_SSP0CK_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DIGCLKREQ_VI_HUB_POLICY_OFFSET                             0x00001828
#define PWRMGR_DIGCLKREQ_VI_HUB_POLICY_TYPE                               UInt32
#define PWRMGR_DIGCLKREQ_VI_HUB_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_DIGCLKREQ_VI_HUB_POLICY_DIGCLKREQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_OFFSET                           0x0000182C
#define PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_TYPE                             UInt32
#define PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_ANA_SYS_REQ_VI_HUB_POLICY_ANA_SYS_REQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SYSCLKREQ_VI_HUB_POLICY_OFFSET                             0x00001830
#define PWRMGR_SYSCLKREQ_VI_HUB_POLICY_TYPE                               UInt32
#define PWRMGR_SYSCLKREQ_VI_HUB_POLICY_RESERVED_MASK                      0xFFFFE0E0
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SYSCLKREQ_VI_HUB_POLICY_SYSCLKREQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBRX_VI_HUB_POLICY_OFFSET                                  0x00001834
#define PWRMGR_UBRX_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_UBRX_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UBRX_VI_HUB_POLICY_UBRX_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBCTSN_VI_HUB_POLICY_OFFSET                                0x00001838
#define PWRMGR_UBCTSN_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_UBCTSN_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UBCTSN_VI_HUB_POLICY_UBCTSN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2RX_VI_HUB_POLICY_OFFSET                                 0x0000183C
#define PWRMGR_UB2RX_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_UB2RX_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2RX_VI_HUB_POLICY_UB2RX_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2CTSN_VI_HUB_POLICY_OFFSET                               0x00001840
#define PWRMGR_UB2CTSN_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_UB2CTSN_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2CTSN_VI_HUB_POLICY_UB2CTSN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIMDET_VI_HUB_POLICY_OFFSET                                0x00001844
#define PWRMGR_SIMDET_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SIMDET_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SIMDET_VI_HUB_POLICY_SIMDET_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM2DET_VI_HUB_POLICY_OFFSET                               0x00001848
#define PWRMGR_SIM2DET_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SIM2DET_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SIM2DET_VI_HUB_POLICY_SIM2DET_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D3_VI_HUB_POLICY_OFFSET                                0x0000184C
#define PWRMGR_MMC0D3_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MMC0D3_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D3_VI_HUB_POLICY_MMC0D3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D1_VI_HUB_POLICY_OFFSET                                0x00001850
#define PWRMGR_MMC0D1_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MMC0D1_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D1_VI_HUB_POLICY_MMC0D1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D3_VI_HUB_POLICY_OFFSET                                0x00001854
#define PWRMGR_MMC1D3_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MMC1D3_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D3_VI_HUB_POLICY_MMC1D3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D2_VI_HUB_POLICY_OFFSET                                0x00001858
#define PWRMGR_MMC1D2_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MMC1D2_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D2_VI_HUB_POLICY_MMC1D2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT3_VI_HUB_POLICY_OFFSET                                0x0000185C
#define PWRMGR_SDDAT3_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SDDAT3_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT3_VI_HUB_POLICY_SDDAT3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT1_VI_HUB_POLICY_OFFSET                                0x00001860
#define PWRMGR_SDDAT1_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_SDDAT1_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT1_VI_HUB_POLICY_SDDAT1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1CLK_VI_HUB_POLICY_OFFSET                               0x00001864
#define PWRMGR_SLB1CLK_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SLB1CLK_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1CLK_VI_HUB_POLICY_SLB1CLK_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1DAT_VI_HUB_POLICY_OFFSET                               0x00001868
#define PWRMGR_SLB1DAT_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SLB1DAT_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1DAT_VI_HUB_POLICY_SLB1DAT_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWCLKTCK_VI_HUB_POLICY_OFFSET                              0x0000186C
#define PWRMGR_SWCLKTCK_VI_HUB_POLICY_TYPE                                UInt32
#define PWRMGR_SWCLKTCK_VI_HUB_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_AC_SHIFT  12
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_AC_MASK   0x00001000
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_ATL_MASK  0x00000800
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SWCLKTCK_VI_HUB_POLICY_SWCLKTCK_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWDIOTMS_VI_HUB_POLICY_OFFSET                              0x00001870
#define PWRMGR_SWDIOTMS_VI_HUB_POLICY_TYPE                                UInt32
#define PWRMGR_SWDIOTMS_VI_HUB_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_AC_SHIFT  12
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_AC_MASK   0x00001000
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_ATL_MASK  0x00000800
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SWDIOTMS_VI_HUB_POLICY_SWDIOTMS_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R0_VI_HUB_POLICY_OFFSET                                0x00001874
#define PWRMGR_KEY_R0_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R0_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R0_VI_HUB_POLICY_KEY_R0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R1_VI_HUB_POLICY_OFFSET                                0x00001878
#define PWRMGR_KEY_R1_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R1_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R1_VI_HUB_POLICY_KEY_R1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R2_VI_HUB_POLICY_OFFSET                                0x0000187C
#define PWRMGR_KEY_R2_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R2_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R2_VI_HUB_POLICY_KEY_R2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R3_VI_HUB_POLICY_OFFSET                                0x00001880
#define PWRMGR_KEY_R3_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R3_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R3_VI_HUB_POLICY_KEY_R3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R4_VI_HUB_POLICY_OFFSET                                0x00001884
#define PWRMGR_KEY_R4_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R4_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R4_VI_HUB_POLICY_KEY_R4_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R5_VI_HUB_POLICY_OFFSET                                0x00001888
#define PWRMGR_KEY_R5_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R5_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R5_VI_HUB_POLICY_KEY_R5_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R6_VI_HUB_POLICY_OFFSET                                0x0000188C
#define PWRMGR_KEY_R6_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R6_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R6_VI_HUB_POLICY_KEY_R6_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R7_VI_HUB_POLICY_OFFSET                                0x00001890
#define PWRMGR_KEY_R7_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_KEY_R7_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R7_VI_HUB_POLICY_KEY_R7_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAWAKE_VI_HUB_POLICY_OFFSET                                0x00001894
#define PWRMGR_CAWAKE_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_CAWAKE_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAWAKE_VI_HUB_POLICY_CAWAKE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAREADY_VI_HUB_POLICY_OFFSET                               0x00001898
#define PWRMGR_CAREADY_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_CAREADY_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAREADY_VI_HUB_POLICY_CAREADY_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAFLAG_VI_HUB_POLICY_OFFSET                                0x0000189C
#define PWRMGR_CAFLAG_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_CAFLAG_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_CAFLAG_VI_HUB_POLICY_CAFLAG_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_HUB_POLICY_OFFSET                                 0x000018A0
#define PWRMGR_BATRM_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_BATRM_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_HUB_POLICY_BATRM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDP_VI_HUB_POLICY_OFFSET                                 0x000018A4
#define PWRMGR_USBDP_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_USBDP_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDP_VI_HUB_POLICY_USBDP_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDN_VI_HUB_POLICY_OFFSET                                 0x000018A8
#define PWRMGR_USBDN_VI_HUB_POLICY_TYPE                                   UInt32
#define PWRMGR_USBDN_VI_HUB_POLICY_RESERVED_MASK                          0xFFFFE0E0
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_AC_SHIFT        12
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_AC_MASK         0x00001000
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_ATL_SHIFT       11
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_ATL_MASK        0x00000800
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_POLICY_SHIFT    8
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_AON_PM_POLICY_MASK     0x00000700
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_AC_MASK  0x00000010
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDN_VI_HUB_POLICY_USBDN_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD0_VI_HUB_POLICY_OFFSET                                  0x000018AC
#define PWRMGR_RXD0_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_RXD0_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD0_VI_HUB_POLICY_RXD0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD1_VI_HUB_POLICY_OFFSET                                  0x000018B0
#define PWRMGR_RXD1_VI_HUB_POLICY_TYPE                                    UInt32
#define PWRMGR_RXD1_VI_HUB_POLICY_RESERVED_MASK                           0xFFFFE0E0
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_AC_SHIFT          12
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_AC_MASK           0x00001000
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_ATL_SHIFT         11
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_ATL_MASK          0x00000800
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_POLICY_SHIFT      8
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_AON_PM_POLICY_MASK       0x00000700
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_AC_SHIFT   4
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_AC_MASK    0x00000010
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT  3
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_ATL_MASK   0x00000008
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD1_VI_HUB_POLICY_RXD1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO29_VI_HUB_POLICY_OFFSET                                0x000018B4
#define PWRMGR_GPIO29_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO29_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO29_VI_HUB_POLICY_GPIO29_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO32_VI_HUB_POLICY_OFFSET                                0x000018B8
#define PWRMGR_GPIO32_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO32_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO32_VI_HUB_POLICY_GPIO32_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO33_VI_HUB_POLICY_OFFSET                                0x000018BC
#define PWRMGR_GPIO33_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO33_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO33_VI_HUB_POLICY_GPIO33_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO43_VI_HUB_POLICY_OFFSET                                0x000018C0
#define PWRMGR_GPIO43_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO43_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO43_VI_HUB_POLICY_GPIO43_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO44_VI_HUB_POLICY_OFFSET                                0x000018C4
#define PWRMGR_GPIO44_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO44_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO44_VI_HUB_POLICY_GPIO44_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO45_VI_HUB_POLICY_OFFSET                                0x000018C8
#define PWRMGR_GPIO45_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO45_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO45_VI_HUB_POLICY_GPIO45_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO46_VI_HUB_POLICY_OFFSET                                0x000018CC
#define PWRMGR_GPIO46_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO46_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO46_VI_HUB_POLICY_GPIO46_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO47_VI_HUB_POLICY_OFFSET                                0x000018D0
#define PWRMGR_GPIO47_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO47_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO47_VI_HUB_POLICY_GPIO47_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO48_VI_HUB_POLICY_OFFSET                                0x000018D4
#define PWRMGR_GPIO48_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO48_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO48_VI_HUB_POLICY_GPIO48_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO71_VI_HUB_POLICY_OFFSET                                0x000018D8
#define PWRMGR_GPIO71_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO71_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO71_VI_HUB_POLICY_GPIO71_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO72_VI_HUB_POLICY_OFFSET                                0x000018DC
#define PWRMGR_GPIO72_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO72_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO72_VI_HUB_POLICY_GPIO72_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO73_VI_HUB_POLICY_OFFSET                                0x000018E0
#define PWRMGR_GPIO73_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO73_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO73_VI_HUB_POLICY_GPIO73_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO74_VI_HUB_POLICY_OFFSET                                0x000018E4
#define PWRMGR_GPIO74_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO74_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO74_VI_HUB_POLICY_GPIO74_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO95_VI_HUB_POLICY_OFFSET                                0x000018E8
#define PWRMGR_GPIO95_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO95_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO95_VI_HUB_POLICY_GPIO95_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO96_VI_HUB_POLICY_OFFSET                                0x000018EC
#define PWRMGR_GPIO96_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO96_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO96_VI_HUB_POLICY_GPIO96_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO99_VI_HUB_POLICY_OFFSET                                0x000018F0
#define PWRMGR_GPIO99_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_GPIO99_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO99_VI_HUB_POLICY_GPIO99_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO100_VI_HUB_POLICY_OFFSET                               0x000018F4
#define PWRMGR_GPIO100_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_GPIO100_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO100_VI_HUB_POLICY_GPIO100_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO111_VI_HUB_POLICY_OFFSET                               0x000018F8
#define PWRMGR_GPIO111_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_GPIO111_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO111_VI_HUB_POLICY_GPIO111_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_OFFSET                        0x000018FC
#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_HUB_POLICY_COMMON_TIMER_0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_OFFSET                        0x00001900
#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_HUB_POLICY_COMMON_TIMER_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_OFFSET                        0x00001904
#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_HUB_POLICY_COMMON_TIMER_2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_OFFSET                        0x00001908
#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_HUB_POLICY_COMMON_TIMER_3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_OFFSET                        0x0000190C
#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_TYPE                          UInt32
#define PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_RESERVED_MASK                 0xFFFFE0E0
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_HUB_POLICY_COMMON_TIMER_4_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MM_TIMER_VI_HUB_POLICY_OFFSET                              0x00001910
#define PWRMGR_MM_TIMER_VI_HUB_POLICY_TYPE                                UInt32
#define PWRMGR_MM_TIMER_VI_HUB_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_AC_SHIFT  12
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_AC_MASK   0x00001000
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_ATL_MASK  0x00000800
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MM_TIMER_VI_HUB_POLICY_MM_TIMER_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_OFFSET                     0x00001914
#define PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_TYPE                       UInt32
#define PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_RESERVED_MASK              0xFFFFE0E0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_HUB_POLICY_VOLTAGE_MONITOR_0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_OFFSET                     0x00001918
#define PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_TYPE                       UInt32
#define PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_RESERVED_MASK              0xFFFFE0E0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_HUB_POLICY_VOLTAGE_MONITOR_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_OFFSET                      0x0000191C
#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_TYPE                        UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_RESERVED_MASK               0xFFFFE0E0
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_HUB_POLICY_COMMON_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_OFFSET                      0x00001920
#define PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_TYPE                        UInt32
#define PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_RESERVED_MASK               0xFFFFE0E0
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_MM_VI_HUB_POLICY_COMMON_INT_TO_MM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_OFFSET                       0x00001924
#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TYPE                         UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_HUB_POLICY_TZCFG_INT_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_OFFSET                           0x00001928
#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_TYPE                             UInt32
#define PWRMGR_DMA_REQUEST_VI_HUB_POLICY_RESERVED_MASK                    0xFFFFE0E0
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_HUB_POLICY_DMA_REQUEST_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_HUB_POLICY_OFFSET                                0x0000192C
#define PWRMGR_MODEM1_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MODEM1_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_HUB_POLICY_MODEM1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_HUB_POLICY_OFFSET                                0x00001930
#define PWRMGR_MODEM2_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_MODEM2_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_HUB_POLICY_MODEM2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM_UART_VI_HUB_POLICY_OFFSET                            0x00001934
#define PWRMGR_MODEM_UART_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_MODEM_UART_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM_UART_VI_HUB_POLICY_MODEM_UART_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_OFFSET                          0x00001938
#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_TYPE                            UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_RESERVED_MASK                   0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_HUB_POLICY_BRIDGE_TO_AC_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_OFFSET                       0x0000193C
#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_TYPE                         UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_RESERVED_MASK                0xFFFFE0E0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_HUB_POLICY_BRIDGE_TO_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_OFFSET         0x00001940
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_TYPE           UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_RESERVED_MASK  0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_OFFSET                    0x00001944
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_TYPE                      UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_RESERVED_MASK             0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_OFFSET                0x00001948
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_TYPE                  UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_RESERVED_MASK         0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_OFFSET                 0x0000194C
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_TYPE                   UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_RESERVED_MASK          0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_OFFSET             0x00001950
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_TYPE               UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_RESERVED_MASK      0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_HUB_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_OFFSET        0x00001954
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_TYPE          UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_RESERVED_MASK 0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_OFFSET               0x00001958
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_TYPE                 UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_RESERVED_MASK        0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_HUB_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_OFFSET              0x0000195C
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_TYPE                UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_RESERVED_MASK       0xFFFFE0E0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_HUB_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_HUB_POLICY_OFFSET                                0x00001960
#define PWRMGR_USBOTG_VI_HUB_POLICY_TYPE                                  UInt32
#define PWRMGR_USBOTG_VI_HUB_POLICY_RESERVED_MASK                         0xFFFFE0E0
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_AC_SHIFT      12
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_AC_MASK       0x00001000
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_ATL_SHIFT     11
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_ATL_MASK      0x00000800
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_POLICY_SHIFT  8
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_AON_PM_POLICY_MASK   0x00000700
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_HUB_POLICY_USBOTG_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_OFFSET                          0x00001964
#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_TYPE                            UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_RESERVED_MASK                   0xFFFFE0E0
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_HUB_POLICY_GPIO_EXP_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_OFFSET                               0x00001968
#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_DBR_IRQ_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_HUB_POLICY_DBR_IRQ_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_HUB_POLICY_OFFSET                                   0x0000196C
#define PWRMGR_ACI_VI_HUB_POLICY_TYPE                                     UInt32
#define PWRMGR_ACI_VI_HUB_POLICY_RESERVED_MASK                            0xFFFFE0E0
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_AC_SHIFT            12
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_AC_MASK             0x00001000
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_ATL_SHIFT           11
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_ATL_MASK            0x00000800
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_POLICY_SHIFT        8
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_AON_PM_POLICY_MASK         0x00000700
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_AC_SHIFT     4
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_AC_MASK      0x00000010
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_ATL_SHIFT    3
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_ATL_MASK     0x00000008
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_ACI_VI_HUB_POLICY_ACI_PI_HUB_SWITCHABLE_PM_POLICY_MASK  0x00000007

#define PWRMGR_SPARE_1_VI_HUB_POLICY_OFFSET                               0x00001970
#define PWRMGR_SPARE_1_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_1_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_1_VI_HUB_POLICY_SPARE_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_2_VI_HUB_POLICY_OFFSET                               0x00001974
#define PWRMGR_SPARE_2_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_2_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_2_VI_HUB_POLICY_SPARE_2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_3_VI_HUB_POLICY_OFFSET                               0x00001978
#define PWRMGR_SPARE_3_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_3_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_3_VI_HUB_POLICY_SPARE_3_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_4_VI_HUB_POLICY_OFFSET                               0x0000197C
#define PWRMGR_SPARE_4_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_4_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_4_VI_HUB_POLICY_SPARE_4_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_5_VI_HUB_POLICY_OFFSET                               0x00001980
#define PWRMGR_SPARE_5_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_5_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_5_VI_HUB_POLICY_SPARE_5_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_6_VI_HUB_POLICY_OFFSET                               0x00001984
#define PWRMGR_SPARE_6_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_6_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_6_VI_HUB_POLICY_SPARE_6_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_7_VI_HUB_POLICY_OFFSET                               0x00001988
#define PWRMGR_SPARE_7_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_7_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_7_VI_HUB_POLICY_SPARE_7_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_8_VI_HUB_POLICY_OFFSET                               0x0000198C
#define PWRMGR_SPARE_8_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_8_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_8_VI_HUB_POLICY_SPARE_8_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_9_VI_HUB_POLICY_OFFSET                               0x00001990
#define PWRMGR_SPARE_9_VI_HUB_POLICY_TYPE                                 UInt32
#define PWRMGR_SPARE_9_VI_HUB_POLICY_RESERVED_MASK                        0xFFFFE0E0
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_AC_SHIFT    12
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_AC_MASK     0x00001000
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_ATL_SHIFT   11
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_ATL_MASK    0x00000800
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_9_VI_HUB_POLICY_SPARE_9_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_10_VI_HUB_POLICY_OFFSET                              0x00001994
#define PWRMGR_SPARE_10_VI_HUB_POLICY_TYPE                                UInt32
#define PWRMGR_SPARE_10_VI_HUB_POLICY_RESERVED_MASK                       0xFFFFE0E0
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_AC_SHIFT  12
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_AC_MASK   0x00001000
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_ATL_MASK  0x00000800
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_10_VI_HUB_POLICY_SPARE_10_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_OFFSET                            0x00001998
#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_0_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_HUB_POLICY_SOFTWARE_0_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_OFFSET                            0x0000199C
#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_1_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_HUB_POLICY_SOFTWARE_1_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_OFFSET                            0x000019A0
#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_TYPE                              UInt32
#define PWRMGR_SOFTWARE_2_VI_HUB_POLICY_RESERVED_MASK                     0xFFFFE0E0
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_AC_SHIFT 12
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_AC_MASK 0x00001000
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_ATL_SHIFT 11
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_ATL_MASK 0x00000800
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_POLICY_SHIFT 8
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_AON_PM_POLICY_MASK 0x00000700
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_HUB_POLICY_SOFTWARE_2_PI_HUB_SWITCHABLE_PM_POLICY_MASK 0x00000007

#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x00002000
#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_LCDTE_VI_ARM_SUBSYSTEM_POLICY_LCDTE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002004
#define PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2SYN_VI_ARM_SUBSYSTEM_POLICY_SSP2SYN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002008
#define PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2DI_VI_ARM_SUBSYSTEM_POLICY_SSP2DI_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000200C
#define PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP2CK_VI_ARM_SUBSYSTEM_POLICY_SSP2CK_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002010
#define PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1SYN_VI_ARM_SUBSYSTEM_POLICY_SSP1SYN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002014
#define PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1DI_VI_ARM_SUBSYSTEM_POLICY_SSP1DI_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002018
#define PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP1CK_VI_ARM_SUBSYSTEM_POLICY_SSP1CK_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x0000201C
#define PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0SYN_VI_ARM_SUBSYSTEM_POLICY_SSP0SYN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002020
#define PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0DI_VI_ARM_SUBSYSTEM_POLICY_SSP0DI_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002024
#define PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SSP0CK_VI_ARM_SUBSYSTEM_POLICY_SSP0CK_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                   0x00002028
#define PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                     UInt32
#define PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK            0xFFFFFFE0
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_DIGCLKREQ_VI_ARM_SUBSYSTEM_POLICY_DIGCLKREQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                 0x0000202C
#define PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                   UInt32
#define PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK          0xFFFFFFE0
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_ANA_SYS_REQ_VI_ARM_SUBSYSTEM_POLICY_ANA_SYS_REQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                   0x00002030
#define PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                     UInt32
#define PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK            0xFFFFFFE0
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SYSCLKREQ_VI_ARM_SUBSYSTEM_POLICY_SYSCLKREQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x00002034
#define PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UBRX_VI_ARM_SUBSYSTEM_POLICY_UBRX_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002038
#define PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UBCTSN_VI_ARM_SUBSYSTEM_POLICY_UBCTSN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x0000203C
#define PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2RX_VI_ARM_SUBSYSTEM_POLICY_UB2RX_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002040
#define PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_UB2CTSN_VI_ARM_SUBSYSTEM_POLICY_UB2CTSN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002044
#define PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SIMDET_VI_ARM_SUBSYSTEM_POLICY_SIMDET_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002048
#define PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SIM2DET_VI_ARM_SUBSYSTEM_POLICY_SIM2DET_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000204C
#define PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D3_VI_ARM_SUBSYSTEM_POLICY_MMC0D3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002050
#define PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC0D1_VI_ARM_SUBSYSTEM_POLICY_MMC0D1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002054
#define PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D3_VI_ARM_SUBSYSTEM_POLICY_MMC1D3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002058
#define PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MMC1D2_VI_ARM_SUBSYSTEM_POLICY_MMC1D2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000205C
#define PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT3_VI_ARM_SUBSYSTEM_POLICY_SDDAT3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002060
#define PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SDDAT1_VI_ARM_SUBSYSTEM_POLICY_SDDAT1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002064
#define PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1CLK_VI_ARM_SUBSYSTEM_POLICY_SLB1CLK_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002068
#define PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SLB1DAT_VI_ARM_SUBSYSTEM_POLICY_SLB1DAT_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_OFFSET                    0x0000206C
#define PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_TYPE                      UInt32
#define PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK             0xFFFFFFE0
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SWCLKTCK_VI_ARM_SUBSYSTEM_POLICY_SWCLKTCK_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_OFFSET                    0x00002070
#define PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_TYPE                      UInt32
#define PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK             0xFFFFFFE0
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SWDIOTMS_VI_ARM_SUBSYSTEM_POLICY_SWDIOTMS_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002074
#define PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R0_VI_ARM_SUBSYSTEM_POLICY_KEY_R0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002078
#define PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R1_VI_ARM_SUBSYSTEM_POLICY_KEY_R1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000207C
#define PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R2_VI_ARM_SUBSYSTEM_POLICY_KEY_R2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002080
#define PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R3_VI_ARM_SUBSYSTEM_POLICY_KEY_R3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002084
#define PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R4_VI_ARM_SUBSYSTEM_POLICY_KEY_R4_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002088
#define PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R5_VI_ARM_SUBSYSTEM_POLICY_KEY_R5_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000208C
#define PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R6_VI_ARM_SUBSYSTEM_POLICY_KEY_R6_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002090
#define PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_KEY_R7_VI_ARM_SUBSYSTEM_POLICY_KEY_R7_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002094
#define PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_CAWAKE_VI_ARM_SUBSYSTEM_POLICY_CAWAKE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002098
#define PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_CAREADY_VI_ARM_SUBSYSTEM_POLICY_CAREADY_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000209C
#define PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_CAFLAG_VI_ARM_SUBSYSTEM_POLICY_CAFLAG_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x000020A0
#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BATRM_VI_ARM_SUBSYSTEM_POLICY_BATRM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x000020A4
#define PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDP_VI_ARM_SUBSYSTEM_POLICY_USBDP_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_OFFSET                       0x000020A8
#define PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_TYPE                         UInt32
#define PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                0xFFFFFFE0
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_USBDN_VI_ARM_SUBSYSTEM_POLICY_USBDN_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x000020AC
#define PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD0_VI_ARM_SUBSYSTEM_POLICY_RXD0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                        0x000020B0
#define PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_TYPE                          UInt32
#define PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                 0xFFFFFFE0
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_RXD1_VI_ARM_SUBSYSTEM_POLICY_RXD1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020B4
#define PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO29_VI_ARM_SUBSYSTEM_POLICY_GPIO29_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020B8
#define PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO32_VI_ARM_SUBSYSTEM_POLICY_GPIO32_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020BC
#define PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO33_VI_ARM_SUBSYSTEM_POLICY_GPIO33_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020C0
#define PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO43_VI_ARM_SUBSYSTEM_POLICY_GPIO43_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020C4
#define PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO44_VI_ARM_SUBSYSTEM_POLICY_GPIO44_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020C8
#define PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO45_VI_ARM_SUBSYSTEM_POLICY_GPIO45_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020CC
#define PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO46_VI_ARM_SUBSYSTEM_POLICY_GPIO46_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020D0
#define PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO47_VI_ARM_SUBSYSTEM_POLICY_GPIO47_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020D4
#define PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO48_VI_ARM_SUBSYSTEM_POLICY_GPIO48_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020D8
#define PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO71_VI_ARM_SUBSYSTEM_POLICY_GPIO71_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020DC
#define PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO72_VI_ARM_SUBSYSTEM_POLICY_GPIO72_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020E0
#define PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO73_VI_ARM_SUBSYSTEM_POLICY_GPIO73_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020E4
#define PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO74_VI_ARM_SUBSYSTEM_POLICY_GPIO74_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020E8
#define PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO95_VI_ARM_SUBSYSTEM_POLICY_GPIO95_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020EC
#define PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO96_VI_ARM_SUBSYSTEM_POLICY_GPIO96_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x000020F0
#define PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO99_VI_ARM_SUBSYSTEM_POLICY_GPIO99_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x000020F4
#define PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO100_VI_ARM_SUBSYSTEM_POLICY_GPIO100_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x000020F8
#define PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO111_VI_ARM_SUBSYSTEM_POLICY_GPIO111_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x000020FC
#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_0_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002100
#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_1_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002104
#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_2_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x00002108
#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_3_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_OFFSET              0x0000210C
#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_TYPE                UInt32
#define PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK       0xFFFFFFE0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_TIMER_4_VI_ARM_SUBSYSTEM_POLICY_COMMON_TIMER_4_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_OFFSET                    0x00002110
#define PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_TYPE                      UInt32
#define PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK             0xFFFFFFE0
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MM_TIMER_VI_ARM_SUBSYSTEM_POLICY_MM_TIMER_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_OFFSET           0x00002114
#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_TYPE             UInt32
#define PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK    0xFFFFFFE0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_0_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET           0x00002118
#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_TYPE             UInt32
#define PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK    0xFFFFFFE0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VOLTAGE_MONITOR_1_VI_ARM_SUBSYSTEM_POLICY_VOLTAGE_MONITOR_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET            0x0000211C
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE              UInt32
#define PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK     0xFFFFFFE0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_OFFSET            0x00002120
#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_TYPE              UInt32
#define PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK     0xFFFFFFE0
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_COMMON_INT_TO_MM_VI_ARM_SUBSYSTEM_POLICY_COMMON_INT_TO_MM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET             0x00002124
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE               UInt32
#define PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK      0xFFFFFFE0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_TZCFG_INT_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TZCFG_INT_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_OFFSET                 0x00002128
#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_TYPE                   UInt32
#define PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK          0xFFFFFFE0
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_DMA_REQUEST_VI_ARM_SUBSYSTEM_POLICY_DMA_REQUEST_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x0000212C
#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM1_VI_ARM_SUBSYSTEM_POLICY_MODEM1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002130
#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM2_VI_ARM_SUBSYSTEM_POLICY_MODEM2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x00002134
#define PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_MODEM_UART_VI_ARM_SUBSYSTEM_POLICY_MODEM_UART_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_OFFSET                0x00002138
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_TYPE                  UInt32
#define PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK         0xFFFFFFE0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_AC_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_AC_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_OFFSET             0x0000213C
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_TYPE               UInt32
#define PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK      0xFFFFFFE0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_BRIDGE_TO_MODEM_VI_ARM_SUBSYSTEM_POLICY_BRIDGE_TO_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_OFFSET 0x00002140
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_TYPE UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_SUBSYSTEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_SUBSYSTEM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_OFFSET          0x00002144
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_TYPE            UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK   0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_OFFSET      0x00002148
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_TYPE        UInt32
#define PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MM_SUB_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_OFFSET       0x0000214C
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_TYPE         UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_OFFSET   0x00002150
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_TYPE     UInt32
#define PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_MODEM_SUB_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_MODEM_SUB_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_OFFSET 0x00002154
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_TYPE UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_SWITCHABLE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_SWITCHABLE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_OFFSET     0x00002158
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_TYPE       UInt32
#define PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_HUB_AON_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_HUB_AON_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_OFFSET    0x0000215C
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_TYPE      UInt32
#define PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK 0xFFFFFFE0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_VREQ_NONZERO_PI_ARM_CORE_VI_ARM_SUBSYSTEM_POLICY_VREQ_NONZERO_PI_ARM_CORE_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_OFFSET                      0x00002160
#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_TYPE                        UInt32
#define PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK               0xFFFFFFE0
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_USBOTG_VI_ARM_SUBSYSTEM_POLICY_USBOTG_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                0x00002164
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                  UInt32
#define PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK         0xFFFFFFE0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_GPIO_EXP_IRQ_VI_ARM_SUBSYSTEM_POLICY_GPIO_EXP_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002168
#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_DBR_IRQ_VI_ARM_SUBSYSTEM_POLICY_DBR_IRQ_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_OFFSET                         0x0000216C
#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_TYPE                           UInt32
#define PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK                  0xFFFFFFE0
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_ACI_VI_ARM_SUBSYSTEM_POLICY_ACI_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002170
#define PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_1_VI_ARM_SUBSYSTEM_POLICY_SPARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002174
#define PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_2_VI_ARM_SUBSYSTEM_POLICY_SPARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002178
#define PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_3_VI_ARM_SUBSYSTEM_POLICY_SPARE_3_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x0000217C
#define PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_4_VI_ARM_SUBSYSTEM_POLICY_SPARE_4_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002180
#define PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_5_VI_ARM_SUBSYSTEM_POLICY_SPARE_5_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002184
#define PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_6_VI_ARM_SUBSYSTEM_POLICY_SPARE_6_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002188
#define PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_7_VI_ARM_SUBSYSTEM_POLICY_SPARE_7_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x0000218C
#define PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_8_VI_ARM_SUBSYSTEM_POLICY_SPARE_8_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_OFFSET                     0x00002190
#define PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_TYPE                       UInt32
#define PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK              0xFFFFFFE0
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_9_VI_ARM_SUBSYSTEM_POLICY_SPARE_9_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_OFFSET                    0x00002194
#define PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_TYPE                      UInt32
#define PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK             0xFFFFFFE0
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SPARE_10_VI_ARM_SUBSYSTEM_POLICY_SPARE_10_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x00002198
#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_0_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_0_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x0000219C
#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_1_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_1_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_OFFSET                  0x000021A0
#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_TYPE                    UInt32
#define PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_RESERVED_MASK           0xFFFFFFE0
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_AC_SHIFT 4
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_AC_MASK 0x00000010
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_ATL_SHIFT 3
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_ATL_MASK 0x00000008
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_SHIFT 0
#define    PWRMGR_SOFTWARE_2_VI_ARM_SUBSYSTEM_POLICY_SOFTWARE_2_PI_ARM_SUBSYSTEM_PM_POLICY_MASK 0x00000007

#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_OFFSET                        0x00004000
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_TYPE                          UInt32
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_RESERVED_MASK                 0xFFFFFFF0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_I2C_HARDWARE_SEMAPHORE_WRITE_VALUE_SHIFT 0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_WRITE_I2C_HARDWARE_SEMAPHORE_WRITE_VALUE_MASK 0x0000000F

#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_OFFSET                         0x00004004
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_TYPE                           UInt32
#define PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_RESERVED_MASK                  0xFFFFFFF0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_I2C_HARDWARE_SEMAPHORE_READ_VALUE_SHIFT 0
#define    PWRMGR_I2C_HARDWARE_SEMAPHORE_READ_I2C_HARDWARE_SEMAPHORE_READ_VALUE_MASK 0x0000000F

#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x00004008
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO0_SPECIFIC_I2C_COMMAND_POINTER_VO0_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x0000400C
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO1_SPECIFIC_I2C_COMMAND_POINTER_VO1_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_OFFSET                    0x00004010
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_TYPE                      UInt32
#define PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_RESERVED_MASK             0x00000000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_SHIFT 28
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_VALUE_MASK 0xF0000000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_SHIFT 22
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET2_MASK 0x0FC00000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_SHIFT 18
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_VALUE_MASK 0x003C0000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_SHIFT 12
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_SET1_MASK 0x0003F000
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_SHIFT 6
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_PTR_ZEROV_MASK 0x00000FC0
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_SHIFT 0
#define    PWRMGR_VO2_SPECIFIC_I2C_COMMAND_POINTER_VO2_SPECIFIC_I2C_COMMAND_POINTER_MASK 0x0000003F

#define PWRMGR_VI_TO_VO0_MAP_OFFSET                                       0x00004014
#define PWRMGR_VI_TO_VO0_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO0_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO0_MAP_VI_MODEM_TO_VO0_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO0_MAP_VI_MODEM_TO_VO0_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_SUBSYSTEM_TO_VO0_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_SUBSYSTEM_TO_VO0_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO0_MAP_VI_HUB_TO_VO0_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO0_MAP_VI_HUB_TO_VO0_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO0_MAP_VI_MM_TO_VO0_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO0_MAP_VI_MM_TO_VO0_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_CORE_TO_VO0_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO0_MAP_VI_ARM_CORE_TO_VO0_MAP_MASK               0x00000001

#define PWRMGR_VI_TO_VO1_MAP_OFFSET                                       0x00004018
#define PWRMGR_VI_TO_VO1_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO1_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO1_MAP_VI_MODEM_TO_VO1_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO1_MAP_VI_MODEM_TO_VO1_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_SUBSYSTEM_TO_VO1_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_SUBSYSTEM_TO_VO1_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO1_MAP_VI_HUB_TO_VO1_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO1_MAP_VI_HUB_TO_VO1_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO1_MAP_VI_MM_TO_VO1_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO1_MAP_VI_MM_TO_VO1_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_CORE_TO_VO1_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO1_MAP_VI_ARM_CORE_TO_VO1_MAP_MASK               0x00000001

#define PWRMGR_VI_TO_VO2_MAP_OFFSET                                       0x0000401C
#define PWRMGR_VI_TO_VO2_MAP_TYPE                                         UInt32
#define PWRMGR_VI_TO_VO2_MAP_RESERVED_MASK                                0xFFFFFFE0
#define    PWRMGR_VI_TO_VO2_MAP_VI_MODEM_TO_VO2_MAP_SHIFT                 4
#define    PWRMGR_VI_TO_VO2_MAP_VI_MODEM_TO_VO2_MAP_MASK                  0x00000010
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_SUBSYSTEM_TO_VO2_MAP_SHIFT         3
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_SUBSYSTEM_TO_VO2_MAP_MASK          0x00000008
#define    PWRMGR_VI_TO_VO2_MAP_VI_HUB_TO_VO2_MAP_SHIFT                   2
#define    PWRMGR_VI_TO_VO2_MAP_VI_HUB_TO_VO2_MAP_MASK                    0x00000004
#define    PWRMGR_VI_TO_VO2_MAP_VI_MM_TO_VO2_MAP_SHIFT                    1
#define    PWRMGR_VI_TO_VO2_MAP_VI_MM_TO_VO2_MAP_MASK                     0x00000002
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_CORE_TO_VO2_MAP_SHIFT              0
#define    PWRMGR_VI_TO_VO2_MAP_VI_ARM_CORE_TO_VO2_MAP_MASK               0x00000001

#define PWRMGR_FIXED_VOLTAGE_MAP_OFFSET                                   0x00004020
#define PWRMGR_FIXED_VOLTAGE_MAP_TYPE                                     UInt32
#define PWRMGR_FIXED_VOLTAGE_MAP_RESERVED_MASK                            0xFFFFFFE0
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MODEM_FIXED_VOLTAGE_MAP_SHIFT      4
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MODEM_FIXED_VOLTAGE_MAP_MASK       0x00000010
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_SUBSYSTEM_FIXED_VOLTAGE_MAP_SHIFT 3
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_SUBSYSTEM_FIXED_VOLTAGE_MAP_MASK 0x00000008
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_HUB_FIXED_VOLTAGE_MAP_SHIFT        2
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_HUB_FIXED_VOLTAGE_MAP_MASK         0x00000004
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MM_FIXED_VOLTAGE_MAP_SHIFT         1
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_MM_FIXED_VOLTAGE_MAP_MASK          0x00000002
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_CORE_FIXED_VOLTAGE_MAP_SHIFT   0
#define    PWRMGR_FIXED_VOLTAGE_MAP_VI_ARM_CORE_FIXED_VOLTAGE_MAP_MASK    0x00000001

#define PWRMGR_PI_DEFAULT_POWER_STATE_OFFSET                              0x00004024
#define PWRMGR_PI_DEFAULT_POWER_STATE_TYPE                                UInt32
#define PWRMGR_PI_DEFAULT_POWER_STATE_RESERVED_MASK                       0x007E0000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_TIMER_MAX_SHIFT         24
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_TIMER_MAX_MASK          0xFF000000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_MASK_SHIFT              23
#define    PWRMGR_PI_DEFAULT_POWER_STATE_POWER_OK_MASK_MASK               0x00800000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_ARM_CORE_DORMANT_DISABLE_SHIFT   16
#define    PWRMGR_PI_DEFAULT_POWER_STATE_ARM_CORE_DORMANT_DISABLE_MASK    0x00010000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_SUB_RETENTION_CLAMP_DISABLE_SHIFT 15
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_SUB_RETENTION_CLAMP_DISABLE_MASK 0x00008000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_RETENTION_CLAMP_DISABLE_SHIFT 14
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_RETENTION_CLAMP_DISABLE_MASK 0x00004000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_RETENTION_CLAMP_DISABLE_SHIFT 13
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_RETENTION_CLAMP_DISABLE_MASK 0x00002000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_RETENTION_CLAMP_DISABLE_SHIFT 12
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_RETENTION_CLAMP_DISABLE_MASK 0x00001000
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_RETENTION_CLAMP_DISABLE_SHIFT 11
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_RETENTION_CLAMP_DISABLE_MASK 0x00000800
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_RETENTION_CLAMP_DISABLE_SHIFT 10
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_RETENTION_CLAMP_DISABLE_MASK 0x00000400
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_SUB_RETENTION_CLAMP_DISABLE_SHIFT 9
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_SUB_RETENTION_CLAMP_DISABLE_MASK 0x00000200
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_RETENTION_CLAMP_DISABLE_SHIFT 8
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_RETENTION_CLAMP_DISABLE_MASK 0x00000100
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_SUB_WAKEUP_OVERRIDE_SHIFT 7
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_SUB_WAKEUP_OVERRIDE_MASK 0x00000080
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_WAKEUP_OVERRIDE_SHIFT   6
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MODEM_WAKEUP_OVERRIDE_MASK    0x00000040
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_WAKEUP_OVERRIDE_SHIFT 5
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_AON_WAKEUP_OVERRIDE_MASK  0x00000020
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_WAKEUP_OVERRIDE_SHIFT 4
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_HUB_SWITCHABLE_WAKEUP_OVERRIDE_MASK 0x00000010
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_WAKEUP_OVERRIDE_SHIFT 3
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_SUBSYSTEM_WAKEUP_OVERRIDE_MASK 0x00000008
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_WAKEUP_OVERRIDE_SHIFT      2
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_WAKEUP_OVERRIDE_MASK       0x00000004
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_SUB_WAKEUP_OVERRIDE_SHIFT  1
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_MM_SUB_WAKEUP_OVERRIDE_MASK   0x00000002
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_WAKEUP_OVERRIDE_SHIFT 0
#define    PWRMGR_PI_DEFAULT_POWER_STATE_PI_ARM_CORE_WAKEUP_OVERRIDE_MASK 0x00000001

#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_OFFSET                             0x00004028
#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_TYPE                               UInt32
#define PWRMGR_PC_PIN_OVERRIDE_CONTROL_RESERVED_MASK                      0x00000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_CLEAR_PI_COUNTERS_SHIFT         31
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_CLEAR_PI_COUNTERS_MASK          0x80000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_ATB_ID_SHIFT                    24
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_ATB_ID_MASK                     0x7F000000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_DEBUG_BUS_SELECT_SHIFT          20
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_DEBUG_BUS_SELECT_MASK           0x00F00000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_VALUE_SHIFT     19
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_VALUE_MASK      0x00080000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_VALUE_SHIFT     18
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_VALUE_MASK      0x00040000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_VALUE_SHIFT     17
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_VALUE_MASK      0x00020000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_VALUE_SHIFT     16
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_VALUE_MASK      0x00010000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_ENABLE_SHIFT    15
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_SW_OVERRIDE_ENABLE_MASK     0x00008000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_ENABLE_SHIFT    14
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_SW_OVERRIDE_ENABLE_MASK     0x00004000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_ENABLE_SHIFT    13
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_SW_OVERRIDE_ENABLE_MASK     0x00002000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_ENABLE_SHIFT    12
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_SW_OVERRIDE_ENABLE_MASK     0x00001000
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_VALUE_SHIFT 11
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_VALUE_MASK  0x00000800
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_VALUE_SHIFT 10
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_VALUE_MASK  0x00000400
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_VALUE_SHIFT 9
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_VALUE_MASK  0x00000200
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_VALUE_SHIFT 8
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_VALUE_MASK  0x00000100
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_ENABLE_SHIFT 7
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000080
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_ENABLE_SHIFT 6
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000040
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_ENABLE_SHIFT 5
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000020
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_ENABLE_SHIFT 4
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CLKREQ_OVERRIDE_ENABLE_MASK 0x00000010
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CURRENT_VALUE_SHIFT         3
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC3_CURRENT_VALUE_MASK          0x00000008
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CURRENT_VALUE_SHIFT         2
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC2_CURRENT_VALUE_MASK          0x00000004
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CURRENT_VALUE_SHIFT         1
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC1_CURRENT_VALUE_MASK          0x00000002
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CURRENT_VALUE_SHIFT         0
#define    PWRMGR_PC_PIN_OVERRIDE_CONTROL_PC0_CURRENT_VALUE_MASK          0x00000001

#define PWRMGR_PI_ARM_CORE_ON_COUNTER_OFFSET                              0x0000402C
#define PWRMGR_PI_ARM_CORE_ON_COUNTER_TYPE                                UInt32
#define PWRMGR_PI_ARM_CORE_ON_COUNTER_RESERVED_MASK                       0x00000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_SHIFT     0
#define    PWRMGR_PI_ARM_CORE_ON_COUNTER_PI_ARM_CORE_ON_COUNTER_MASK      0x3FFFFFFF

#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_OFFSET                         0x00004030
#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_TYPE                           UInt32
#define PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_RESERVED_MASK                  0x00000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_SHIFT 0
#define    PWRMGR_PI_ARM_SUBSYSTEM_ON_COUNTER_PI_ARM_SUBSYSTEM_ON_COUNTER_MASK 0x3FFFFFFF

#define PWRMGR_PI_MODEM_ON_COUNTER_OFFSET                                 0x00004034
#define PWRMGR_PI_MODEM_ON_COUNTER_TYPE                                   UInt32
#define PWRMGR_PI_MODEM_ON_COUNTER_RESERVED_MASK                          0x00000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_ENABLE_SHIFT    31
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_ENABLE_MASK     0x80000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_OVERFLOW_SHIFT  30
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_OVERFLOW_MASK   0x40000000
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_SHIFT           0
#define    PWRMGR_PI_MODEM_ON_COUNTER_PI_MODEM_ON_COUNTER_MASK            0x3FFFFFFF

#define PWRMGR_PI_MODEM_SUB_ON_COUNTER_OFFSET                             0x00004038
#define PWRMGR_PI_MODEM_SUB_ON_COUNTER_TYPE                               UInt32
#define PWRMGR_PI_MODEM_SUB_ON_COUNTER_RESERVED_MASK                      0x00000000
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_SHIFT   0
#define    PWRMGR_PI_MODEM_SUB_ON_COUNTER_PI_MODEM_SUB_ON_COUNTER_MASK    0x3FFFFFFF

#define PWRMGR_PI_MM_SUB_ON_COUNTER_OFFSET                                0x0000403C
#define PWRMGR_PI_MM_SUB_ON_COUNTER_TYPE                                  UInt32
#define PWRMGR_PI_MM_SUB_ON_COUNTER_RESERVED_MASK                         0x00000000
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_ENABLE_SHIFT  31
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_ENABLE_MASK   0x80000000
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_SHIFT         0
#define    PWRMGR_PI_MM_SUB_ON_COUNTER_PI_MM_SUB_ON_COUNTER_MASK          0x3FFFFFFF

#define PWRMGR_PI_MM_ON_COUNTER_OFFSET                                    0x00004040
#define PWRMGR_PI_MM_ON_COUNTER_TYPE                                      UInt32
#define PWRMGR_PI_MM_ON_COUNTER_RESERVED_MASK                             0x00000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_ENABLE_SHIFT          31
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_ENABLE_MASK           0x80000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_OVERFLOW_SHIFT        30
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_OVERFLOW_MASK         0x40000000
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_SHIFT                 0
#define    PWRMGR_PI_MM_ON_COUNTER_PI_MM_ON_COUNTER_MASK                  0x3FFFFFFF

#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_OFFSET                        0x00004044
#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_TYPE                          UInt32
#define PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_RESERVED_MASK                 0x00000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_SHIFT 0
#define    PWRMGR_PI_HUB_SWITCHABLE_ON_COUNTER_PI_HUB_SWITCHABLE_ON_COUNTER_MASK 0x3FFFFFFF

#define PWRMGR_PI_HUB_AON_ON_COUNTER_OFFSET                               0x00004048
#define PWRMGR_PI_HUB_AON_ON_COUNTER_TYPE                                 UInt32
#define PWRMGR_PI_HUB_AON_ON_COUNTER_RESERVED_MASK                        0x00000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_ENABLE_SHIFT 31
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_ENABLE_MASK 0x80000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_OVERFLOW_SHIFT 30
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_OVERFLOW_MASK 0x40000000
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_SHIFT       0
#define    PWRMGR_PI_HUB_AON_ON_COUNTER_PI_HUB_AON_ON_COUNTER_MASK        0x3FFFFFFF

#define PWRMGR_POWER_MANAGER_I2C_ENABLE_OFFSET                            0x00004100
#define PWRMGR_POWER_MANAGER_I2C_ENABLE_TYPE                              UInt32
#define PWRMGR_POWER_MANAGER_I2C_ENABLE_RESERVED_MASK                     0x0000FFFE
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_DEBUG_BUS_SHIFT  16
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_DEBUG_BUS_MASK   0xFFFF0000
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_I2C_ENABLE_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_ENABLE_POWER_MANAGER_I2C_ENABLE_MASK  0x00000001

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_OFFSET          0x00004104
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND__01_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_01_I2C_COMMAND_DATA__01_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_OFFSET          0x00004108
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND__02_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_02_I2C_COMMAND_DATA__02_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_OFFSET          0x0000410C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND__03_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_03_I2C_COMMAND_DATA__03_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_OFFSET          0x00004110
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND__04_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_04_I2C_COMMAND_DATA__04_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_OFFSET          0x00004114
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND__05_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_05_I2C_COMMAND_DATA__05_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_OFFSET          0x00004118
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND__06_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_06_I2C_COMMAND_DATA__06_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_OFFSET          0x0000411C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND__07_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_07_I2C_COMMAND_DATA__07_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_OFFSET          0x00004120
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND__08_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_08_I2C_COMMAND_DATA__08_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_OFFSET          0x00004124
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND__09_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_09_I2C_COMMAND_DATA__09_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_OFFSET          0x00004128
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND__10_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_10_I2C_COMMAND_DATA__10_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_OFFSET          0x0000412C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND__11_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_11_I2C_COMMAND_DATA__11_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_OFFSET          0x00004130
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND__12_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_12_I2C_COMMAND_DATA__12_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_OFFSET          0x00004134
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND__13_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_13_I2C_COMMAND_DATA__13_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_OFFSET          0x00004138
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND__14_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_14_I2C_COMMAND_DATA__14_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_OFFSET          0x0000413C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND__15_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_15_I2C_COMMAND_DATA__15_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_OFFSET          0x00004140
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND__16_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_16_I2C_COMMAND_DATA__16_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_OFFSET          0x00004144
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND__17_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_17_I2C_COMMAND_DATA__17_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_OFFSET          0x00004148
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND__18_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_18_I2C_COMMAND_DATA__18_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_OFFSET          0x0000414C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND__19_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_19_I2C_COMMAND_DATA__19_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_OFFSET          0x00004150
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND__20_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_20_I2C_COMMAND_DATA__20_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_OFFSET          0x00004154
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND__21_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_21_I2C_COMMAND_DATA__21_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_OFFSET          0x00004158
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND__22_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_22_I2C_COMMAND_DATA__22_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_OFFSET          0x0000415C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND__23_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_23_I2C_COMMAND_DATA__23_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_OFFSET          0x00004160
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND__24_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_24_I2C_COMMAND_DATA__24_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_OFFSET          0x00004164
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND__25_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_25_I2C_COMMAND_DATA__25_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_OFFSET          0x00004168
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND__26_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_26_I2C_COMMAND_DATA__26_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_OFFSET          0x0000416C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND__27_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_27_I2C_COMMAND_DATA__27_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_OFFSET          0x00004170
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND__28_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_28_I2C_COMMAND_DATA__28_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_OFFSET          0x00004174
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND__29_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_29_I2C_COMMAND_DATA__29_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_OFFSET          0x00004178
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND__30_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_30_I2C_COMMAND_DATA__30_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_OFFSET          0x0000417C
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND__31_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_31_I2C_COMMAND_DATA__31_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_OFFSET          0x00004180
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_TYPE            UInt32
#define PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_RESERVED_MASK   0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_1_SHIFT 20
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_1_MASK 0x00F00000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_1_SHIFT 12
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_1_MASK 0x000FF000
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_0_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND__32_0_MASK 0x00000F00
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_0_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_COMMAND_DATA_LOCATION_32_I2C_COMMAND_DATA__32_0_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_OFFSET         0x000041A0
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_00_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_00_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_01_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_01_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_02_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_02_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_03_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_01_I2C_VARIABLE_DATA_03_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_OFFSET         0x000041A4
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_04_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_04_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_05_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_05_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_06_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_06_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_07_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_02_I2C_VARIABLE_DATA_07_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_OFFSET         0x000041A8
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_08_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_08_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_09_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_09_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_10_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_10_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_11_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_03_I2C_VARIABLE_DATA_11_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_OFFSET         0x000041AC
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_12_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_12_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_13_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_13_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_14_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_14_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_15_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_04_I2C_VARIABLE_DATA_15_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_OFFSET         0x000041B0
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_16_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_16_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_17_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_17_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_18_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_18_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_19_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_05_I2C_VARIABLE_DATA_19_MASK 0x000000FF

#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_OFFSET         0x000041B4
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_TYPE           UInt32
#define PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_RESERVED_MASK  0x00000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_20_SHIFT 24
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_20_MASK 0xFF000000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_21_SHIFT 16
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_21_MASK 0x00FF0000
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_22_SHIFT 8
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_22_MASK 0x0000FF00
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_23_SHIFT 0
#define    PWRMGR_POWER_MANAGER_I2C_VARIABLE_DATA_LOCATION_06_I2C_VARIABLE_DATA_23_MASK 0x000000FF

#endif /* __BRCM_RDB_PWRMGR_H__ */


