LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY TEST_RAM IS
END TEST_RAM;

ARCHITECTURE TEST OF TEST_RAM IS

COMPONENT RAM_MEMORY IS 
	PORT( ADDRESS : IN STD_LOGIC_VECTOR ( 3 DOWNTO 0 );
			WRITE_DATA : IN STD_LOGIC_VECTOR ( 15 DOWNTO 0 );
			READ_DATA : OUT STD_LOGIC_VECTOR ( 15 DOWNTO 0 );
			RW , CLK : IN  STD_LOGIC);
END RAM_MEMORY;



SIGNAL ADDRESS : STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL DATA : STD_LOGIC_VECTOR ( 15 DOWNTO 0);
SIGNAL CLK : STD_LOGIC;
SIGNAL RW : STD_LOGIC;
BEGIN


PORTMAP: RAM_MEMORY PORT MAP (ADDRESS => ADRESS , WRITE_DATA => DATA , READ_DATA => OPEN , RW => RW , CLK => CLK);

STIMULUS: 
PROCESS
BEGIN

clk <= '1'
RW<= '0';
DATA<= "1111111111111111";
ADDRESS<="0000";
wait 10 ns;
clk <= '0'
wait 10 ns;
clk <='1';
RW<= '0';
DATA<= "0000000000000000";
ADDRESS<="0000";
wait 10 ns;
clk <= '1';
RW<= '1';
ADDRESS<="0000";
end process;






BEGIN


SUBTYPE REGISTER_ADDRESS IS STD_LOGIC(3 DOWNTO 0);
TYPE ADDRESS IS ARRAY ( 0 TO 15 ) OF REGISSTER_ADDRESS;

