Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 29 21:29:17 2024
| Host         : DESKTOP-U3T2UJ9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file madgwick_control_sets_placed.rpt
| Design       : madgwick
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             126 |           54 |
| Yes          | No                    | No                     |             130 |           50 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             232 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |                        Enable Signal                        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | invSqrtErrGradNorm/newt_raph_inst/next_state_n_0            | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              4 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/newt_raph_inst/next_state_n_0               | invSqrtAccNorm/newt_raph_inst/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG | next_state                                                  | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              4 |
|  clk_IBUF_BUFG | invSqrtAccNorm/newt_raph_inst/next_state_n_0                | invSqrtAccNorm/newt_raph_inst/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG | invSqrtErrGradNorm/E[0]                                     | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              7 |
|  clk_IBUF_BUFG | invSqrtAccNorm/E[0]                                         | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              7 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/newt_raph_inst/FSM_onehot_state_reg[3]_0[2] | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              7 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/E[0]                                        | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              7 |
|  clk_IBUF_BUFG | invSqrtAccNorm/newt_raph_inst/y_temp                        | invSqrtAccNorm/newt_raph_inst/SR[0] |                2 |              7 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/data_in_fixToSingle                         |                                     |                4 |             10 |
|  clk_IBUF_BUFG | data_in_invSqrtQuatNorm                                     | invSqrtAccNorm/newt_raph_inst/SR[0] |                3 |             10 |
|  clk_IBUF_BUFG | invSqrtAccNorm/data_in_fixToSingle                          |                                     |                4 |             16 |
|  clk_IBUF_BUFG | invSqrtErrGradNorm/data_in_fixToSingle                      |                                     |                4 |             16 |
|  clk_IBUF_BUFG | data_in_invSqrtAccNorm                                      | invSqrtAccNorm/newt_raph_inst/SR[0] |                5 |             16 |
|  clk_IBUF_BUFG | data_in_invSqrtGradErrNorm                                  | invSqrtAccNorm/newt_raph_inst/SR[0] |                5 |             16 |
|  clk_IBUF_BUFG | invSqrtErrGradNorm/newt_raph_inst/A                         | invSqrtAccNorm/newt_raph_inst/SR[0] |                5 |             17 |
|  clk_IBUF_BUFG | CEA2                                                        | invSqrtAccNorm/newt_raph_inst/SR[0] |                6 |             17 |
|  clk_IBUF_BUFG | invSqrtAccNorm/newt_raph_inst/A                             | invSqrtAccNorm/newt_raph_inst/SR[0] |                6 |             17 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/y0_single                                   | invSqrtAccNorm/newt_raph_inst/SR[0] |               11 |             28 |
|  clk_IBUF_BUFG | invSqrtQuatNorm/data_in_singleToFix[30]_i_1__1_n_0          |                                     |               14 |             28 |
|  clk_IBUF_BUFG | invSqrtErrGradNorm/y0_single                                | invSqrtAccNorm/newt_raph_inst/SR[0] |                9 |             30 |
|  clk_IBUF_BUFG | invSqrtAccNorm/data_in_singleToFix[30]_i_1_n_0              |                                     |               14 |             30 |
|  clk_IBUF_BUFG | invSqrtAccNorm/y0_single                                    | invSqrtAccNorm/newt_raph_inst/SR[0] |                9 |             30 |
|  clk_IBUF_BUFG | invSqrtErrGradNorm/data_in_singleToFix[30]_i_1__0_n_0       |                                     |               10 |             30 |
|  clk_IBUF_BUFG |                                                             | invSqrtAccNorm/newt_raph_inst/SR[0] |               54 |            126 |
+----------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+


