// Seed: 3775895401
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    output id_7
);
  always @(posedge id_3 - 1 or negedge 1) begin
    if (id_6 && id_6) begin
      id_5[1|1==1] <= id_1;
    end else begin
      id_7[1] <= id_6;
      if (id_3) begin
        SystemTFIdentifier(1 * id_6 - 1);
        if (1) id_4 <= 1;
      end
    end
  end
endmodule
