// Seed: 2389331421
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_7 id_5 (
      .id_0(1),
      .id_1(id_4 == id_3),
      .id_2(),
      .id_3(1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_1),
      .id_8(1),
      .id_9(1'b0)
  );
  logic id_6;
endmodule
