<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> U-Boot mod for routers with AR9331/AR9344</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							between 3 Apr 2015 and 7 May 2018.
										Unfortunately there are posts – most likely complete pages – missing.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 13 of 25</div><nav><ul><li><a href="viewtopic.php%3Fid=43237&amp;p=1.html">1</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=11.html">11</a></li><li><a href="viewtopic.php%3Fid=43237&amp;p=12.html">12</a></li><li class="pagination-current"><span>13</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=14.html">14</a></li><li><a href="viewtopic.php%3Fid=43237&amp;p=15.html">15</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=25.html">25</a></li></ul></nav></div>
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			
		
		
			<article class="post" id="p232053">
				<div class="post-metadata">
					<div class="post-num">Post #301</div>
					<div class="post-author">xavtronic</div>
					<div class="post-datetime">
						2 May 2014, 10:37					</div>
				</div>
				<div class="post-content content">
					<p>Hi,</p><p>Someone can help me please?</p><p>Thanks,<br />Xavier</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p232059">
				<div class="post-metadata">
					<div class="post-num">Post #302</div>
					<div class="post-author">vladizlat</div>
					<div class="post-datetime">
						2 May 2014, 12:08					</div>
				</div>
				<div class="post-content content">
					<p>Try this way: <a href="https://forum.openwrt.org/viewtopic.php?pid=228918#p228918">https://forum.openwrt.org/viewtopic.php … 18#p228918</a><br />Copy to /tmp folder instead to RAM.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234458">
				<div class="post-metadata">
					<div class="post-num">Post #303</div>
					<div class="post-author">King0fK0ng</div>
					<div class="post-datetime">
						24 May 2014, 04:10					</div>
				</div>
				<div class="post-content content">
					<p>Hello,</p><p>Thanks pepe2k for sharing your excellent work.</p><p>Quick question for everyone, is there any additional tweaking (to the source) that can be made to further speed up boot time? Thanks</p><p>KK</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234479">
				<div class="post-metadata">
					<div class="post-num">Post #304</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						24 May 2014, 07:56					</div>
				</div>
				<div class="post-content content">
					<p>Anyone knows the formula for PLL Calculation?<br />I don&#039;t get the NINT and NFRAC parts...</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234507">
				<div class="post-metadata">
					<div class="post-num">Post #305</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						24 May 2014, 20:58					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>King0fK0ng wrote:</cite><blockquote><p>Quick question for everyone, is there any additional tweaking (to the source) that can be made to further speed up boot time? Thanks</p></blockquote></div><p>Remove U-Boot, move low level initialization to kernel.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234554">
				<div class="post-metadata">
					<div class="post-num">Post #306</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						25 May 2014, 17:24					</div>
				</div>
				<div class="post-content content">
					<p>Hi Pepe2k I just examine the comments in ap121.h about the PLL Calculations.<br />In db12x.h <br />#define CFG_PLL_FREQ&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; CFG_PLL_560_480_240<br />then I look in ar934x_soc.h</p><p>First since the clock crystal is 40MHZ PLL = ((40 MHz / REFDIV) * DIV_INT) / (2 ^ OUTDIV)<br />Base on the values<br />40/1 * 14 / 2^1 =&nbsp; 560/2 but the CPU is 560?<br />Also I have change the config value from 14 to 15 but after I flash and boot clk frequency is still 560Mhz?</p><p>Also base on the calculation we are suppose to have 560_480_240 but when booting it is 560_450_225?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234584">
				<div class="post-metadata">
					<div class="post-num">Post #307</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						26 May 2014, 11:06					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Hi Pepe2k I just examine the comments in ap121.h about the PLL Calculations.<br />In db12x.h <br />#define CFG_PLL_FREQ&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; CFG_PLL_560_480_240<br />then I look in ar934x_soc.h</p><p>First since the clock crystal is 40MHZ PLL = ((40 MHz / REFDIV) * DIV_INT) / (2 ^ OUTDIV)<br />Base on the values<br />40/1 * 14 / 2^1 =&nbsp; 560/2 but the CPU is 560?<br />Also I have change the config value from 14 to 15 but after I flash and boot clk frequency is still 560Mhz?</p><p>Also base on the calculation we are suppose to have 560_480_240 but when booting it is 560_450_225?</p></blockquote></div><p>AFAIR, clocks/PLL calculation for AR934x are different.</p><p>I haven&#039;t yet got time to fix clocks configuration and make it working (so that you could just choose configuration) for this target. Take a look at this code:<br /><a href="https://github.com/pepe2k/u-boot_mod/blob/master/u-boot/board/ar7240/common/lowlevel_init_934x.S#L142">https://github.com/pepe2k/u-boot_mod/bl … 34x.S#L142</a></p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Anyone knows the formula for PLL Calculation?<br />I don&#039;t get the NINT and NFRAC parts...</p></blockquote></div><p>Yes, I will update my code with new formulas.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234609">
				<div class="post-metadata">
					<div class="post-num">Post #308</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						26 May 2014, 18:35					</div>
				</div>
				<div class="post-content content">
					<p>My Router WDR4300 is stable at 730_480_240.<br />At 740 memtest occasionally fails.</p><p>My opinion is that to tune performance we just need to look at wr1043ndv2<br />The specs of that router is 720_600_200<br />AHB_POST_DIV is set to 2 so AHB divides by 3.<br />I am not sure the effects of DDR frequency on performance this is something interesting to look into.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234612">
				<div class="post-metadata">
					<div class="post-num">Post #309</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						26 May 2014, 19:02					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>My Router WDR4300 is stable at 730_480_240.<br />At 740 memtest occasionally fails.</p></blockquote></div><p>You should make some stress tests with USB. It&#039;s the first thing which became unstable with higher AHB clock.<br />I have here WDR3600 which is working on 800/500/250 for couple of months <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>My opinion is that to tune performance we just need to look at wr1043ndv2<br />The specs of that router is 720_600_200<br />AHB_POST_DIV is set to 2 so AHB divides by 3.<br />I am not sure the effects of DDR frequency on performance this is something interesting to look into.</p></blockquote></div><p>There are a lots more possibilities for PLL/clocks configurations than on AR9331.<br />You can use CPU or DDR PLL as a source for all three main clocks (CPU, AHB, DDR), you have there more dividers... etc., etc.</p><p>The problem is simple - no time for that at this moment <img src="https://forum.openwrt.org/img/smilies/sad.png" width="15" height="15" alt="sad" /> And one more thing - there is some mysterious &quot;SRIF&quot; block with other PLLs and I couldn&#039;t find any information about it... (take a look here: <a href="https://patchwork.linux-mips.org/patch/4324/).">https://patchwork.linux-mips.org/patch/4324/).</a></p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234614">
				<div class="post-metadata">
					<div class="post-num">Post #310</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						26 May 2014, 19:14					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>pepe2k wrote:</cite><blockquote><p>I have here WDR3600 which is working on 800/500/250 for couple of months <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /><br />You should make some stress tests with USB. It&#039;s the first thing which became unstable with higher AHB clock.</p></blockquote></div><br /><p>But my unit is different from yours...<br />At 780_480_240 it doesn&#039;t boot but yours does so maybe my unit has a lousy chip... <img src="https://forum.openwrt.org/img/smilies/sad.png" width="15" height="15" alt="sad" /><br />Btw the WR1043NDV2 comes with mip74kc v5.0 and their DDR2 is clocked at 600MHz AHB 200 (DDR/3) higher then mod AHB to DDR / 2</p>											<p class="post-edited">(Last edited by <strong>alphasparc</strong> on 26 May 2014, 19:22)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234616">
				<div class="post-metadata">
					<div class="post-num">Post #311</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						26 May 2014, 19:34					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>But my unit is different from yours...<br />At 780_480_240 it doesn&#039;t boot but yours does so maybe my unit has a lousy chip... <img src="https://forum.openwrt.org/img/smilies/sad.png" width="15" height="15" alt="sad" /></p></blockquote></div><p>Winbond memory chips? <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Btw the WR1043NDV2 comes with mip74kc v5.0 and their DDR2 is clocked at 600MHz AHB 200 (DDR/3) higher then mod AHB to DDR / 2</p></blockquote></div><p>Yes, new QCA SoCs can work on higher clocks, but they are similar to previous Atheros SoCs (AR9344 -&gt; QCA9558).</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234617">
				<div class="post-metadata">
					<div class="post-num">Post #312</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						26 May 2014, 19:39					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>pepe2k wrote:</cite><blockquote><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>But my unit is different from yours...<br />At 780_480_240 it doesn&#039;t boot but yours does so maybe my unit has a lousy chip... <img src="https://forum.openwrt.org/img/smilies/sad.png" width="15" height="15" alt="sad" /></p></blockquote></div><p>Winbond memory chips? <img src="https://forum.openwrt.org/img/smilies/smile.png" width="15" height="15" alt="smile" /></p><br /><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Btw the WR1043NDV2 comes with mip74kc v5.0 and their DDR2 is clocked at 600MHz AHB 200 (DDR/3) higher then mod AHB to DDR / 2</p></blockquote></div><p>Yes, new QCA SoCs can work on higher clocks, but they are similar to previous Atheros SoCs (AR9344 -&gt; QCA9558).</p></blockquote></div><p>Yes...Winbond 8MB<br />What I mean is that we should set our AHB Divisor to 2 so we can set our memory higher while still keeping AHB low.</p>											<p class="post-edited">(Last edited by <strong>alphasparc</strong> on 26 May 2014, 19:39)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234620">
				<div class="post-metadata">
					<div class="post-num">Post #313</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						26 May 2014, 19:50					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Yes...Winbond 8MB</p></blockquote></div><p>Memory, not FLASH!</p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>What I mean is that we should set our AHB Divisor to 2 so we can set our memory higher while still keeping AHB low.</p></blockquote></div><p>It&#039;s not a problem with AHB.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234626">
				<div class="post-metadata">
					<div class="post-num">Post #314</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						26 May 2014, 20:26					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>pepe2k wrote:</cite><blockquote><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Yes...Winbond 8MB</p></blockquote></div><p>Memory, not FLASH!</p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>What I mean is that we should set our AHB Divisor to 2 so we can set our memory higher while still keeping AHB low.</p></blockquote></div><p>It&#039;s not a problem with AHB.</p></blockquote></div><p>Sorry mine is Hynix RAM.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p234627">
				<div class="post-metadata">
					<div class="post-num">Post #315</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						26 May 2014, 20:35					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><div class="quotebox"><cite>pepe2k wrote:</cite><blockquote><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>Yes...Winbond 8MB</p></blockquote></div><p>Memory, not FLASH!</p><div class="quotebox"><cite>alphasparc wrote:</cite><blockquote><p>What I mean is that we should set our AHB Divisor to 2 so we can set our memory higher while still keeping AHB low.</p></blockquote></div><p>It&#039;s not a problem with AHB.</p></blockquote></div><p>Sorry mine is Hynix RAM.</p></blockquote></div><p>I get always best results with Samsung chips and worst... with Winbond.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p235983">
				<div class="post-metadata">
					<div class="post-num">Post #316</div>
					<div class="post-author">mowgli80</div>
					<div class="post-datetime">
						8 Jun 2014, 10:32					</div>
				</div>
				<div class="post-content content">
					<p>Is tplink TL-WDR3600 supported? I have newly bought hardware v1.5 of the router (green leds) and have already soldered the pins to have the serial console working. The github page says the router is supported but wanted to confirm before I go ahead with it as I am new to all this and do not have any means to recover if I brick it. If supported, please let me know where can I download the precompiled binaries and whether the steps on the github page works for this router as well. Thanks.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p235997">
				<div class="post-metadata">
					<div class="post-num">Post #317</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						8 Jun 2014, 14:23					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>mowgli80 wrote:</cite><blockquote><p>Is tplink TL-WDR3600 supported?</p></blockquote></div><p>Yes.</p><div class="quotebox"><cite>mowgli80 wrote:</cite><blockquote><p>If supported, please let me know where can I download the precompiled binaries and whether the steps on the github page works for this router as well. Thanks.</p></blockquote></div><p>You need to download the sources and compile them or use old version, available in &quot;release&quot; section on GitHub.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236096">
				<div class="post-metadata">
					<div class="post-num">Post #318</div>
					<div class="post-author">hackru</div>
					<div class="post-datetime">
						9 Jun 2014, 14:16					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>vladizlat wrote:</cite><blockquote><p>Or: Use DDWRT, to flash Ubootmod. From web 192.168.1.1 set password and in Services check SSHd and SSH TCP Forwarding. Run telnet 192.168.1.1 and do uboot backup with the command:</p><p>cat /dev/mtd0 &gt; /tmp/uboot_backup.bin</p><p>Then download uboot_backup.bin from the /tmp directory with WinSCP using SCP protocol. Uboot_backup.bin file is 128KB and open it with HEX editor (TinyHexer) and the part from 0x00 to 0x010000 replace with the contents (64KB) of ubootmod for wr740n v4. Save the file as ubootmod.bin. Upload ubootmod.bin with WinSCP to /tmp and flash it with telnet or Putty SSH:</p><p>mtd -r write /tmp/ubootmod.bin RedBoot</p></blockquote></div><p>Sorry for stupid question, but why should i use dd-wrt if openwrt have mtd command too? Thanks.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236097">
				<div class="post-metadata">
					<div class="post-num">Post #319</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						9 Jun 2014, 14:17					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>hackru wrote:</cite><blockquote><p>Sorry for stupid question, but why should i use dd-wrt if openwrt have mtd command too? Thanks.</p></blockquote></div><p>Because &quot;uboot&quot; mtd partition in official OpenWRT builds is read only.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236102">
				<div class="post-metadata">
					<div class="post-num">Post #320</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						9 Jun 2014, 15:05					</div>
				</div>
				<div class="post-content content">
					<p>If you want to use OpenWRT to upgrade the uboot you can compile a custom OpenWRT firmware with uboot unlocked.<br />IMO OpenWRT did it right by setting it to read-only this will prevent accidental (or malicious) erase of uboot partition on production systems.</p><p>Just remove this line in tplinkpart.c</p><p>&nbsp; &nbsp;art_offset = master-&gt;size - TPLINK_ART_LEN;</p><p>&nbsp; &nbsp;parts[0].name = &quot;u-boot&quot;;<br />&nbsp; &nbsp;parts[0].offset = 0;<br />&nbsp; &nbsp;parts[0].size = offset;<br />--parts[0].mask_flags = MTD_WRITEABLE;</p><p>&nbsp; parts[1].name = &quot;kernel&quot;;<br />&nbsp; parts[1].offset = offset;<br />&nbsp; parts[1].size = rootfs_offset - offset;</p><p>Both uboot and art partitions are protected in OpenWrt in the same manner</p>											<p class="post-edited">(Last edited by <strong>alphasparc</strong> on 9 Jun 2014, 16:00)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236164">
				<div class="post-metadata">
					<div class="post-num">Post #321</div>
					<div class="post-author">mowgli80</div>
					<div class="post-datetime">
						10 Jun 2014, 09:09					</div>
				</div>
				<div class="post-content content">
					<div class="quotebox"><cite>pepe2k wrote:</cite><blockquote><p>You need to download the sources and compile them or use old version, available in &quot;release&quot; section on GitHub.</p></blockquote></div><p>Thanks, flashed it and it works very well. The precompiled one meets my requirements for now. Will compile and flash new once overclocking is stabilized.</p><p>Thanks again for your efforts.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236186">
				<div class="post-metadata">
					<div class="post-num">Post #322</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						10 Jun 2014, 13:17					</div>
				</div>
				<div class="post-content content">
					<p>I have 2 MR3420v2<br />One has HW Version 2.1 the other has HW Version 2.4<br />You&#039;d expect them to be the same but they are not<br />HW Version 2.1 comes with AR9341 Rev1 and HW Version 2.4 comes with AR9341 Rev3<br />And the occasional boot fails occur on the HW Version 2.4 even though I copied the uboot from the one with HW Version 2.1 and changed the MAC and the WPS.<br />Why is this so weird?</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236188">
				<div class="post-metadata">
					<div class="post-num">Post #323</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						10 Jun 2014, 13:21					</div>
				</div>
				<div class="post-content content">
					<p>I have no idea, maybe new revision of the SoC is different and needs some changes in code.</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236189">
				<div class="post-metadata">
					<div class="post-num">Post #324</div>
					<div class="post-author">alphasparc</div>
					<div class="post-datetime">
						10 Jun 2014, 13:28					</div>
				</div>
				<div class="post-content content">
					<p>I observed that they have different hardware watchpoint...after booting<br />Which chip revision do you have? (/dev/cpuinfo or dmesg)<br />I have<br />Atheros AR9344 rev 2<br />Atheros AR9341 rev 1<br />Atheros AR9341 rev 3</p>											<p class="post-edited">(Last edited by <strong>alphasparc</strong> on 10 Jun 2014, 13:32)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p236190">
				<div class="post-metadata">
					<div class="post-num">Post #325</div>
					<div class="post-author">pepe2k</div>
					<div class="post-datetime">
						10 Jun 2014, 13:36					</div>
				</div>
				<div class="post-content content">
					<p>At this moment I don&#039;t have any AR9341 based device here.<br />Anyway, there is no AR9341 datasheet public available, so it will require a lot of effort to track down and solve this problem. And what&#039;s more, TP-Link doesn&#039;t update their GPL code center, so even if they make some changes for new SoC revision, we won&#039;t know about that.</p>									</div>
			</article>

			
		
			
		
	
	<div class="pagination"><div class="pagination-number">Page 13 of 25</div><nav><ul><li><a href="viewtopic.php%3Fid=43237&amp;p=1.html">1</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=11.html">11</a></li><li><a href="viewtopic.php%3Fid=43237&amp;p=12.html">12</a></li><li class="pagination-current"><span>13</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=14.html">14</a></li><li><a href="viewtopic.php%3Fid=43237&amp;p=15.html">15</a></li><li class="pagination-ellipsis"><span>...</span></li><li><a href="viewtopic.php%3Fid=43237&amp;p=25.html">25</a></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0.001 -->

</body>
</html>