# Seven-segment-display-using-Verilog-HDL-
To design and simulate a seven-segment display driver using Verilog HDL, and verify its functionality through a testbench in the Vivado 2023.1 environment.
