// Seed: 3482200176
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  supply0 id_3 = 1;
  always @(*) id_2 = id_3;
  assign id_3 = 1;
  id_4(
      id_2,
  );
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_12,
    input wor id_5,
    output wor id_6,
    output tri1 id_7,
    input wire id_8,
    output uwire id_9,
    input tri0 id_10
);
  supply1 id_13;
  assign id_6  = 1;
  assign id_13 = 1;
  assign id_12 = 1;
  module_0(
      id_12, id_12
  );
  always_ff release id_9;
endmodule
