Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: aes.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "aes.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "aes"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : aes
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/utils.vhd" in Library aes_v1_00_a.
Architecture utils of Entity utils is up to date.
Compiling vhdl file "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd" in Library aes_v1_00_a.
Entity <aes> compiled.
Entity <aes> (Architecture <example>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <aes> in library <aes_v1_00_a> (architecture <example>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <aes> in library <aes_v1_00_a> (Architecture <example>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <aes> analyzed. Unit <aes> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <aes>.
    Related source file is "C:/ee4218-aes/aes2/pcores/aes_v1_00_a/hdl/vhdl/aes.vhd".
WARNING:Xst:647 - Input <FSL_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <FSL_M_Control> is never assigned.
WARNING:Xst:1780 - Signal <verify_key_expand<9><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<9><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<9><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<9><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<8><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<8><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<8><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<8><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<7><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<7><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<7><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<7><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<6><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<6><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<6><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<6><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<5><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<5><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<5><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<5><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<4><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<4><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<4><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<4><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<3><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<3><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<3><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<3><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<2><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<2><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<2><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<2><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<1><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<1><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<1><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<1><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<10><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<10><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<10><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<10><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<0><3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<0><2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<0><1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_key_expand<0><0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_decrypt<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_decrypt<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_decrypt<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <verify_decrypt<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_decrypt_result<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_decrypt_result<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_decrypt_result<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_decrypt_result<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <test_decrypt_input<3>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <test_decrypt_input<2>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <test_decrypt_input<1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <test_decrypt_input<0>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <sum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nr_of_reads> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fsl_state> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <cypher_key<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cypher_key<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cypher_key<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cypher_key<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <fsl_state>.
    Found 32-bit register for signal <FSL_M_Data>.
    Found 8-bit xor5 for signal <$n0000<31>>.
    Found 8-bit xor6 for signal <$n0000<30>>.
    Found 8-bit xor5 for signal <$n0000<29>>.
    Found 8-bit xor6 for signal <$n0000<28>>.
    Found 16-bit xor5 for signal <$n0001<31:30>>.
    Found 16-bit xor5 for signal <$n0001<29>>.
    Found 8-bit xor5 for signal <$n0001<28>>.
    Found 8-bit xor6 for signal <$n0002<31>>.
    Found 8-bit xor5 for signal <$n0002<30>>.
    Found 16-bit xor6 for signal <$n0002<29:28>>.
    Found 8-bit xor6 for signal <$n0003<31>>.
    Found 8-bit xor5 for signal <$n0003<30>>.
    Found 8-bit xor6 for signal <$n0003<29>>.
    Found 8-bit xor5 for signal <$n0003<28>>.
    Found 8-bit xor2 for signal <accum109$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum109$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum11$xor0000> created at line 226.
    Found 1-bit xor2 for signal <accum11$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum113$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum117$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum129$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum133$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum133$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum134$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum134$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum138$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum141$xor0000> created at line 226.
    Found 1-bit xor2 for signal <accum141$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum153$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum154$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum154$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum158$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum158$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum161$xor0000> created at line 226.
    Found 1-bit xor2 for signal <accum161$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum174$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum178$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum178$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum182$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum194$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum198$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum198$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum199$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum203$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum203$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum206$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum218$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum219$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum223$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum223$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum226$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum23$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum23$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum239$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum239$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum24$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum243$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum247$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum259$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum28$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum3$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum31$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum4$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum4$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum44$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum44$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum48$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum52$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum64$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum68$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum68$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum69$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum73$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum73$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum76$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum8$xor0005> created at line 203.
    Found 1-bit xor2 for signal <accum88$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum89$xor0000> created at line 228.
    Found 1-bit xor2 for signal <accum89$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum93$xor0000> created at line 224.
    Found 1-bit xor2 for signal <accum93$xor0005> created at line 203.
    Found 8-bit xor2 for signal <accum96$xor0000> created at line 226.
    Found 1-bit xor2 for signal <accum96$xor0005> created at line 203.
    Found 8-bit 4-to-1 multiplexer for signal <n0004$mux0000>.
    Found 8-bit 4-to-1 multiplexer for signal <n0004$mux0001>.
    Found 8-bit 4-to-1 multiplexer for signal <n0004$mux0002>.
    Found 8-bit 4-to-1 multiplexer for signal <n0004$mux0003>.
    Found 2-bit up counter for signal <nr_of_writes>.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred 128 Xor(s).
Unit <aes> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Multiplexers                                         : 4
 8-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 85
 1-bit xor2                                            : 48
 8-bit xor2                                            : 21
 8-bit xor5                                            : 7
 8-bit xor6                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 4
 8-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 85
 1-bit xor2                                            : 48
 8-bit xor2                                            : 21
 8-bit xor5                                            : 7
 8-bit xor6                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <FSL_M_Data_10> (without init value) has a constant value of 1 in block <aes>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <aes> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_30> in Unit <aes> is equivalent to the following FF/Latch, which will be removed : <FSL_M_Data_21> 
Found area constraint ratio of 100 (+ 5) on block aes, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_9> in Unit <aes> is equivalent to the following FF/Latch : <FSL_M_Data_0> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_29> in Unit <aes> is equivalent to the following 3 FFs/Latches : <FSL_M_Data_28> <FSL_M_Data_27> <FSL_M_Data_26> 
INFO:Xst:2260 - The FF/Latch <nr_of_writes_1> in Unit <aes> is equivalent to the following FF/Latch : <FSL_M_Data_3> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_17> in Unit <aes> is equivalent to the following 2 FFs/Latches : <FSL_M_Data_14> <FSL_M_Data_6> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_25> in Unit <aes> is equivalent to the following FF/Latch : <FSL_M_Data_18> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_31> in Unit <aes> is equivalent to the following 2 FFs/Latches : <FSL_M_Data_22> <FSL_M_Data_2> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_23> in Unit <aes> is equivalent to the following 2 FFs/Latches : <FSL_M_Data_20> <FSL_M_Data_12> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_16> in Unit <aes> is equivalent to the following 3 FFs/Latches : <FSL_M_Data_7> <FSL_M_Data_5> <FSL_M_Data_4> 
INFO:Xst:2260 - The FF/Latch <FSL_M_Data_13> in Unit <aes> is equivalent to the following FF/Latch : <FSL_M_Data_8> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_9> in Unit <aes> is equivalent to the following FF/Latch, which will be removed : <FSL_M_Data_0> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_29> in Unit <aes> is equivalent to the following 3 FFs/Latches, which will be removed : <FSL_M_Data_28> <FSL_M_Data_27> <FSL_M_Data_26> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_3> in Unit <aes> is equivalent to the following FF/Latch, which will be removed : <nr_of_writes_1> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_17> in Unit <aes> is equivalent to the following 2 FFs/Latches, which will be removed : <FSL_M_Data_14> <FSL_M_Data_6> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_25> in Unit <aes> is equivalent to the following FF/Latch, which will be removed : <FSL_M_Data_18> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_31> in Unit <aes> is equivalent to the following 2 FFs/Latches, which will be removed : <FSL_M_Data_22> <FSL_M_Data_2> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_23> in Unit <aes> is equivalent to the following 2 FFs/Latches, which will be removed : <FSL_M_Data_20> <FSL_M_Data_12> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_16> in Unit <aes> is equivalent to the following 3 FFs/Latches, which will be removed : <FSL_M_Data_7> <FSL_M_Data_5> <FSL_M_Data_4> 
INFO:Xst:2261 - The FF/Latch <FSL_M_Data_13> in Unit <aes> is equivalent to the following FF/Latch, which will be removed : <FSL_M_Data_8> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : aes.ngr
Top Level Output File Name         : aes
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 74

Cell Usage :
# BELS                             : 15
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 10
#      MUXF5                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      FD                          : 15
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                       10  out of  14752     0%  
 Number of Slice Flip Flops:             16  out of  29504     0%  
 Number of 4 input LUTs:                 11  out of  29504     0%  
 Number of IOs:                          74
 Number of bonded IOBs:                  35  out of    250    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FSL_Clk                            | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.006ns (Maximum Frequency: 332.668MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.863ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL_Clk'
  Clock period: 3.006ns (frequency: 332.668MHz)
  Total number of paths / destination ports: 26 / 16
-------------------------------------------------------------------------
Delay:               3.006ns (Levels of Logic = 1)
  Source:            nr_of_writes_0 (FF)
  Destination:       FSL_M_Data_16 (FF)
  Source Clock:      FSL_Clk rising
  Destination Clock: FSL_Clk rising

  Data Path: nr_of_writes_0 to FSL_M_Data_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   0.983  nr_of_writes_0 (nr_of_writes_0)
     INV:I->O              1   0.704   0.420  Mmux_n0004_mux0000_331_INV_0 (Mmux_n0004_mux0000_33)
     FD:D                      0.308          FSL_M_Data_16
    ----------------------------------------
    Total                      3.006ns (1.603ns logic, 1.403ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL_Clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              4.863ns (Levels of Logic = 1)
  Source:            FSL_M_Data_3 (FF)
  Destination:       FSL_M_Data<3> (PAD)
  Source Clock:      FSL_Clk rising

  Data Path: FSL_M_Data_3 to FSL_M_Data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.591   1.000  FSL_M_Data_3 (FSL_M_Data_3)
     OBUF:I->O                 3.272          FSL_M_Data_3_OBUF (FSL_M_Data<3>)
    ----------------------------------------
    Total                      4.863ns (3.863ns logic, 1.000ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.64 secs
 
--> 

Total memory usage is 259168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   73 (   0 filtered)
Number of infos    :   19 (   0 filtered)

