![example workflow](https://github.com/npatsiatzis/spi_master/actions/workflows/regression_controller_pyuvm.yml/badge.svg)
![example workflow](https://github.com/npatsiatzis/spi_master/actions/workflows/coverage_controller_pyuvm.yml/badge.svg)

### spi-controller RTL implementation


- supports all four spi modes
- pyuvm testbench for functional verification
    - $ make 
        - test based on a loopback (cross coupling of miso,mosi lines of the spi master, no slave involed)


