__CORE_CM4_H_GENERIC	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CORE_CM4_H_GENERIC$/;"	macro	line:47
__CM4_CMSIS_VERSION_MAIN	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   \/*!< [31:16] CMSIS HAL main version   *\/$/;"	macro	line:71
__CM4_CMSIS_VERSION_SUB	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CM4_CMSIS_VERSION_SUB   (0x20)                                   \/*!< [15:0]  CMSIS HAL sub version    *\/$/;"	macro	line:72
__CM4_CMSIS_VERSION	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \\$/;"	macro	line:73
__CORTEX_M	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CORTEX_M                (0x04)                                   \/*!< Cortex-M Core                    *\/$/;"	macro	line:76
__ASM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __ASM            __asm                                      \/*!< asm keyword for ARM Compiler          *\/$/;"	macro	line:80
__INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __INLINE         __inline                                   \/*!< inline keyword for ARM Compiler       *\/$/;"	macro	line:81
__STATIC_INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __STATIC_INLINE  static __inline$/;"	macro	line:82
__ASM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __ASM            __asm                                      \/*!< asm keyword for IAR Compiler          *\/$/;"	macro	line:85
__INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __INLINE         inline                                     \/*!< inline keyword for IAR Compiler. Only available in High optimization mode! *\/$/;"	macro	line:86
__STATIC_INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __STATIC_INLINE  static inline$/;"	macro	line:87
__ASM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __ASM            __asm                                      \/*!< asm keyword for TI CCS Compiler       *\/$/;"	macro	line:90
__STATIC_INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __STATIC_INLINE  static inline$/;"	macro	line:91
__ASM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __ASM            __asm                                      \/*!< asm keyword for GNU Compiler          *\/$/;"	macro	line:94
__INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __INLINE         inline                                     \/*!< inline keyword for GNU Compiler       *\/$/;"	macro	line:95
__STATIC_INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __STATIC_INLINE  static inline$/;"	macro	line:96
__ASM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __ASM            __asm                                      \/*!< asm keyword for TASKING Compiler      *\/$/;"	macro	line:99
__INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __INLINE         inline                                     \/*!< inline keyword for TASKING Compiler   *\/$/;"	macro	line:100
__STATIC_INLINE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define __STATIC_INLINE  static inline$/;"	macro	line:101
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       1$/;"	macro	line:110
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       0$/;"	macro	line:113
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_USED         0$/;"	macro	line:116
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       1$/;"	macro	line:122
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       0$/;"	macro	line:125
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_USED         0$/;"	macro	line:128
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       1$/;"	macro	line:134
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       0$/;"	macro	line:137
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_USED         0$/;"	macro	line:140
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       1$/;"	macro	line:146
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       0$/;"	macro	line:149
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_USED         0$/;"	macro	line:152
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       1$/;"	macro	line:158
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^      #define __FPU_USED       0$/;"	macro	line:161
__FPU_USED	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_USED         0$/;"	macro	line:164
__CORE_CM4_H_DEPENDANT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define __CORE_CM4_H_DEPENDANT$/;"	macro	line:179
__CM4_REV	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __CM4_REV               0x0000$/;"	macro	line:184
__FPU_PRESENT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __FPU_PRESENT             0$/;"	macro	line:189
__MPU_PRESENT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __MPU_PRESENT             0$/;"	macro	line:194
__NVIC_PRIO_BITS	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __NVIC_PRIO_BITS          4$/;"	macro	line:199
__Vendor_SysTickConfig	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    #define __Vendor_SysTickConfig    0$/;"	macro	line:204
__I	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define   __I     volatile             \/*!< Defines 'read only' permissions                 *\/$/;"	macro	line:218
__I	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define   __I     volatile const       \/*!< Defines 'read only' permissions                 *\/$/;"	macro	line:220
__O	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define     __O     volatile             \/*!< Defines 'write only' permissions                *\/$/;"	macro	line:222
__IO	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define     __IO    volatile             \/*!< Defines 'read \/ write' permissions              *\/$/;"	macro	line:223
_reserved0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	member	line:257	struct:__anon78::__anon79	access:public
Q	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	member	line:263	struct:__anon78::__anon79	access:public
V	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	member	line:264	struct:__anon78::__anon79	access:public
C	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	member	line:265	struct:__anon78::__anon79	access:public
Z	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	member	line:266	struct:__anon78::__anon79	access:public
N	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	member	line:267	struct:__anon78::__anon79	access:public
b	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	member	line:268	union:__anon78	typeref:struct:__anon78::__anon79	access:public
w	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	member	line:269	union:__anon78	access:public
APSR_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef union {   struct   { #if (__CORTEX_M != 0x04)     uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/ #else     uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved                           *\/     uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/     uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved                           *\/ #endif     uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/     uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/     uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/     uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/     uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/   } b;                                   \/*!< Structure used for bit  access                  *\/   uint32_t w;                            \/*!< Type      used for word access                  *\/ } APSR_Type; $/;"	typedef	line:270	typeref:union:__anon78
ISR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	member	line:279	struct:__anon80::__anon81	access:public
_reserved0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	member	line:280	struct:__anon80::__anon81	access:public
b	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	member	line:281	union:__anon80	typeref:struct:__anon80::__anon81	access:public
w	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	member	line:282	union:__anon80	access:public
IPSR_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef union {   struct   {     uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/     uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/   } b;                                   \/*!< Structure used for bit  access                  *\/   uint32_t w;                            \/*!< Type      used for word access                  *\/ } IPSR_Type; $/;"	typedef	line:283	typeref:union:__anon80
ISR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	member	line:292	struct:__anon82::__anon83	access:public
_reserved0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	member	line:294	struct:__anon82::__anon83	access:public
_reserved0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	member	line:296	struct:__anon82::__anon83	access:public
GE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	member	line:297	struct:__anon82::__anon83	access:public
_reserved1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	member	line:298	struct:__anon82::__anon83	access:public
T	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	member	line:300	struct:__anon82::__anon83	access:public
IT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	member	line:301	struct:__anon82::__anon83	access:public
Q	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	member	line:302	struct:__anon82::__anon83	access:public
V	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	member	line:303	struct:__anon82::__anon83	access:public
C	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	member	line:304	struct:__anon82::__anon83	access:public
Z	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	member	line:305	struct:__anon82::__anon83	access:public
N	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	member	line:306	struct:__anon82::__anon83	access:public
b	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	member	line:307	union:__anon82	typeref:struct:__anon82::__anon83	access:public
w	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	member	line:308	union:__anon82	access:public
xPSR_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef union {   struct   {     uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/ #if (__CORTEX_M != 0x04)     uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/ #else     uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/     uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/     uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/ #endif     uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/     uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/     uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/     uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/     uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/     uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/     uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/   } b;                                   \/*!< Structure used for bit  access                  *\/   uint32_t w;                            \/*!< Type      used for word access                  *\/ } xPSR_Type; $/;"	typedef	line:309	typeref:union:__anon82
nPRIV	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	member	line:318	struct:__anon84::__anon85	access:public
SPSEL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	member	line:319	struct:__anon84::__anon85	access:public
FPCA	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	member	line:320	struct:__anon84::__anon85	access:public
_reserved0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	member	line:321	struct:__anon84::__anon85	access:public
b	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	member	line:322	union:__anon84	typeref:struct:__anon84::__anon85	access:public
w	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	member	line:323	union:__anon84	access:public
CONTROL_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef union {   struct   {     uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/     uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/     uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/     uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/   } b;                                   \/*!< Structure used for bit  access                  *\/   uint32_t w;                            \/*!< Type      used for word access                  *\/ } CONTROL_Type; $/;"	typedef	line:324	typeref:union:__anon84
ISER	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	member	line:339	struct:__anon86	access:public
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	member	line:340	struct:__anon86	access:public
ICER	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	member	line:341	struct:__anon86	access:public
RSERVED1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	member	line:342	struct:__anon86	access:public
ISPR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	member	line:343	struct:__anon86	access:public
RESERVED2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	member	line:344	struct:__anon86	access:public
ICPR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	member	line:345	struct:__anon86	access:public
RESERVED3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	member	line:346	struct:__anon86	access:public
IABR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	member	line:347	struct:__anon86	access:public
RESERVED4	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	member	line:348	struct:__anon86	access:public
IP	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	member	line:349	struct:__anon86	access:public
RESERVED5	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	member	line:350	struct:__anon86	access:public
STIR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	member	line:351	struct:__anon86	access:public
NVIC_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/        uint32_t RESERVED0[24];   __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/        uint32_t RSERVED1[24];   __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/        uint32_t RESERVED2[24];   __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/        uint32_t RESERVED3[24];   __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/        uint32_t RESERVED4[56];   __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/        uint32_t RESERVED5[644];   __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/ }  NVIC_Type; $/;"	typedef	line:352	typeref:struct:__anon86
NVIC_STIR_INTID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define NVIC_STIR_INTID_Pos                 0                                          \/*!< STIR: INTLINESNUM Position *\/$/;"	macro	line:355
NVIC_STIR_INTID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            \/*!< STIR: INTLINESNUM Mask *\/$/;"	macro	line:356
CPUID	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	member	line:371	struct:__anon87	access:public
ICSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	member	line:372	struct:__anon87	access:public
VTOR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	member	line:373	struct:__anon87	access:public
AIRCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	member	line:374	struct:__anon87	access:public
SCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	member	line:375	struct:__anon87	access:public
CCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	member	line:376	struct:__anon87	access:public
SHP	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	member	line:377	struct:__anon87	access:public
SHCSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	member	line:378	struct:__anon87	access:public
CFSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	member	line:379	struct:__anon87	access:public
HFSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	member	line:380	struct:__anon87	access:public
DFSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	member	line:381	struct:__anon87	access:public
MMFAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	member	line:382	struct:__anon87	access:public
BFAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	member	line:383	struct:__anon87	access:public
AFSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	member	line:384	struct:__anon87	access:public
PFR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	member	line:385	struct:__anon87	access:public
DFR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	member	line:386	struct:__anon87	access:public
ADR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	member	line:387	struct:__anon87	access:public
MMFR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	member	line:388	struct:__anon87	access:public
ISAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	member	line:389	struct:__anon87	access:public
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	member	line:390	struct:__anon87	access:public
CPACR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	member	line:391	struct:__anon87	access:public
SCB_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/   __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/   __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/   __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/   __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/   __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/   __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/   __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/   __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/   __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/   __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/   __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/   __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/   __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/   __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/   __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/   __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/   __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/   __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/        uint32_t RESERVED0[5];   __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/ } SCB_Type; $/;"	typedef	line:392	typeref:struct:__anon87
SCB_CPUID_IMPLEMENTER_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Pos          24                                             \/*!< SCB CPUID: IMPLEMENTER Position *\/$/;"	macro	line:395
SCB_CPUID_IMPLEMENTER_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          \/*!< SCB CPUID: IMPLEMENTER Mask *\/$/;"	macro	line:396
SCB_CPUID_VARIANT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_VARIANT_Pos              20                                             \/*!< SCB CPUID: VARIANT Position *\/$/;"	macro	line:398
SCB_CPUID_VARIANT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               \/*!< SCB CPUID: VARIANT Mask *\/$/;"	macro	line:399
SCB_CPUID_ARCHITECTURE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Pos         16                                             \/*!< SCB CPUID: ARCHITECTURE Position *\/$/;"	macro	line:401
SCB_CPUID_ARCHITECTURE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          \/*!< SCB CPUID: ARCHITECTURE Mask *\/$/;"	macro	line:402
SCB_CPUID_PARTNO_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_PARTNO_Pos                4                                             \/*!< SCB CPUID: PARTNO Position *\/$/;"	macro	line:404
SCB_CPUID_PARTNO_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              \/*!< SCB CPUID: PARTNO Mask *\/$/;"	macro	line:405
SCB_CPUID_REVISION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_REVISION_Pos              0                                             \/*!< SCB CPUID: REVISION Position *\/$/;"	macro	line:407
SCB_CPUID_REVISION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              \/*!< SCB CPUID: REVISION Mask *\/$/;"	macro	line:408
SCB_ICSR_NMIPENDSET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Pos            31                                             \/*!< SCB ICSR: NMIPENDSET Position *\/$/;"	macro	line:411
SCB_ICSR_NMIPENDSET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               \/*!< SCB ICSR: NMIPENDSET Mask *\/$/;"	macro	line:412
SCB_ICSR_PENDSVSET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Pos             28                                             \/*!< SCB ICSR: PENDSVSET Position *\/$/;"	macro	line:414
SCB_ICSR_PENDSVSET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                \/*!< SCB ICSR: PENDSVSET Mask *\/$/;"	macro	line:415
SCB_ICSR_PENDSVCLR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Pos             27                                             \/*!< SCB ICSR: PENDSVCLR Position *\/$/;"	macro	line:417
SCB_ICSR_PENDSVCLR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                \/*!< SCB ICSR: PENDSVCLR Mask *\/$/;"	macro	line:418
SCB_ICSR_PENDSTSET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Pos             26                                             \/*!< SCB ICSR: PENDSTSET Position *\/$/;"	macro	line:420
SCB_ICSR_PENDSTSET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                \/*!< SCB ICSR: PENDSTSET Mask *\/$/;"	macro	line:421
SCB_ICSR_PENDSTCLR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Pos             25                                             \/*!< SCB ICSR: PENDSTCLR Position *\/$/;"	macro	line:423
SCB_ICSR_PENDSTCLR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                \/*!< SCB ICSR: PENDSTCLR Mask *\/$/;"	macro	line:424
SCB_ICSR_ISRPREEMPT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Pos            23                                             \/*!< SCB ICSR: ISRPREEMPT Position *\/$/;"	macro	line:426
SCB_ICSR_ISRPREEMPT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               \/*!< SCB ICSR: ISRPREEMPT Mask *\/$/;"	macro	line:427
SCB_ICSR_ISRPENDING_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Pos            22                                             \/*!< SCB ICSR: ISRPENDING Position *\/$/;"	macro	line:429
SCB_ICSR_ISRPENDING_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               \/*!< SCB ICSR: ISRPENDING Mask *\/$/;"	macro	line:430
SCB_ICSR_VECTPENDING_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Pos           12                                             \/*!< SCB ICSR: VECTPENDING Position *\/$/;"	macro	line:432
SCB_ICSR_VECTPENDING_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          \/*!< SCB ICSR: VECTPENDING Mask *\/$/;"	macro	line:433
SCB_ICSR_RETTOBASE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Pos             11                                             \/*!< SCB ICSR: RETTOBASE Position *\/$/;"	macro	line:435
SCB_ICSR_RETTOBASE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                \/*!< SCB ICSR: RETTOBASE Mask *\/$/;"	macro	line:436
SCB_ICSR_VECTACTIVE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Pos             0                                             \/*!< SCB ICSR: VECTACTIVE Position *\/$/;"	macro	line:438
SCB_ICSR_VECTACTIVE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           \/*!< SCB ICSR: VECTACTIVE Mask *\/$/;"	macro	line:439
SCB_VTOR_TBLOFF_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_VTOR_TBLOFF_Pos                 7                                             \/*!< SCB VTOR: TBLOFF Position *\/$/;"	macro	line:442
SCB_VTOR_TBLOFF_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           \/*!< SCB VTOR: TBLOFF Mask *\/$/;"	macro	line:443
SCB_AIRCR_VECTKEY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Pos              16                                             \/*!< SCB AIRCR: VECTKEY Position *\/$/;"	macro	line:446
SCB_AIRCR_VECTKEY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            \/*!< SCB AIRCR: VECTKEY Mask *\/$/;"	macro	line:447
SCB_AIRCR_VECTKEYSTAT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             \/*!< SCB AIRCR: VECTKEYSTAT Position *\/$/;"	macro	line:449
SCB_AIRCR_VECTKEYSTAT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        \/*!< SCB AIRCR: VECTKEYSTAT Mask *\/$/;"	macro	line:450
SCB_AIRCR_ENDIANESS_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Pos            15                                             \/*!< SCB AIRCR: ENDIANESS Position *\/$/;"	macro	line:452
SCB_AIRCR_ENDIANESS_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               \/*!< SCB AIRCR: ENDIANESS Mask *\/$/;"	macro	line:453
SCB_AIRCR_PRIGROUP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Pos              8                                             \/*!< SCB AIRCR: PRIGROUP Position *\/$/;"	macro	line:455
SCB_AIRCR_PRIGROUP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                \/*!< SCB AIRCR: PRIGROUP Mask *\/$/;"	macro	line:456
SCB_AIRCR_SYSRESETREQ_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             \/*!< SCB AIRCR: SYSRESETREQ Position *\/$/;"	macro	line:458
SCB_AIRCR_SYSRESETREQ_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             \/*!< SCB AIRCR: SYSRESETREQ Mask *\/$/;"	macro	line:459
SCB_AIRCR_VECTCLRACTIVE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             \/*!< SCB AIRCR: VECTCLRACTIVE Position *\/$/;"	macro	line:461
SCB_AIRCR_VECTCLRACTIVE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           \/*!< SCB AIRCR: VECTCLRACTIVE Mask *\/$/;"	macro	line:462
SCB_AIRCR_VECTRESET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Pos             0                                             \/*!< SCB AIRCR: VECTRESET Position *\/$/;"	macro	line:464
SCB_AIRCR_VECTRESET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               \/*!< SCB AIRCR: VECTRESET Mask *\/$/;"	macro	line:465
SCB_SCR_SEVONPEND_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SEVONPEND_Pos               4                                             \/*!< SCB SCR: SEVONPEND Position *\/$/;"	macro	line:468
SCB_SCR_SEVONPEND_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 \/*!< SCB SCR: SEVONPEND Mask *\/$/;"	macro	line:469
SCB_SCR_SLEEPDEEP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Pos               2                                             \/*!< SCB SCR: SLEEPDEEP Position *\/$/;"	macro	line:471
SCB_SCR_SLEEPDEEP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 \/*!< SCB SCR: SLEEPDEEP Mask *\/$/;"	macro	line:472
SCB_SCR_SLEEPONEXIT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Pos             1                                             \/*!< SCB SCR: SLEEPONEXIT Position *\/$/;"	macro	line:474
SCB_SCR_SLEEPONEXIT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               \/*!< SCB SCR: SLEEPONEXIT Mask *\/$/;"	macro	line:475
SCB_CCR_STKALIGN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_STKALIGN_Pos                9                                             \/*!< SCB CCR: STKALIGN Position *\/$/;"	macro	line:478
SCB_CCR_STKALIGN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  \/*!< SCB CCR: STKALIGN Mask *\/$/;"	macro	line:479
SCB_CCR_BFHFNMIGN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Pos               8                                             \/*!< SCB CCR: BFHFNMIGN Position *\/$/;"	macro	line:481
SCB_CCR_BFHFNMIGN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 \/*!< SCB CCR: BFHFNMIGN Mask *\/$/;"	macro	line:482
SCB_CCR_DIV_0_TRP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Pos               4                                             \/*!< SCB CCR: DIV_0_TRP Position *\/$/;"	macro	line:484
SCB_CCR_DIV_0_TRP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 \/*!< SCB CCR: DIV_0_TRP Mask *\/$/;"	macro	line:485
SCB_CCR_UNALIGN_TRP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Pos             3                                             \/*!< SCB CCR: UNALIGN_TRP Position *\/$/;"	macro	line:487
SCB_CCR_UNALIGN_TRP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               \/*!< SCB CCR: UNALIGN_TRP Mask *\/$/;"	macro	line:488
SCB_CCR_USERSETMPEND_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Pos            1                                             \/*!< SCB CCR: USERSETMPEND Position *\/$/;"	macro	line:490
SCB_CCR_USERSETMPEND_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              \/*!< SCB CCR: USERSETMPEND Mask *\/$/;"	macro	line:491
SCB_CCR_NONBASETHRDENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Pos          0                                             \/*!< SCB CCR: NONBASETHRDENA Position *\/$/;"	macro	line:493
SCB_CCR_NONBASETHRDENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            \/*!< SCB CCR: NONBASETHRDENA Mask *\/$/;"	macro	line:494
SCB_SHCSR_USGFAULTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Pos          18                                             \/*!< SCB SHCSR: USGFAULTENA Position *\/$/;"	macro	line:497
SCB_SHCSR_USGFAULTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             \/*!< SCB SHCSR: USGFAULTENA Mask *\/$/;"	macro	line:498
SCB_SHCSR_BUSFAULTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             \/*!< SCB SHCSR: BUSFAULTENA Position *\/$/;"	macro	line:500
SCB_SHCSR_BUSFAULTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             \/*!< SCB SHCSR: BUSFAULTENA Mask *\/$/;"	macro	line:501
SCB_SHCSR_MEMFAULTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             \/*!< SCB SHCSR: MEMFAULTENA Position *\/$/;"	macro	line:503
SCB_SHCSR_MEMFAULTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             \/*!< SCB SHCSR: MEMFAULTENA Mask *\/$/;"	macro	line:504
SCB_SHCSR_SVCALLPENDED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             \/*!< SCB SHCSR: SVCALLPENDED Position *\/$/;"	macro	line:506
SCB_SHCSR_SVCALLPENDED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            \/*!< SCB SHCSR: SVCALLPENDED Mask *\/$/;"	macro	line:507
SCB_SHCSR_BUSFAULTPENDED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             \/*!< SCB SHCSR: BUSFAULTPENDED Position *\/$/;"	macro	line:509
SCB_SHCSR_BUSFAULTPENDED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          \/*!< SCB SHCSR: BUSFAULTPENDED Mask *\/$/;"	macro	line:510
SCB_SHCSR_MEMFAULTPENDED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             \/*!< SCB SHCSR: MEMFAULTPENDED Position *\/$/;"	macro	line:512
SCB_SHCSR_MEMFAULTPENDED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          \/*!< SCB SHCSR: MEMFAULTPENDED Mask *\/$/;"	macro	line:513
SCB_SHCSR_USGFAULTPENDED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             \/*!< SCB SHCSR: USGFAULTPENDED Position *\/$/;"	macro	line:515
SCB_SHCSR_USGFAULTPENDED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          \/*!< SCB SHCSR: USGFAULTPENDED Mask *\/$/;"	macro	line:516
SCB_SHCSR_SYSTICKACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Pos           11                                             \/*!< SCB SHCSR: SYSTICKACT Position *\/$/;"	macro	line:518
SCB_SHCSR_SYSTICKACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              \/*!< SCB SHCSR: SYSTICKACT Mask *\/$/;"	macro	line:519
SCB_SHCSR_PENDSVACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Pos            10                                             \/*!< SCB SHCSR: PENDSVACT Position *\/$/;"	macro	line:521
SCB_SHCSR_PENDSVACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               \/*!< SCB SHCSR: PENDSVACT Mask *\/$/;"	macro	line:522
SCB_SHCSR_MONITORACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Pos            8                                             \/*!< SCB SHCSR: MONITORACT Position *\/$/;"	macro	line:524
SCB_SHCSR_MONITORACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              \/*!< SCB SHCSR: MONITORACT Mask *\/$/;"	macro	line:525
SCB_SHCSR_SVCALLACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Pos             7                                             \/*!< SCB SHCSR: SVCALLACT Position *\/$/;"	macro	line:527
SCB_SHCSR_SVCALLACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               \/*!< SCB SHCSR: SVCALLACT Mask *\/$/;"	macro	line:528
SCB_SHCSR_USGFAULTACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Pos           3                                             \/*!< SCB SHCSR: USGFAULTACT Position *\/$/;"	macro	line:530
SCB_SHCSR_USGFAULTACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             \/*!< SCB SHCSR: USGFAULTACT Mask *\/$/;"	macro	line:531
SCB_SHCSR_BUSFAULTACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             \/*!< SCB SHCSR: BUSFAULTACT Position *\/$/;"	macro	line:533
SCB_SHCSR_BUSFAULTACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             \/*!< SCB SHCSR: BUSFAULTACT Mask *\/$/;"	macro	line:534
SCB_SHCSR_MEMFAULTACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             \/*!< SCB SHCSR: MEMFAULTACT Position *\/$/;"	macro	line:536
SCB_SHCSR_MEMFAULTACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             \/*!< SCB SHCSR: MEMFAULTACT Mask *\/$/;"	macro	line:537
SCB_CFSR_USGFAULTSR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Pos            16                                             \/*!< SCB CFSR: Usage Fault Status Register Position *\/$/;"	macro	line:540
SCB_CFSR_USGFAULTSR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          \/*!< SCB CFSR: Usage Fault Status Register Mask *\/$/;"	macro	line:541
SCB_CFSR_BUSFAULTSR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Pos             8                                             \/*!< SCB CFSR: Bus Fault Status Register Position *\/$/;"	macro	line:543
SCB_CFSR_BUSFAULTSR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            \/*!< SCB CFSR: Bus Fault Status Register Mask *\/$/;"	macro	line:544
SCB_CFSR_MEMFAULTSR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Pos             0                                             \/*!< SCB CFSR: Memory Manage Fault Status Register Position *\/$/;"	macro	line:546
SCB_CFSR_MEMFAULTSR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            \/*!< SCB CFSR: Memory Manage Fault Status Register Mask *\/$/;"	macro	line:547
SCB_HFSR_DEBUGEVT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Pos              31                                             \/*!< SCB HFSR: DEBUGEVT Position *\/$/;"	macro	line:550
SCB_HFSR_DEBUGEVT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 \/*!< SCB HFSR: DEBUGEVT Mask *\/$/;"	macro	line:551
SCB_HFSR_FORCED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_FORCED_Pos                30                                             \/*!< SCB HFSR: FORCED Position *\/$/;"	macro	line:553
SCB_HFSR_FORCED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   \/*!< SCB HFSR: FORCED Mask *\/$/;"	macro	line:554
SCB_HFSR_VECTTBL_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_VECTTBL_Pos                1                                             \/*!< SCB HFSR: VECTTBL Position *\/$/;"	macro	line:556
SCB_HFSR_VECTTBL_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  \/*!< SCB HFSR: VECTTBL Mask *\/$/;"	macro	line:557
SCB_DFSR_EXTERNAL_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Pos               4                                             \/*!< SCB DFSR: EXTERNAL Position *\/$/;"	macro	line:560
SCB_DFSR_EXTERNAL_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 \/*!< SCB DFSR: EXTERNAL Mask *\/$/;"	macro	line:561
SCB_DFSR_VCATCH_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_VCATCH_Pos                 3                                             \/*!< SCB DFSR: VCATCH Position *\/$/;"	macro	line:563
SCB_DFSR_VCATCH_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   \/*!< SCB DFSR: VCATCH Mask *\/$/;"	macro	line:564
SCB_DFSR_DWTTRAP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Pos                2                                             \/*!< SCB DFSR: DWTTRAP Position *\/$/;"	macro	line:566
SCB_DFSR_DWTTRAP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  \/*!< SCB DFSR: DWTTRAP Mask *\/$/;"	macro	line:567
SCB_DFSR_BKPT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_BKPT_Pos                   1                                             \/*!< SCB DFSR: BKPT Position *\/$/;"	macro	line:569
SCB_DFSR_BKPT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     \/*!< SCB DFSR: BKPT Mask *\/$/;"	macro	line:570
SCB_DFSR_HALTED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_HALTED_Pos                 0                                             \/*!< SCB DFSR: HALTED Position *\/$/;"	macro	line:572
SCB_DFSR_HALTED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   \/*!< SCB DFSR: HALTED Mask *\/$/;"	macro	line:573
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	member	line:588	struct:__anon88	access:public
ICTR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	member	line:589	struct:__anon88	access:public
ACTLR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	member	line:590	struct:__anon88	access:public
SCnSCB_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {        uint32_t RESERVED0[1];   __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/   __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/ } SCnSCB_Type; $/;"	typedef	line:591	typeref:struct:__anon88
SCnSCB_ICTR_INTLINESNUM_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          \/*!< ICTR: INTLINESNUM Position *\/$/;"	macro	line:594
SCnSCB_ICTR_INTLINESNUM_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      \/*!< ICTR: INTLINESNUM Mask *\/$/;"	macro	line:595
SCnSCB_ACTLR_DISOOFP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Pos            9                                          \/*!< ACTLR: DISOOFP Position *\/$/;"	macro	line:598
SCnSCB_ACTLR_DISOOFP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           \/*!< ACTLR: DISOOFP Mask *\/$/;"	macro	line:599
SCnSCB_ACTLR_DISFPCA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Pos            8                                          \/*!< ACTLR: DISFPCA Position *\/$/;"	macro	line:601
SCnSCB_ACTLR_DISFPCA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           \/*!< ACTLR: DISFPCA Mask *\/$/;"	macro	line:602
SCnSCB_ACTLR_DISFOLD_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          \/*!< ACTLR: DISFOLD Position *\/$/;"	macro	line:604
SCnSCB_ACTLR_DISFOLD_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           \/*!< ACTLR: DISFOLD Mask *\/$/;"	macro	line:605
SCnSCB_ACTLR_DISDEFWBUF_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          \/*!< ACTLR: DISDEFWBUF Position *\/$/;"	macro	line:607
SCnSCB_ACTLR_DISDEFWBUF_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        \/*!< ACTLR: DISDEFWBUF Mask *\/$/;"	macro	line:608
SCnSCB_ACTLR_DISMCYCINT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          \/*!< ACTLR: DISMCYCINT Position *\/$/;"	macro	line:610
SCnSCB_ACTLR_DISMCYCINT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        \/*!< ACTLR: DISMCYCINT Mask *\/$/;"	macro	line:611
CTRL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	member	line:626	struct:__anon89	access:public
LOAD	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	member	line:627	struct:__anon89	access:public
VAL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	member	line:628	struct:__anon89	access:public
CALIB	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	member	line:629	struct:__anon89	access:public
SysTick_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/   __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/   __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/   __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/ } SysTick_Type; $/;"	typedef	line:630	typeref:struct:__anon89
SysTick_CTRL_COUNTFLAG_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Pos         16                                             \/*!< SysTick CTRL: COUNTFLAG Position *\/$/;"	macro	line:633
SysTick_CTRL_COUNTFLAG_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            \/*!< SysTick CTRL: COUNTFLAG Mask *\/$/;"	macro	line:634
SysTick_CTRL_CLKSOURCE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Pos          2                                             \/*!< SysTick CTRL: CLKSOURCE Position *\/$/;"	macro	line:636
SysTick_CTRL_CLKSOURCE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            \/*!< SysTick CTRL: CLKSOURCE Mask *\/$/;"	macro	line:637
SysTick_CTRL_TICKINT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_TICKINT_Pos            1                                             \/*!< SysTick CTRL: TICKINT Position *\/$/;"	macro	line:639
SysTick_CTRL_TICKINT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              \/*!< SysTick CTRL: TICKINT Mask *\/$/;"	macro	line:640
SysTick_CTRL_ENABLE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_ENABLE_Pos             0                                             \/*!< SysTick CTRL: ENABLE Position *\/$/;"	macro	line:642
SysTick_CTRL_ENABLE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               \/*!< SysTick CTRL: ENABLE Mask *\/$/;"	macro	line:643
SysTick_LOAD_RELOAD_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_LOAD_RELOAD_Pos             0                                             \/*!< SysTick LOAD: RELOAD Position *\/$/;"	macro	line:646
SysTick_LOAD_RELOAD_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        \/*!< SysTick LOAD: RELOAD Mask *\/$/;"	macro	line:647
SysTick_VAL_CURRENT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_VAL_CURRENT_Pos             0                                             \/*!< SysTick VAL: CURRENT Position *\/$/;"	macro	line:650
SysTick_VAL_CURRENT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        \/*!< SysTick VAL: CURRENT Mask *\/$/;"	macro	line:651
SysTick_CALIB_NOREF_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_NOREF_Pos            31                                             \/*!< SysTick CALIB: NOREF Position *\/$/;"	macro	line:654
SysTick_CALIB_NOREF_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               \/*!< SysTick CALIB: NOREF Mask *\/$/;"	macro	line:655
SysTick_CALIB_SKEW_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_SKEW_Pos             30                                             \/*!< SysTick CALIB: SKEW Position *\/$/;"	macro	line:657
SysTick_CALIB_SKEW_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                \/*!< SysTick CALIB: SKEW Mask *\/$/;"	macro	line:658
SysTick_CALIB_TENMS_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_TENMS_Pos             0                                             \/*!< SysTick CALIB: TENMS Position *\/$/;"	macro	line:660
SysTick_CALIB_TENMS_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        \/*!< SysTick CALIB: TENMS Mask *\/$/;"	macro	line:661
u8	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	member	line:678	union:__anon90::__anon91	access:public
u16	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	member	line:679	union:__anon90::__anon91	access:public
u32	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	member	line:680	union:__anon90::__anon91	access:public
PORT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	member	line:681	struct:__anon90	typeref:union:__anon90::__anon91	access:public
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	member	line:682	struct:__anon90	access:public
TER	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	member	line:683	struct:__anon90	access:public
RESERVED1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	member	line:684	struct:__anon90	access:public
TPR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	member	line:685	struct:__anon90	access:public
RESERVED2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	member	line:686	struct:__anon90	access:public
TCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	member	line:687	struct:__anon90	access:public
RESERVED3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	member	line:688	struct:__anon90	access:public
IWR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	member	line:689	struct:__anon90	access:public
IRR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	member	line:690	struct:__anon90	access:public
IMCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	member	line:691	struct:__anon90	access:public
RESERVED4	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	member	line:692	struct:__anon90	access:public
LAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	member	line:693	struct:__anon90	access:public
LSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	member	line:694	struct:__anon90	access:public
RESERVED5	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	member	line:695	struct:__anon90	access:public
PID4	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	member	line:696	struct:__anon90	access:public
PID5	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	member	line:697	struct:__anon90	access:public
PID6	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	member	line:698	struct:__anon90	access:public
PID7	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	member	line:699	struct:__anon90	access:public
PID0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	member	line:700	struct:__anon90	access:public
PID1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	member	line:701	struct:__anon90	access:public
PID2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	member	line:702	struct:__anon90	access:public
PID3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	member	line:703	struct:__anon90	access:public
CID0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	member	line:704	struct:__anon90	access:public
CID1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	member	line:705	struct:__anon90	access:public
CID2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	member	line:706	struct:__anon90	access:public
CID3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	member	line:707	struct:__anon90	access:public
ITM_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __O  union   {     __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/     __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/     __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/   }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/        uint32_t RESERVED0[864];   __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/        uint32_t RESERVED1[15];   __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/        uint32_t RESERVED2[15];   __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/        uint32_t RESERVED3[29];   __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/   __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/   __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/        uint32_t RESERVED4[43];   __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/   __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/        uint32_t RESERVED5[6];   __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/   __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/   __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/   __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/   __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/   __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/   __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/   __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/   __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/   __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/   __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/   __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/ } ITM_Type; $/;"	typedef	line:708	typeref:struct:__anon90
ITM_TPR_PRIVMASK_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TPR_PRIVMASK_Pos                0                                             \/*!< ITM TPR: PRIVMASK Position *\/$/;"	macro	line:711
ITM_TPR_PRIVMASK_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                \/*!< ITM TPR: PRIVMASK Mask *\/$/;"	macro	line:712
ITM_TCR_BUSY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_BUSY_Pos                   23                                             \/*!< ITM TCR: BUSY Position *\/$/;"	macro	line:715
ITM_TCR_BUSY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      \/*!< ITM TCR: BUSY Mask *\/$/;"	macro	line:716
ITM_TCR_TraceBusID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TraceBusID_Pos             16                                             \/*!< ITM TCR: ATBID Position *\/$/;"	macro	line:718
ITM_TCR_TraceBusID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             \/*!< ITM TCR: ATBID Mask *\/$/;"	macro	line:719
ITM_TCR_GTSFREQ_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_GTSFREQ_Pos                10                                             \/*!< ITM TCR: Global timestamp frequency Position *\/$/;"	macro	line:721
ITM_TCR_GTSFREQ_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   \/*!< ITM TCR: Global timestamp frequency Mask *\/$/;"	macro	line:722
ITM_TCR_TSPrescale_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TSPrescale_Pos              8                                             \/*!< ITM TCR: TSPrescale Position *\/$/;"	macro	line:724
ITM_TCR_TSPrescale_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                \/*!< ITM TCR: TSPrescale Mask *\/$/;"	macro	line:725
ITM_TCR_SWOENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_SWOENA_Pos                  4                                             \/*!< ITM TCR: SWOENA Position *\/$/;"	macro	line:727
ITM_TCR_SWOENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    \/*!< ITM TCR: SWOENA Mask *\/$/;"	macro	line:728
ITM_TCR_DWTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_DWTENA_Pos                  3                                             \/*!< ITM TCR: DWTENA Position *\/$/;"	macro	line:730
ITM_TCR_DWTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    \/*!< ITM TCR: DWTENA Mask *\/$/;"	macro	line:731
ITM_TCR_SYNCENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_SYNCENA_Pos                 2                                             \/*!< ITM TCR: SYNCENA Position *\/$/;"	macro	line:733
ITM_TCR_SYNCENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   \/*!< ITM TCR: SYNCENA Mask *\/$/;"	macro	line:734
ITM_TCR_TSENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TSENA_Pos                   1                                             \/*!< ITM TCR: TSENA Position *\/$/;"	macro	line:736
ITM_TCR_TSENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     \/*!< ITM TCR: TSENA Mask *\/$/;"	macro	line:737
ITM_TCR_ITMENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_ITMENA_Pos                  0                                             \/*!< ITM TCR: ITM Enable bit Position *\/$/;"	macro	line:739
ITM_TCR_ITMENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    \/*!< ITM TCR: ITM Enable bit Mask *\/$/;"	macro	line:740
ITM_IWR_ATVALIDM_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IWR_ATVALIDM_Pos                0                                             \/*!< ITM IWR: ATVALIDM Position *\/$/;"	macro	line:743
ITM_IWR_ATVALIDM_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  \/*!< ITM IWR: ATVALIDM Mask *\/$/;"	macro	line:744
ITM_IRR_ATREADYM_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IRR_ATREADYM_Pos                0                                             \/*!< ITM IRR: ATREADYM Position *\/$/;"	macro	line:747
ITM_IRR_ATREADYM_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  \/*!< ITM IRR: ATREADYM Mask *\/$/;"	macro	line:748
ITM_IMCR_INTEGRATION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IMCR_INTEGRATION_Pos            0                                             \/*!< ITM IMCR: INTEGRATION Position *\/$/;"	macro	line:751
ITM_IMCR_INTEGRATION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              \/*!< ITM IMCR: INTEGRATION Mask *\/$/;"	macro	line:752
ITM_LSR_ByteAcc_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_ByteAcc_Pos                 2                                             \/*!< ITM LSR: ByteAcc Position *\/$/;"	macro	line:755
ITM_LSR_ByteAcc_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   \/*!< ITM LSR: ByteAcc Mask *\/$/;"	macro	line:756
ITM_LSR_Access_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_Access_Pos                  1                                             \/*!< ITM LSR: Access Position *\/$/;"	macro	line:758
ITM_LSR_Access_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    \/*!< ITM LSR: Access Mask *\/$/;"	macro	line:759
ITM_LSR_Present_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_Present_Pos                 0                                             \/*!< ITM LSR: Present Position *\/$/;"	macro	line:761
ITM_LSR_Present_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   \/*!< ITM LSR: Present Mask *\/$/;"	macro	line:762
CTRL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	member	line:777	struct:__anon92	access:public
CYCCNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	member	line:778	struct:__anon92	access:public
CPICNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	member	line:779	struct:__anon92	access:public
EXCCNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	member	line:780	struct:__anon92	access:public
SLEEPCNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	member	line:781	struct:__anon92	access:public
LSUCNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	member	line:782	struct:__anon92	access:public
FOLDCNT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	member	line:783	struct:__anon92	access:public
PCSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	member	line:784	struct:__anon92	access:public
COMP0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	member	line:785	struct:__anon92	access:public
MASK0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	member	line:786	struct:__anon92	access:public
FUNCTION0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	member	line:787	struct:__anon92	access:public
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	member	line:788	struct:__anon92	access:public
COMP1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	member	line:789	struct:__anon92	access:public
MASK1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	member	line:790	struct:__anon92	access:public
FUNCTION1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	member	line:791	struct:__anon92	access:public
RESERVED1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	member	line:792	struct:__anon92	access:public
COMP2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	member	line:793	struct:__anon92	access:public
MASK2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	member	line:794	struct:__anon92	access:public
FUNCTION2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	member	line:795	struct:__anon92	access:public
RESERVED2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	member	line:796	struct:__anon92	access:public
COMP3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	member	line:797	struct:__anon92	access:public
MASK3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	member	line:798	struct:__anon92	access:public
FUNCTION3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	member	line:799	struct:__anon92	access:public
DWT_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/   __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/   __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/   __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/   __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/   __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/   __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/   __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/   __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/   __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/   __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/        uint32_t RESERVED0[1];   __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/   __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/   __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/        uint32_t RESERVED1[1];   __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/   __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/   __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/        uint32_t RESERVED2[1];   __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/   __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/   __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/ } DWT_Type; $/;"	typedef	line:800	typeref:struct:__anon92
DWT_CTRL_NUMCOMP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Pos               28                                          \/*!< DWT CTRL: NUMCOMP Position *\/$/;"	macro	line:803
DWT_CTRL_NUMCOMP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             \/*!< DWT CTRL: NUMCOMP Mask *\/$/;"	macro	line:804
DWT_CTRL_NOTRCPKT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Pos              27                                          \/*!< DWT CTRL: NOTRCPKT Position *\/$/;"	macro	line:806
DWT_CTRL_NOTRCPKT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            \/*!< DWT CTRL: NOTRCPKT Mask *\/$/;"	macro	line:807
DWT_CTRL_NOEXTTRIG_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Pos             26                                          \/*!< DWT CTRL: NOEXTTRIG Position *\/$/;"	macro	line:809
DWT_CTRL_NOEXTTRIG_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           \/*!< DWT CTRL: NOEXTTRIG Mask *\/$/;"	macro	line:810
DWT_CTRL_NOCYCCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Pos              25                                          \/*!< DWT CTRL: NOCYCCNT Position *\/$/;"	macro	line:812
DWT_CTRL_NOCYCCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            \/*!< DWT CTRL: NOCYCCNT Mask *\/$/;"	macro	line:813
DWT_CTRL_NOPRFCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Pos              24                                          \/*!< DWT CTRL: NOPRFCNT Position *\/$/;"	macro	line:815
DWT_CTRL_NOPRFCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            \/*!< DWT CTRL: NOPRFCNT Mask *\/$/;"	macro	line:816
DWT_CTRL_CYCEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Pos             22                                          \/*!< DWT CTRL: CYCEVTENA Position *\/$/;"	macro	line:818
DWT_CTRL_CYCEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           \/*!< DWT CTRL: CYCEVTENA Mask *\/$/;"	macro	line:819
DWT_CTRL_FOLDEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Pos            21                                          \/*!< DWT CTRL: FOLDEVTENA Position *\/$/;"	macro	line:821
DWT_CTRL_FOLDEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          \/*!< DWT CTRL: FOLDEVTENA Mask *\/$/;"	macro	line:822
DWT_CTRL_LSUEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Pos             20                                          \/*!< DWT CTRL: LSUEVTENA Position *\/$/;"	macro	line:824
DWT_CTRL_LSUEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           \/*!< DWT CTRL: LSUEVTENA Mask *\/$/;"	macro	line:825
DWT_CTRL_SLEEPEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          \/*!< DWT CTRL: SLEEPEVTENA Position *\/$/;"	macro	line:827
DWT_CTRL_SLEEPEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         \/*!< DWT CTRL: SLEEPEVTENA Mask *\/$/;"	macro	line:828
DWT_CTRL_EXCEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Pos             18                                          \/*!< DWT CTRL: EXCEVTENA Position *\/$/;"	macro	line:830
DWT_CTRL_EXCEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           \/*!< DWT CTRL: EXCEVTENA Mask *\/$/;"	macro	line:831
DWT_CTRL_CPIEVTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Pos             17                                          \/*!< DWT CTRL: CPIEVTENA Position *\/$/;"	macro	line:833
DWT_CTRL_CPIEVTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           \/*!< DWT CTRL: CPIEVTENA Mask *\/$/;"	macro	line:834
DWT_CTRL_EXCTRCENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Pos             16                                          \/*!< DWT CTRL: EXCTRCENA Position *\/$/;"	macro	line:836
DWT_CTRL_EXCTRCENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           \/*!< DWT CTRL: EXCTRCENA Mask *\/$/;"	macro	line:837
DWT_CTRL_PCSAMPLENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Pos            12                                          \/*!< DWT CTRL: PCSAMPLENA Position *\/$/;"	macro	line:839
DWT_CTRL_PCSAMPLENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          \/*!< DWT CTRL: PCSAMPLENA Mask *\/$/;"	macro	line:840
DWT_CTRL_SYNCTAP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Pos               10                                          \/*!< DWT CTRL: SYNCTAP Position *\/$/;"	macro	line:842
DWT_CTRL_SYNCTAP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             \/*!< DWT CTRL: SYNCTAP Mask *\/$/;"	macro	line:843
DWT_CTRL_CYCTAP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCTAP_Pos                 9                                          \/*!< DWT CTRL: CYCTAP Position *\/$/;"	macro	line:845
DWT_CTRL_CYCTAP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              \/*!< DWT CTRL: CYCTAP Mask *\/$/;"	macro	line:846
DWT_CTRL_POSTINIT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_POSTINIT_Pos               5                                          \/*!< DWT CTRL: POSTINIT Position *\/$/;"	macro	line:848
DWT_CTRL_POSTINIT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            \/*!< DWT CTRL: POSTINIT Mask *\/$/;"	macro	line:849
DWT_CTRL_POSTPRESET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Pos             1                                          \/*!< DWT CTRL: POSTPRESET Position *\/$/;"	macro	line:851
DWT_CTRL_POSTPRESET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          \/*!< DWT CTRL: POSTPRESET Mask *\/$/;"	macro	line:852
DWT_CTRL_CYCCNTENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Pos              0                                          \/*!< DWT CTRL: CYCCNTENA Position *\/$/;"	macro	line:854
DWT_CTRL_CYCCNTENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           \/*!< DWT CTRL: CYCCNTENA Mask *\/$/;"	macro	line:855
DWT_CPICNT_CPICNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CPICNT_CPICNT_Pos               0                                          \/*!< DWT CPICNT: CPICNT Position *\/$/;"	macro	line:858
DWT_CPICNT_CPICNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           \/*!< DWT CPICNT: CPICNT Mask *\/$/;"	macro	line:859
DWT_EXCCNT_EXCCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Pos               0                                          \/*!< DWT EXCCNT: EXCCNT Position *\/$/;"	macro	line:862
DWT_EXCCNT_EXCCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           \/*!< DWT EXCCNT: EXCCNT Mask *\/$/;"	macro	line:863
DWT_SLEEPCNT_SLEEPCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          \/*!< DWT SLEEPCNT: SLEEPCNT Position *\/$/;"	macro	line:866
DWT_SLEEPCNT_SLEEPCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       \/*!< DWT SLEEPCNT: SLEEPCNT Mask *\/$/;"	macro	line:867
DWT_LSUCNT_LSUCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Pos               0                                          \/*!< DWT LSUCNT: LSUCNT Position *\/$/;"	macro	line:870
DWT_LSUCNT_LSUCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           \/*!< DWT LSUCNT: LSUCNT Mask *\/$/;"	macro	line:871
DWT_FOLDCNT_FOLDCNT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          \/*!< DWT FOLDCNT: FOLDCNT Position *\/$/;"	macro	line:874
DWT_FOLDCNT_FOLDCNT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         \/*!< DWT FOLDCNT: FOLDCNT Mask *\/$/;"	macro	line:875
DWT_MASK_MASK_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_MASK_MASK_Pos                   0                                          \/*!< DWT MASK: MASK Position *\/$/;"	macro	line:878
DWT_MASK_MASK_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               \/*!< DWT MASK: MASK Mask *\/$/;"	macro	line:879
DWT_FUNCTION_MATCHED_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Pos           24                                          \/*!< DWT FUNCTION: MATCHED Position *\/$/;"	macro	line:882
DWT_FUNCTION_MATCHED_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         \/*!< DWT FUNCTION: MATCHED Mask *\/$/;"	macro	line:883
DWT_FUNCTION_DATAVADDR1_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          \/*!< DWT FUNCTION: DATAVADDR1 Position *\/$/;"	macro	line:885
DWT_FUNCTION_DATAVADDR1_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      \/*!< DWT FUNCTION: DATAVADDR1 Mask *\/$/;"	macro	line:886
DWT_FUNCTION_DATAVADDR0_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          \/*!< DWT FUNCTION: DATAVADDR0 Position *\/$/;"	macro	line:888
DWT_FUNCTION_DATAVADDR0_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      \/*!< DWT FUNCTION: DATAVADDR0 Mask *\/$/;"	macro	line:889
DWT_FUNCTION_DATAVSIZE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          \/*!< DWT FUNCTION: DATAVSIZE Position *\/$/;"	macro	line:891
DWT_FUNCTION_DATAVSIZE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       \/*!< DWT FUNCTION: DATAVSIZE Mask *\/$/;"	macro	line:892
DWT_FUNCTION_LNK1ENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Pos            9                                          \/*!< DWT FUNCTION: LNK1ENA Position *\/$/;"	macro	line:894
DWT_FUNCTION_LNK1ENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         \/*!< DWT FUNCTION: LNK1ENA Mask *\/$/;"	macro	line:895
DWT_FUNCTION_DATAVMATCH_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          \/*!< DWT FUNCTION: DATAVMATCH Position *\/$/;"	macro	line:897
DWT_FUNCTION_DATAVMATCH_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      \/*!< DWT FUNCTION: DATAVMATCH Mask *\/$/;"	macro	line:898
DWT_FUNCTION_CYCMATCH_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Pos           7                                          \/*!< DWT FUNCTION: CYCMATCH Position *\/$/;"	macro	line:900
DWT_FUNCTION_CYCMATCH_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        \/*!< DWT FUNCTION: CYCMATCH Mask *\/$/;"	macro	line:901
DWT_FUNCTION_EMITRANGE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Pos          5                                          \/*!< DWT FUNCTION: EMITRANGE Position *\/$/;"	macro	line:903
DWT_FUNCTION_EMITRANGE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       \/*!< DWT FUNCTION: EMITRANGE Mask *\/$/;"	macro	line:904
DWT_FUNCTION_FUNCTION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Pos           0                                          \/*!< DWT FUNCTION: FUNCTION Position *\/$/;"	macro	line:906
DWT_FUNCTION_FUNCTION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        \/*!< DWT FUNCTION: FUNCTION Mask *\/$/;"	macro	line:907
SSPSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	member	line:922	struct:__anon93	access:public
CSPSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	member	line:923	struct:__anon93	access:public
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	member	line:924	struct:__anon93	access:public
ACPR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	member	line:925	struct:__anon93	access:public
RESERVED1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	member	line:926	struct:__anon93	access:public
SPPR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	member	line:927	struct:__anon93	access:public
RESERVED2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	member	line:928	struct:__anon93	access:public
FFSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	member	line:929	struct:__anon93	access:public
FFCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	member	line:930	struct:__anon93	access:public
FSCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	member	line:931	struct:__anon93	access:public
RESERVED3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	member	line:932	struct:__anon93	access:public
TRIGGER	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	member	line:933	struct:__anon93	access:public
FIFO0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	member	line:934	struct:__anon93	access:public
ITATBCTR2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	member	line:935	struct:__anon93	access:public
RESERVED4	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	member	line:936	struct:__anon93	access:public
ITATBCTR0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	member	line:937	struct:__anon93	access:public
FIFO1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	member	line:938	struct:__anon93	access:public
ITCTRL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	member	line:939	struct:__anon93	access:public
RESERVED5	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	member	line:940	struct:__anon93	access:public
CLAIMSET	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	member	line:941	struct:__anon93	access:public
CLAIMCLR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	member	line:942	struct:__anon93	access:public
RESERVED7	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	member	line:943	struct:__anon93	access:public
DEVID	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	member	line:944	struct:__anon93	access:public
DEVTYPE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	member	line:945	struct:__anon93	access:public
TPI_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/   __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/        uint32_t RESERVED0[2];   __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/        uint32_t RESERVED1[55];   __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/        uint32_t RESERVED2[131];   __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/   __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/   __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/        uint32_t RESERVED3[759];   __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/   __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/   __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/        uint32_t RESERVED4[1];   __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/   __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/   __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/        uint32_t RESERVED5[39];   __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/   __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/        uint32_t RESERVED7[8];   __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/   __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/ } TPI_Type; $/;"	typedef	line:946	typeref:struct:__anon93
TPI_ACPR_PRESCALER_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ACPR_PRESCALER_Pos              0                                          \/*!< TPI ACPR: PRESCALER Position *\/$/;"	macro	line:949
TPI_ACPR_PRESCALER_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        \/*!< TPI ACPR: PRESCALER Mask *\/$/;"	macro	line:950
TPI_SPPR_TXMODE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_SPPR_TXMODE_Pos                 0                                          \/*!< TPI SPPR: TXMODE Position *\/$/;"	macro	line:953
TPI_SPPR_TXMODE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              \/*!< TPI SPPR: TXMODE Mask *\/$/;"	macro	line:954
TPI_FFSR_FtNonStop_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FtNonStop_Pos              3                                          \/*!< TPI FFSR: FtNonStop Position *\/$/;"	macro	line:957
TPI_FFSR_FtNonStop_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           \/*!< TPI FFSR: FtNonStop Mask *\/$/;"	macro	line:958
TPI_FFSR_TCPresent_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_TCPresent_Pos              2                                          \/*!< TPI FFSR: TCPresent Position *\/$/;"	macro	line:960
TPI_FFSR_TCPresent_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           \/*!< TPI FFSR: TCPresent Mask *\/$/;"	macro	line:961
TPI_FFSR_FtStopped_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FtStopped_Pos              1                                          \/*!< TPI FFSR: FtStopped Position *\/$/;"	macro	line:963
TPI_FFSR_FtStopped_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           \/*!< TPI FFSR: FtStopped Mask *\/$/;"	macro	line:964
TPI_FFSR_FlInProg_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FlInProg_Pos               0                                          \/*!< TPI FFSR: FlInProg Position *\/$/;"	macro	line:966
TPI_FFSR_FlInProg_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            \/*!< TPI FFSR: FlInProg Mask *\/$/;"	macro	line:967
TPI_FFCR_TrigIn_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFCR_TrigIn_Pos                 8                                          \/*!< TPI FFCR: TrigIn Position *\/$/;"	macro	line:970
TPI_FFCR_TrigIn_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              \/*!< TPI FFCR: TrigIn Mask *\/$/;"	macro	line:971
TPI_FFCR_EnFCont_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFCR_EnFCont_Pos                1                                          \/*!< TPI FFCR: EnFCont Position *\/$/;"	macro	line:973
TPI_FFCR_EnFCont_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             \/*!< TPI FFCR: EnFCont Mask *\/$/;"	macro	line:974
TPI_TRIGGER_TRIGGER_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Pos             0                                          \/*!< TPI TRIGGER: TRIGGER Position *\/$/;"	macro	line:977
TPI_TRIGGER_TRIGGER_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          \/*!< TPI TRIGGER: TRIGGER Mask *\/$/;"	macro	line:978
TPI_FIFO0_ITM_ATVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          \/*!< TPI FIFO0: ITM_ATVALID Position *\/$/;"	macro	line:981
TPI_FIFO0_ITM_ATVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        \/*!< TPI FIFO0: ITM_ATVALID Mask *\/$/;"	macro	line:982
TPI_FIFO0_ITM_bytecount_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Pos        27                                          \/*!< TPI FIFO0: ITM_bytecount Position *\/$/;"	macro	line:984
TPI_FIFO0_ITM_bytecount_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      \/*!< TPI FIFO0: ITM_bytecount Mask *\/$/;"	macro	line:985
TPI_FIFO0_ETM_ATVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          \/*!< TPI FIFO0: ETM_ATVALID Position *\/$/;"	macro	line:987
TPI_FIFO0_ETM_ATVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        \/*!< TPI FIFO0: ETM_ATVALID Mask *\/$/;"	macro	line:988
TPI_FIFO0_ETM_bytecount_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Pos        24                                          \/*!< TPI FIFO0: ETM_bytecount Position *\/$/;"	macro	line:990
TPI_FIFO0_ETM_bytecount_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      \/*!< TPI FIFO0: ETM_bytecount Mask *\/$/;"	macro	line:991
TPI_FIFO0_ETM2_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM2_Pos                 16                                          \/*!< TPI FIFO0: ETM2 Position *\/$/;"	macro	line:993
TPI_FIFO0_ETM2_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              \/*!< TPI FIFO0: ETM2 Mask *\/$/;"	macro	line:994
TPI_FIFO0_ETM1_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM1_Pos                  8                                          \/*!< TPI FIFO0: ETM1 Position *\/$/;"	macro	line:996
TPI_FIFO0_ETM1_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              \/*!< TPI FIFO0: ETM1 Mask *\/$/;"	macro	line:997
TPI_FIFO0_ETM0_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM0_Pos                  0                                          \/*!< TPI FIFO0: ETM0 Position *\/$/;"	macro	line:999
TPI_FIFO0_ETM0_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              \/*!< TPI FIFO0: ETM0 Mask *\/$/;"	macro	line:1000
TPI_ITATBCTR2_ATREADY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY_Pos           0                                          \/*!< TPI ITATBCTR2: ATREADY Position *\/$/;"	macro	line:1003
TPI_ITATBCTR2_ATREADY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        \/*!< TPI ITATBCTR2: ATREADY Mask *\/$/;"	macro	line:1004
TPI_FIFO1_ITM_ATVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          \/*!< TPI FIFO1: ITM_ATVALID Position *\/$/;"	macro	line:1007
TPI_FIFO1_ITM_ATVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        \/*!< TPI FIFO1: ITM_ATVALID Mask *\/$/;"	macro	line:1008
TPI_FIFO1_ITM_bytecount_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Pos        27                                          \/*!< TPI FIFO1: ITM_bytecount Position *\/$/;"	macro	line:1010
TPI_FIFO1_ITM_bytecount_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      \/*!< TPI FIFO1: ITM_bytecount Mask *\/$/;"	macro	line:1011
TPI_FIFO1_ETM_ATVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          \/*!< TPI FIFO1: ETM_ATVALID Position *\/$/;"	macro	line:1013
TPI_FIFO1_ETM_ATVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        \/*!< TPI FIFO1: ETM_ATVALID Mask *\/$/;"	macro	line:1014
TPI_FIFO1_ETM_bytecount_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Pos        24                                          \/*!< TPI FIFO1: ETM_bytecount Position *\/$/;"	macro	line:1016
TPI_FIFO1_ETM_bytecount_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      \/*!< TPI FIFO1: ETM_bytecount Mask *\/$/;"	macro	line:1017
TPI_FIFO1_ITM2_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM2_Pos                 16                                          \/*!< TPI FIFO1: ITM2 Position *\/$/;"	macro	line:1019
TPI_FIFO1_ITM2_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              \/*!< TPI FIFO1: ITM2 Mask *\/$/;"	macro	line:1020
TPI_FIFO1_ITM1_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM1_Pos                  8                                          \/*!< TPI FIFO1: ITM1 Position *\/$/;"	macro	line:1022
TPI_FIFO1_ITM1_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              \/*!< TPI FIFO1: ITM1 Mask *\/$/;"	macro	line:1023
TPI_FIFO1_ITM0_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM0_Pos                  0                                          \/*!< TPI FIFO1: ITM0 Position *\/$/;"	macro	line:1025
TPI_FIFO1_ITM0_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              \/*!< TPI FIFO1: ITM0 Mask *\/$/;"	macro	line:1026
TPI_ITATBCTR0_ATREADY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY_Pos           0                                          \/*!< TPI ITATBCTR0: ATREADY Position *\/$/;"	macro	line:1029
TPI_ITATBCTR0_ATREADY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        \/*!< TPI ITATBCTR0: ATREADY Mask *\/$/;"	macro	line:1030
TPI_ITCTRL_Mode_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITCTRL_Mode_Pos                 0                                          \/*!< TPI ITCTRL: Mode Position *\/$/;"	macro	line:1033
TPI_ITCTRL_Mode_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              \/*!< TPI ITCTRL: Mode Mask *\/$/;"	macro	line:1034
TPI_DEVID_NRZVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_NRZVALID_Pos             11                                          \/*!< TPI DEVID: NRZVALID Position *\/$/;"	macro	line:1037
TPI_DEVID_NRZVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           \/*!< TPI DEVID: NRZVALID Mask *\/$/;"	macro	line:1038
TPI_DEVID_MANCVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_MANCVALID_Pos            10                                          \/*!< TPI DEVID: MANCVALID Position *\/$/;"	macro	line:1040
TPI_DEVID_MANCVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          \/*!< TPI DEVID: MANCVALID Mask *\/$/;"	macro	line:1041
TPI_DEVID_PTINVALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_PTINVALID_Pos             9                                          \/*!< TPI DEVID: PTINVALID Position *\/$/;"	macro	line:1043
TPI_DEVID_PTINVALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          \/*!< TPI DEVID: PTINVALID Mask *\/$/;"	macro	line:1044
TPI_DEVID_MinBufSz_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_MinBufSz_Pos              6                                          \/*!< TPI DEVID: MinBufSz Position *\/$/;"	macro	line:1046
TPI_DEVID_MinBufSz_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           \/*!< TPI DEVID: MinBufSz Mask *\/$/;"	macro	line:1047
TPI_DEVID_AsynClkIn_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Pos             5                                          \/*!< TPI DEVID: AsynClkIn Position *\/$/;"	macro	line:1049
TPI_DEVID_AsynClkIn_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          \/*!< TPI DEVID: AsynClkIn Mask *\/$/;"	macro	line:1050
TPI_DEVID_NrTraceInput_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Pos          0                                          \/*!< TPI DEVID: NrTraceInput Position *\/$/;"	macro	line:1052
TPI_DEVID_NrTraceInput_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      \/*!< TPI DEVID: NrTraceInput Mask *\/$/;"	macro	line:1053
TPI_DEVTYPE_SubType_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVTYPE_SubType_Pos             0                                          \/*!< TPI DEVTYPE: SubType Position *\/$/;"	macro	line:1056
TPI_DEVTYPE_SubType_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          \/*!< TPI DEVTYPE: SubType Mask *\/$/;"	macro	line:1057
TPI_DEVTYPE_MajorType_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Pos           4                                          \/*!< TPI DEVTYPE: MajorType Position *\/$/;"	macro	line:1059
TPI_DEVTYPE_MajorType_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        \/*!< TPI DEVTYPE: MajorType Mask *\/$/;"	macro	line:1060
TYPE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	member	line:1076	struct:__anon94	access:public
CTRL	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	member	line:1077	struct:__anon94	access:public
RNR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	member	line:1078	struct:__anon94	access:public
RBAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	member	line:1079	struct:__anon94	access:public
RASR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	member	line:1080	struct:__anon94	access:public
RBAR_A1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	member	line:1081	struct:__anon94	access:public
RASR_A1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	member	line:1082	struct:__anon94	access:public
RBAR_A2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	member	line:1083	struct:__anon94	access:public
RASR_A2	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	member	line:1084	struct:__anon94	access:public
RBAR_A3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	member	line:1085	struct:__anon94	access:public
RASR_A3	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	member	line:1086	struct:__anon94	access:public
MPU_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/   __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/   __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/   __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/   __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/   __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/   __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/   __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/   __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/   __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/   __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/ } MPU_Type; $/;"	typedef	line:1087	typeref:struct:__anon94
MPU_TYPE_IREGION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_IREGION_Pos               16                                             \/*!< MPU TYPE: IREGION Position *\/$/;"	macro	line:1090
MPU_TYPE_IREGION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               \/*!< MPU TYPE: IREGION Mask *\/$/;"	macro	line:1091
MPU_TYPE_DREGION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_DREGION_Pos                8                                             \/*!< MPU TYPE: DREGION Position *\/$/;"	macro	line:1093
MPU_TYPE_DREGION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               \/*!< MPU TYPE: DREGION Mask *\/$/;"	macro	line:1094
MPU_TYPE_SEPARATE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_SEPARATE_Pos               0                                             \/*!< MPU TYPE: SEPARATE Position *\/$/;"	macro	line:1096
MPU_TYPE_SEPARATE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 \/*!< MPU TYPE: SEPARATE Mask *\/$/;"	macro	line:1097
MPU_CTRL_PRIVDEFENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Pos             2                                             \/*!< MPU CTRL: PRIVDEFENA Position *\/$/;"	macro	line:1100
MPU_CTRL_PRIVDEFENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               \/*!< MPU CTRL: PRIVDEFENA Mask *\/$/;"	macro	line:1101
MPU_CTRL_HFNMIENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Pos               1                                             \/*!< MPU CTRL: HFNMIENA Position *\/$/;"	macro	line:1103
MPU_CTRL_HFNMIENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 \/*!< MPU CTRL: HFNMIENA Mask *\/$/;"	macro	line:1104
MPU_CTRL_ENABLE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_ENABLE_Pos                 0                                             \/*!< MPU CTRL: ENABLE Position *\/$/;"	macro	line:1106
MPU_CTRL_ENABLE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   \/*!< MPU CTRL: ENABLE Mask *\/$/;"	macro	line:1107
MPU_RNR_REGION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RNR_REGION_Pos                  0                                             \/*!< MPU RNR: REGION Position *\/$/;"	macro	line:1110
MPU_RNR_REGION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 \/*!< MPU RNR: REGION Mask *\/$/;"	macro	line:1111
MPU_RBAR_ADDR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_ADDR_Pos                   5                                             \/*!< MPU RBAR: ADDR Position *\/$/;"	macro	line:1114
MPU_RBAR_ADDR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             \/*!< MPU RBAR: ADDR Mask *\/$/;"	macro	line:1115
MPU_RBAR_VALID_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_VALID_Pos                  4                                             \/*!< MPU RBAR: VALID Position *\/$/;"	macro	line:1117
MPU_RBAR_VALID_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    \/*!< MPU RBAR: VALID Mask *\/$/;"	macro	line:1118
MPU_RBAR_REGION_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_REGION_Pos                 0                                             \/*!< MPU RBAR: REGION Position *\/$/;"	macro	line:1120
MPU_RBAR_REGION_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 \/*!< MPU RBAR: REGION Mask *\/$/;"	macro	line:1121
MPU_RASR_ATTRS_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_ATTRS_Pos                 16                                             \/*!< MPU RASR: MPU Region Attribute field Position *\/$/;"	macro	line:1124
MPU_RASR_ATTRS_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               \/*!< MPU RASR: MPU Region Attribute field Mask *\/$/;"	macro	line:1125
MPU_RASR_XN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_XN_Pos                    28                                             \/*!< MPU RASR: ATTRS.XN Position *\/$/;"	macro	line:1127
MPU_RASR_XN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       \/*!< MPU RASR: ATTRS.XN Mask *\/$/;"	macro	line:1128
MPU_RASR_AP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_AP_Pos                    24                                             \/*!< MPU RASR: ATTRS.AP Position *\/$/;"	macro	line:1130
MPU_RASR_AP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     \/*!< MPU RASR: ATTRS.AP Mask *\/$/;"	macro	line:1131
MPU_RASR_TEX_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_TEX_Pos                   19                                             \/*!< MPU RASR: ATTRS.TEX Position *\/$/;"	macro	line:1133
MPU_RASR_TEX_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    \/*!< MPU RASR: ATTRS.TEX Mask *\/$/;"	macro	line:1134
MPU_RASR_S_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_S_Pos                     18                                             \/*!< MPU RASR: ATTRS.S Position *\/$/;"	macro	line:1136
MPU_RASR_S_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        \/*!< MPU RASR: ATTRS.S Mask *\/$/;"	macro	line:1137
MPU_RASR_C_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_C_Pos                     17                                             \/*!< MPU RASR: ATTRS.C Position *\/$/;"	macro	line:1139
MPU_RASR_C_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        \/*!< MPU RASR: ATTRS.C Mask *\/$/;"	macro	line:1140
MPU_RASR_B_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_B_Pos                     16                                             \/*!< MPU RASR: ATTRS.B Position *\/$/;"	macro	line:1142
MPU_RASR_B_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        \/*!< MPU RASR: ATTRS.B Mask *\/$/;"	macro	line:1143
MPU_RASR_SRD_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_SRD_Pos                    8                                             \/*!< MPU RASR: Sub-Region Disable Position *\/$/;"	macro	line:1145
MPU_RASR_SRD_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   \/*!< MPU RASR: Sub-Region Disable Mask *\/$/;"	macro	line:1146
MPU_RASR_SIZE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_SIZE_Pos                   1                                             \/*!< MPU RASR: Region Size Field Position *\/$/;"	macro	line:1148
MPU_RASR_SIZE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  \/*!< MPU RASR: Region Size Field Mask *\/$/;"	macro	line:1149
MPU_RASR_ENABLE_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_ENABLE_Pos                 0                                             \/*!< MPU RASR: Region enable bit Position *\/$/;"	macro	line:1151
MPU_RASR_ENABLE_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   \/*!< MPU RASR: Region enable bit Disable Mask *\/$/;"	macro	line:1152
RESERVED0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	member	line:1169	struct:__anon95	access:public
FPCCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	member	line:1170	struct:__anon95	access:public
FPCAR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	member	line:1171	struct:__anon95	access:public
FPDSCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	member	line:1172	struct:__anon95	access:public
MVFR0	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	member	line:1173	struct:__anon95	access:public
MVFR1	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	member	line:1174	struct:__anon95	access:public
FPU_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {        uint32_t RESERVED0[1];   __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/   __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/   __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/   __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/   __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/ } FPU_Type; $/;"	typedef	line:1175	typeref:struct:__anon95
FPU_FPCCR_ASPEN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_ASPEN_Pos                31                                             \/*!< FPCCR: ASPEN bit Position *\/$/;"	macro	line:1178
FPU_FPCCR_ASPEN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   \/*!< FPCCR: ASPEN bit Mask *\/$/;"	macro	line:1179
FPU_FPCCR_LSPEN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_LSPEN_Pos                30                                             \/*!< FPCCR: LSPEN Position *\/$/;"	macro	line:1181
FPU_FPCCR_LSPEN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   \/*!< FPCCR: LSPEN bit Mask *\/$/;"	macro	line:1182
FPU_FPCCR_MONRDY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_MONRDY_Pos                8                                             \/*!< FPCCR: MONRDY Position *\/$/;"	macro	line:1184
FPU_FPCCR_MONRDY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  \/*!< FPCCR: MONRDY bit Mask *\/$/;"	macro	line:1185
FPU_FPCCR_BFRDY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_BFRDY_Pos                 6                                             \/*!< FPCCR: BFRDY Position *\/$/;"	macro	line:1187
FPU_FPCCR_BFRDY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   \/*!< FPCCR: BFRDY bit Mask *\/$/;"	macro	line:1188
FPU_FPCCR_MMRDY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_MMRDY_Pos                 5                                             \/*!< FPCCR: MMRDY Position *\/$/;"	macro	line:1190
FPU_FPCCR_MMRDY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   \/*!< FPCCR: MMRDY bit Mask *\/$/;"	macro	line:1191
FPU_FPCCR_HFRDY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_HFRDY_Pos                 4                                             \/*!< FPCCR: HFRDY Position *\/$/;"	macro	line:1193
FPU_FPCCR_HFRDY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   \/*!< FPCCR: HFRDY bit Mask *\/$/;"	macro	line:1194
FPU_FPCCR_THREAD_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_THREAD_Pos                3                                             \/*!< FPCCR: processor mode bit Position *\/$/;"	macro	line:1196
FPU_FPCCR_THREAD_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  \/*!< FPCCR: processor mode active bit Mask *\/$/;"	macro	line:1197
FPU_FPCCR_USER_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_USER_Pos                  1                                             \/*!< FPCCR: privilege level bit Position *\/$/;"	macro	line:1199
FPU_FPCCR_USER_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    \/*!< FPCCR: privilege level bit Mask *\/$/;"	macro	line:1200
FPU_FPCCR_LSPACT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_LSPACT_Pos                0                                             \/*!< FPCCR: Lazy state preservation active bit Position *\/$/;"	macro	line:1202
FPU_FPCCR_LSPACT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  \/*!< FPCCR: Lazy state preservation active bit Mask *\/$/;"	macro	line:1203
FPU_FPCAR_ADDRESS_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Pos               3                                             \/*!< FPCAR: ADDRESS bit Position *\/$/;"	macro	line:1206
FPU_FPCAR_ADDRESS_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        \/*!< FPCAR: ADDRESS bit Mask *\/$/;"	macro	line:1207
FPU_FPDSCR_AHP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_AHP_Pos                 26                                             \/*!< FPDSCR: AHP bit Position *\/$/;"	macro	line:1210
FPU_FPDSCR_AHP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    \/*!< FPDSCR: AHP bit Mask *\/$/;"	macro	line:1211
FPU_FPDSCR_DN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_DN_Pos                  25                                             \/*!< FPDSCR: DN bit Position *\/$/;"	macro	line:1213
FPU_FPDSCR_DN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     \/*!< FPDSCR: DN bit Mask *\/$/;"	macro	line:1214
FPU_FPDSCR_FZ_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_FZ_Pos                  24                                             \/*!< FPDSCR: FZ bit Position *\/$/;"	macro	line:1216
FPU_FPDSCR_FZ_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     \/*!< FPDSCR: FZ bit Mask *\/$/;"	macro	line:1217
FPU_FPDSCR_RMode_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_RMode_Pos               22                                             \/*!< FPDSCR: RMode bit Position *\/$/;"	macro	line:1219
FPU_FPDSCR_RMode_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  \/*!< FPDSCR: RMode bit Mask *\/$/;"	macro	line:1220
FPU_MVFR0_FP_rounding_modes_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             \/*!< MVFR0: FP rounding modes bits Position *\/$/;"	macro	line:1223
FPU_MVFR0_FP_rounding_modes_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     \/*!< MVFR0: FP rounding modes bits Mask *\/$/;"	macro	line:1224
FPU_MVFR0_Short_vectors_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Pos        24                                             \/*!< MVFR0: Short vectors bits Position *\/$/;"	macro	line:1226
FPU_MVFR0_Short_vectors_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         \/*!< MVFR0: Short vectors bits Mask *\/$/;"	macro	line:1227
FPU_MVFR0_Square_root_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Square_root_Pos          20                                             \/*!< MVFR0: Square root bits Position *\/$/;"	macro	line:1229
FPU_MVFR0_Square_root_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           \/*!< MVFR0: Square root bits Mask *\/$/;"	macro	line:1230
FPU_MVFR0_Divide_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Divide_Pos               16                                             \/*!< MVFR0: Divide bits Position *\/$/;"	macro	line:1232
FPU_MVFR0_Divide_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                \/*!< MVFR0: Divide bits Mask *\/$/;"	macro	line:1233
FPU_MVFR0_FP_excep_trapping_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             \/*!< MVFR0: FP exception trapping bits Position *\/$/;"	macro	line:1235
FPU_MVFR0_FP_excep_trapping_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     \/*!< MVFR0: FP exception trapping bits Mask *\/$/;"	macro	line:1236
FPU_MVFR0_Double_precision_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Double_precision_Pos      8                                             \/*!< MVFR0: Double-precision bits Position *\/$/;"	macro	line:1238
FPU_MVFR0_Double_precision_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      \/*!< MVFR0: Double-precision bits Mask *\/$/;"	macro	line:1239
FPU_MVFR0_Single_precision_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Single_precision_Pos      4                                             \/*!< MVFR0: Single-precision bits Position *\/$/;"	macro	line:1241
FPU_MVFR0_Single_precision_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      \/*!< MVFR0: Single-precision bits Mask *\/$/;"	macro	line:1242
FPU_MVFR0_A_SIMD_registers_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             \/*!< MVFR0: A_SIMD registers bits Position *\/$/;"	macro	line:1244
FPU_MVFR0_A_SIMD_registers_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      \/*!< MVFR0: A_SIMD registers bits Mask *\/$/;"	macro	line:1245
FPU_MVFR1_FP_fused_MAC_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             \/*!< MVFR1: FP fused MAC bits Position *\/$/;"	macro	line:1248
FPU_MVFR1_FP_fused_MAC_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          \/*!< MVFR1: FP fused MAC bits Mask *\/$/;"	macro	line:1249
FPU_MVFR1_FP_HPFP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Pos              24                                             \/*!< MVFR1: FP HPFP bits Position *\/$/;"	macro	line:1251
FPU_MVFR1_FP_HPFP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               \/*!< MVFR1: FP HPFP bits Mask *\/$/;"	macro	line:1252
FPU_MVFR1_D_NaN_mode_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Pos            4                                             \/*!< MVFR1: D_NaN mode bits Position *\/$/;"	macro	line:1254
FPU_MVFR1_D_NaN_mode_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            \/*!< MVFR1: D_NaN mode bits Mask *\/$/;"	macro	line:1255
FPU_MVFR1_FtZ_mode_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Pos              0                                             \/*!< MVFR1: FtZ mode bits Position *\/$/;"	macro	line:1257
FPU_MVFR1_FtZ_mode_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              \/*!< MVFR1: FtZ mode bits Mask *\/$/;"	macro	line:1258
DHCSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	member	line:1274	struct:__anon96	access:public
DCRSR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	member	line:1275	struct:__anon96	access:public
DCRDR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	member	line:1276	struct:__anon96	access:public
DEMCR	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	member	line:1277	struct:__anon96	access:public
CoreDebug_Type	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^typedef struct {   __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/   __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/   __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/   __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/ } CoreDebug_Type; $/;"	typedef	line:1278	typeref:struct:__anon96
CoreDebug_DHCSR_DBGKEY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             \/*!< CoreDebug DHCSR: DBGKEY Position *\/$/;"	macro	line:1281
CoreDebug_DHCSR_DBGKEY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       \/*!< CoreDebug DHCSR: DBGKEY Mask *\/$/;"	macro	line:1282
CoreDebug_DHCSR_S_RESET_ST_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             \/*!< CoreDebug DHCSR: S_RESET_ST Position *\/$/;"	macro	line:1284
CoreDebug_DHCSR_S_RESET_ST_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        \/*!< CoreDebug DHCSR: S_RESET_ST Mask *\/$/;"	macro	line:1285
CoreDebug_DHCSR_S_RETIRE_ST_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             \/*!< CoreDebug DHCSR: S_RETIRE_ST Position *\/$/;"	macro	line:1287
CoreDebug_DHCSR_S_RETIRE_ST_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       \/*!< CoreDebug DHCSR: S_RETIRE_ST Mask *\/$/;"	macro	line:1288
CoreDebug_DHCSR_S_LOCKUP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             \/*!< CoreDebug DHCSR: S_LOCKUP Position *\/$/;"	macro	line:1290
CoreDebug_DHCSR_S_LOCKUP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          \/*!< CoreDebug DHCSR: S_LOCKUP Mask *\/$/;"	macro	line:1291
CoreDebug_DHCSR_S_SLEEP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             \/*!< CoreDebug DHCSR: S_SLEEP Position *\/$/;"	macro	line:1293
CoreDebug_DHCSR_S_SLEEP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           \/*!< CoreDebug DHCSR: S_SLEEP Mask *\/$/;"	macro	line:1294
CoreDebug_DHCSR_S_HALT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Pos         17                                             \/*!< CoreDebug DHCSR: S_HALT Position *\/$/;"	macro	line:1296
CoreDebug_DHCSR_S_HALT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            \/*!< CoreDebug DHCSR: S_HALT Mask *\/$/;"	macro	line:1297
CoreDebug_DHCSR_S_REGRDY_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             \/*!< CoreDebug DHCSR: S_REGRDY Position *\/$/;"	macro	line:1299
CoreDebug_DHCSR_S_REGRDY_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          \/*!< CoreDebug DHCSR: S_REGRDY Mask *\/$/;"	macro	line:1300
CoreDebug_DHCSR_C_SNAPSTALL_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             \/*!< CoreDebug DHCSR: C_SNAPSTALL Position *\/$/;"	macro	line:1302
CoreDebug_DHCSR_C_SNAPSTALL_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       \/*!< CoreDebug DHCSR: C_SNAPSTALL Mask *\/$/;"	macro	line:1303
CoreDebug_DHCSR_C_MASKINTS_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             \/*!< CoreDebug DHCSR: C_MASKINTS Position *\/$/;"	macro	line:1305
CoreDebug_DHCSR_C_MASKINTS_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        \/*!< CoreDebug DHCSR: C_MASKINTS Mask *\/$/;"	macro	line:1306
CoreDebug_DHCSR_C_STEP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Pos          2                                             \/*!< CoreDebug DHCSR: C_STEP Position *\/$/;"	macro	line:1308
CoreDebug_DHCSR_C_STEP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            \/*!< CoreDebug DHCSR: C_STEP Mask *\/$/;"	macro	line:1309
CoreDebug_DHCSR_C_HALT_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Pos          1                                             \/*!< CoreDebug DHCSR: C_HALT Position *\/$/;"	macro	line:1311
CoreDebug_DHCSR_C_HALT_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            \/*!< CoreDebug DHCSR: C_HALT Mask *\/$/;"	macro	line:1312
CoreDebug_DHCSR_C_DEBUGEN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             \/*!< CoreDebug DHCSR: C_DEBUGEN Position *\/$/;"	macro	line:1314
CoreDebug_DHCSR_C_DEBUGEN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         \/*!< CoreDebug DHCSR: C_DEBUGEN Mask *\/$/;"	macro	line:1315
CoreDebug_DCRSR_REGWnR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Pos         16                                             \/*!< CoreDebug DCRSR: REGWnR Position *\/$/;"	macro	line:1318
CoreDebug_DCRSR_REGWnR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            \/*!< CoreDebug DCRSR: REGWnR Mask *\/$/;"	macro	line:1319
CoreDebug_DCRSR_REGSEL_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Pos          0                                             \/*!< CoreDebug DCRSR: REGSEL Position *\/$/;"	macro	line:1321
CoreDebug_DCRSR_REGSEL_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         \/*!< CoreDebug DCRSR: REGSEL Mask *\/$/;"	macro	line:1322
CoreDebug_DEMCR_TRCENA_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Pos         24                                             \/*!< CoreDebug DEMCR: TRCENA Position *\/$/;"	macro	line:1325
CoreDebug_DEMCR_TRCENA_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            \/*!< CoreDebug DEMCR: TRCENA Mask *\/$/;"	macro	line:1326
CoreDebug_DEMCR_MON_REQ_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             \/*!< CoreDebug DEMCR: MON_REQ Position *\/$/;"	macro	line:1328
CoreDebug_DEMCR_MON_REQ_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           \/*!< CoreDebug DEMCR: MON_REQ Mask *\/$/;"	macro	line:1329
CoreDebug_DEMCR_MON_STEP_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             \/*!< CoreDebug DEMCR: MON_STEP Position *\/$/;"	macro	line:1331
CoreDebug_DEMCR_MON_STEP_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          \/*!< CoreDebug DEMCR: MON_STEP Mask *\/$/;"	macro	line:1332
CoreDebug_DEMCR_MON_PEND_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             \/*!< CoreDebug DEMCR: MON_PEND Position *\/$/;"	macro	line:1334
CoreDebug_DEMCR_MON_PEND_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          \/*!< CoreDebug DEMCR: MON_PEND Mask *\/$/;"	macro	line:1335
CoreDebug_DEMCR_MON_EN_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Pos         16                                             \/*!< CoreDebug DEMCR: MON_EN Position *\/$/;"	macro	line:1337
CoreDebug_DEMCR_MON_EN_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            \/*!< CoreDebug DEMCR: MON_EN Mask *\/$/;"	macro	line:1338
CoreDebug_DEMCR_VC_HARDERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             \/*!< CoreDebug DEMCR: VC_HARDERR Position *\/$/;"	macro	line:1340
CoreDebug_DEMCR_VC_HARDERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        \/*!< CoreDebug DEMCR: VC_HARDERR Mask *\/$/;"	macro	line:1341
CoreDebug_DEMCR_VC_INTERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             \/*!< CoreDebug DEMCR: VC_INTERR Position *\/$/;"	macro	line:1343
CoreDebug_DEMCR_VC_INTERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         \/*!< CoreDebug DEMCR: VC_INTERR Mask *\/$/;"	macro	line:1344
CoreDebug_DEMCR_VC_BUSERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             \/*!< CoreDebug DEMCR: VC_BUSERR Position *\/$/;"	macro	line:1346
CoreDebug_DEMCR_VC_BUSERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         \/*!< CoreDebug DEMCR: VC_BUSERR Mask *\/$/;"	macro	line:1347
CoreDebug_DEMCR_VC_STATERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             \/*!< CoreDebug DEMCR: VC_STATERR Position *\/$/;"	macro	line:1349
CoreDebug_DEMCR_VC_STATERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        \/*!< CoreDebug DEMCR: VC_STATERR Mask *\/$/;"	macro	line:1350
CoreDebug_DEMCR_VC_CHKERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             \/*!< CoreDebug DEMCR: VC_CHKERR Position *\/$/;"	macro	line:1352
CoreDebug_DEMCR_VC_CHKERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         \/*!< CoreDebug DEMCR: VC_CHKERR Mask *\/$/;"	macro	line:1353
CoreDebug_DEMCR_VC_NOCPERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             \/*!< CoreDebug DEMCR: VC_NOCPERR Position *\/$/;"	macro	line:1355
CoreDebug_DEMCR_VC_NOCPERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        \/*!< CoreDebug DEMCR: VC_NOCPERR Mask *\/$/;"	macro	line:1356
CoreDebug_DEMCR_VC_MMERR_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             \/*!< CoreDebug DEMCR: VC_MMERR Position *\/$/;"	macro	line:1358
CoreDebug_DEMCR_VC_MMERR_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          \/*!< CoreDebug DEMCR: VC_MMERR Mask *\/$/;"	macro	line:1359
CoreDebug_DEMCR_VC_CORERESET_Pos	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             \/*!< CoreDebug DEMCR: VC_CORERESET Position *\/$/;"	macro	line:1361
CoreDebug_DEMCR_VC_CORERESET_Msk	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      \/*!< CoreDebug DEMCR: VC_CORERESET Mask *\/$/;"	macro	line:1362
SCS_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCS_BASE            (0xE000E000UL)                            \/*!< System Control Space Base Address  *\/$/;"	macro	line:1374
ITM_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM_BASE            (0xE0000000UL)                            \/*!< ITM Base Address                   *\/$/;"	macro	line:1375
DWT_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT_BASE            (0xE0001000UL)                            \/*!< DWT Base Address                   *\/$/;"	macro	line:1376
TPI_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI_BASE            (0xE0040000UL)                            \/*!< TPI Base Address                   *\/$/;"	macro	line:1377
CoreDebug_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug_BASE      (0xE000EDF0UL)                            \/*!< Core Debug Base Address            *\/$/;"	macro	line:1378
SysTick_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    \/*!< SysTick Base Address               *\/$/;"	macro	line:1379
NVIC_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    \/*!< NVIC Base Address                  *\/$/;"	macro	line:1380
SCB_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    \/*!< System Control Block Base Address  *\/$/;"	macro	line:1381
SCnSCB	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   \/*!< System control Register not in SCB *\/$/;"	macro	line:1383
SCB	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SCB                 ((SCB_Type       *)     SCB_BASE      )   \/*!< SCB configuration struct           *\/$/;"	macro	line:1384
SysTick	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   \/*!< SysTick configuration struct       *\/$/;"	macro	line:1385
NVIC	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   \/*!< NVIC configuration struct          *\/$/;"	macro	line:1386
ITM	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define ITM                 ((ITM_Type       *)     ITM_BASE      )   \/*!< ITM configuration struct           *\/$/;"	macro	line:1387
DWT	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define DWT                 ((DWT_Type       *)     DWT_BASE      )   \/*!< DWT configuration struct           *\/$/;"	macro	line:1388
TPI	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define TPI                 ((TPI_Type       *)     TPI_BASE      )   \/*!< TPI configuration struct           *\/$/;"	macro	line:1389
CoreDebug	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   \/*!< Core Debug configuration struct    *\/$/;"	macro	line:1390
MPU_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    \/*!< Memory Protection Unit             *\/$/;"	macro	line:1393
MPU	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define MPU               ((MPU_Type       *)     MPU_BASE      )   \/*!< Memory Protection Unit             *\/$/;"	macro	line:1394
FPU_BASE	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    \/*!< Floating Point Unit                *\/$/;"	macro	line:1398
FPU	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^  #define FPU               ((FPU_Type       *)     FPU_BASE      )   \/*!< Floating Point Unit                *\/$/;"	macro	line:1399
NVIC_SetPriorityGrouping	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	function	line:1436	signature:(uint32_t PriorityGroup)	returns:__STATIC_INLINE void 
NVIC_GetPriorityGrouping	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	function	line:1456	signature:(void)	returns:__STATIC_INLINE uint32_t 
NVIC_EnableIRQ	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	function	line:1468	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE void 
NVIC_DisableIRQ	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	function	line:1481	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE void 
NVIC_GetPendingIRQ	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	function	line:1497	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE uint32_t 
NVIC_SetPendingIRQ	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	function	line:1509	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE void 
NVIC_ClearPendingIRQ	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	function	line:1521	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE void 
NVIC_GetActive	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	function	line:1536	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE uint32_t 
NVIC_SetPriority	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	function	line:1551	signature:(IRQn_Type IRQn, uint32_t priority)	returns:__STATIC_INLINE void 
NVIC_GetPriority	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	function	line:1571	signature:(IRQn_Type IRQn)	returns:__STATIC_INLINE uint32_t 
NVIC_EncodePriority	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	function	line:1593	signature:(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)	returns:__STATIC_INLINE uint32_t 
NVIC_DecodePriority	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	function	line:1621	signature:(uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)	returns:__STATIC_INLINE void 
NVIC_SystemReset	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	function	line:1639	signature:(void)	returns:__STATIC_INLINE void 
SysTick_Config	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	function	line:1678	signature:(uint32_t ticks)	returns:__STATIC_INLINE uint32_t 
ITM_RXBUFFER_EMPTY	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 \/*!< Value identifying \\ref ITM_RxBuffer is ready for next character. *\/$/;"	macro	line:1705
ITM_SendChar	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	function	line:1718	signature:(uint32_t ch)	returns:__STATIC_INLINE uint32_t 
ITM_ReceiveChar	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	function	line:1737	signature:(void)	returns:__STATIC_INLINE int32_t 
ITM_CheckChar	C:\Users\Kavineshver\Documents\TinyTimber\Part0_v1\RTS-Lab\device\inc\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	function	line:1756	signature:(void)	returns:__STATIC_INLINE int32_t 
