#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5641f4d72f00 .scope module, "CodeReceiver_tb" "CodeReceiver_tb" 2 5;
 .timescale -9 -9;
v0x5641f4d91890_0 .var "clock", 0 0;
v0x5641f4d91950_0 .var "io_input", 0 0;
v0x5641f4d91a20_0 .net "io_output", 7 0, v0x5641f4d91670_0;  1 drivers
v0x5641f4d91b20_0 .var "reset", 0 0;
S_0x5641f4d73080 .scope module, "uut" "CodeReceiver" 2 16, 3 1 0, S_0x5641f4d72f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "io_input"
    .port_info 3 /OUTPUT 8 "io_output"
v0x5641f4d38120_0 .net "clock", 0 0, v0x5641f4d91890_0;  1 drivers
v0x5641f4d911f0_0 .var "countReg", 2 0;
v0x5641f4d912d0_0 .var "dataFull", 0 0;
v0x5641f4d913a0_0 .var "dataReg", 7 0;
v0x5641f4d91480_0 .var "dataRegBuffer", 7 0;
v0x5641f4d915b0_0 .net "io_input", 0 0, v0x5641f4d91950_0;  1 drivers
v0x5641f4d91670_0 .var "io_output", 7 0;
v0x5641f4d91750_0 .net "reset", 0 0, v0x5641f4d91b20_0;  1 drivers
E_0x5641f4d6e1c0 .event posedge, v0x5641f4d38120_0;
    .scope S_0x5641f4d73080;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5641f4d911f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d913a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d91480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5641f4d73080;
T_1 ;
    %wait E_0x5641f4d6e1c0;
    %load/vec4 v0x5641f4d91750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5641f4d911f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d913a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d91480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5641f4d912d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5641f4d91480_0;
    %assign/vec4 v0x5641f4d91670_0, 0;
    %load/vec4 v0x5641f4d915b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d913a0_0, 0;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5641f4d911f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5641f4d911f0_0, 0;
    %load/vec4 v0x5641f4d911f0_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0x5641f4d913a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5641f4d913a0_0, 0;
    %load/vec4 v0x5641f4d915b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5641f4d913a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
    %load/vec4 v0x5641f4d91480_0;
    %assign/vec4 v0x5641f4d91670_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5641f4d911f0_0, 0;
    %load/vec4 v0x5641f4d913a0_0;
    %assign/vec4 v0x5641f4d91670_0, 0;
    %load/vec4 v0x5641f4d913a0_0;
    %assign/vec4 v0x5641f4d91480_0, 0;
    %load/vec4 v0x5641f4d915b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5641f4d913a0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5641f4d912d0_0, 0;
T_1.9 ;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5641f4d72f00;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5641f4d91890_0;
    %inv;
    %store/vec4 v0x5641f4d91890_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5641f4d72f00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91b20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641f4d91950_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5641f4d72f00;
T_4 ;
    %vpi_call 2 81 "$dumpfile", "CodeReceiver_tb.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5641f4d72f00 {0 0 0};
    %vpi_call 2 83 "$display", "Starting simulation..." {0 0 0};
    %vpi_call 2 84 "$monitor", "clock = %b, reset = %b, io_input = %b", v0x5641f4d91890_0, v0x5641f4d91b20_0, v0x5641f4d91950_0 {0 0 0};
    %vpi_call 2 85 "$monitor", "io_output = %b", v0x5641f4d91a20_0 {0 0 0};
    %vpi_call 2 86 "$display", "\000" {0 0 0};
    %vpi_call 2 87 "$display", "Simulation results:" {0 0 0};
    %vpi_call 2 88 "$display", "-------------------" {0 0 0};
    %vpi_call 2 89 "$display", "\000" {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 94 "$display", "\000" {0 0 0};
    %vpi_call 2 95 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 96 "$display", "Exiting simulation..." {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CodeReceiverTester.v";
    "./../../../main/verilog/empty/CodeReceiver.v";
