Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  9 16:08:04 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pwm_dcmotor_control_sets_placed.rpt
| Design       : pwm_dcmotor
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           15 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                 Enable Signal                |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                        | u_debounce_pushbutton/u_DFF3/w_clk4hz_enable |                                                   |                1 |              2 |         2.00 |
|  u_fnd_display/LED_BCD_reg[3]_i_2_n_0 |                                              |                                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        |                                              | u_pwm_duty_cycle_control/r_counter_PWM[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | u_debounce_pushbutton/u_PWM_DFF1/E[0]        |                                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        |                                              |                                                   |                8 |             23 |         2.88 |
|  clk_IBUF_BUFG                        |                                              | u_fnd_display/fnd_toggle_counter[0]_i_1_n_0       |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                        |                                              | u_debounce_pushbutton/clear                       |                7 |             28 |         4.00 |
+---------------------------------------+----------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


