DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i_0"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 220,0
)
(Instance
name "i_fifo"
duLibraryName "ip_axis"
duName "ip_axisfifo"
elements [
(GiElement
name "g_data_width"
type "positive range 1 to 64"
value "32"
)
(GiElement
name "g_addr_width"
type "positive range 1 to 16"
value "7"
)
(GiElement
name "g_buffer_size"
type "positive range 1 to 65536"
value "128"
)
(GiElement
name "g_pipeline"
type "positive range 1 to 1024"
value "64"
)
(GiElement
name "g_ram_style"
type "string"
value "\"block\""
e "\"block\", \"distributed\", \"registers\" or \"ultra\""
)
]
mwi 0
uid 2100,0
)
(Instance
name "i_encryp"
duLibraryName "module_fsi_aesofb"
duName "EncrypteurOFB"
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
e "-- SENER 5"
)
(GiElement
name "TEST_FORCE_IV"
type "BOOLEAN"
value "false"
)
(GiElement
name "TEST_IV"
type "STD_LOGIC_VECTOR(127 DOWNTO 0)"
value "(others => '0')"
)
(GiElement
name "TAILLE_FIFO_IN"
type "INTEGER"
value "4096"
e "-- 4096 / 8192 / 16384 / 32768 / 65536 / 131072"
)
(GiElement
name "FORCE_KEY_LEN"
type "BOOLEAN"
value "false"
pr "-- Forcing Key Length"
apr 0
)
(GiElement
name "KEY_LEN"
type "STD_LOGIC_VECTOR(1 DOWNTO 0)"
value "\"10\""
)
]
mwi 0
uid 2285,0
)
]
embeddedInstances [
(EmbeddedInstance
name "p_delay"
number "6"
)
]
libraryRefs [
"ieee"
"ip_axis"
"module_fsi_aesofb"
]
)
version "31.1"
appVersion "2017.1a (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp"
)
(vvPair
variable "d_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp"
)
(vvPair
variable "date"
value "29/05/2025"
)
(vvPair
variable "day"
value "ju."
)
(vvPair
variable "day_long"
value "jueves"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "fsi_core_encryp"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "graphical_source_author"
value "jose.sanchez"
)
(vvPair
variable "graphical_source_date"
value "29/05/2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "CPU-DYBSFB3"
)
(vvPair
variable "graphical_source_time"
value "10:23:45"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CPU-DYBSFB3"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "snrf031"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$PROJECT_ROOT/03_design/snrf031/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$PROJECT_ROOT/work/modelsim/snrf031"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$PROJECT_ROOT/work/questasim/snrf031"
)
(vvPair
variable "library_downstream_Synplify"
value "$PROJECT_ROOT/work/synplify/snrf031"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "fsi_core_encryp"
)
(vvPair
variable "month"
value "may."
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\eurodrone_wb_mdm\\jose.sanchez\\03_fw\\03_design\\snrf031\\hds\\fsi_core_encryp\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "snrf031"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HOME_MODELSIM"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "$HOME_QUESTASIM"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "10:23:45"
)
(vvPair
variable "unit"
value "fsi_core_encryp"
)
(vvPair
variable "user"
value "jose.sanchez"
)
(vvPair
variable "version"
value "2017.1a (Build 5)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 124,0
optionalChildren [
*1 (Net
uid 9,0
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! System Clock"
o 6
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
)
xt "20000,-4700,46500,-3900"
st "signal clk           : std_logic --! System Clock"
)
)
*2 (Net
uid 23,0
lang 11
decl (Decl
n "last"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 20
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
)
xt "-2000,-8000,-2000,-8000"
)
)
*3 (Net
uid 57,0
lang 11
decl (Decl
n "m_tready"
t "std_logic"
eolc "--! AXI-S master interface, ready"
o 8
suid 25,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
)
xt "-2000,-8000,-2000,-8000"
)
)
*4 (Net
uid 205,0
lang 11
decl (Decl
n "rst"
t "std_logic"
eolc "--! System Reset"
o 23
suid 27,0
)
declText (MLText
uid 206,0
va (VaSet
isHidden 1
)
)
)
*5 (MWC
uid 220,0
optionalChildren [
*6 (CptPort
uid 207,0
optionalChildren [
*7 (Line
uid 211,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "33000,47000,34000,47000"
pts [
"33000,47000"
"34000,47000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "32250,46625,33000,47375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30000,46500,31400,47500"
st "din"
blo "30000,47300"
)
s (Text
uid 229,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "30000,47500,30000,47500"
blo "30000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din"
t "std_logic"
eolc "--! System Reset"
o 10
suid 1,0
)
)
)
*8 (CptPort
uid 212,0
optionalChildren [
*9 (Line
uid 216,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "37750,47000,38000,47000"
pts [
"38000,47000"
"37750,47000"
]
)
*10 (Circle
uid 217,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "37000,46625,37750,47375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "38000,46625,38750,47375"
)
tg (CPTG
uid 214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 215,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39950,46500,41750,47500"
st "dout"
ju 2
blo "41750,47300"
)
s (Text
uid 230,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "41750,47500,41750,47500"
ju 2
blo "41750,47500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--! System Reset"
o 23
suid 2,0
)
)
)
*11 (CommentGraphic
uid 218,0
shape (CustomPolygon
pts [
"34000,45000"
"37000,47000"
"34000,49000"
"34000,45000"
]
uid 219,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "34000,45000,37000,49000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 221,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "33000,45000,38000,49000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 222,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 223,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "35350,47100,41350,48200"
st "moduleware"
blo "35350,47900"
)
*13 (Text
uid 224,0
va (VaSet
font "Courier New,8,1"
)
xt "35350,48200,37350,49300"
st "inv"
blo "35350,49000"
)
*14 (Text
uid 225,0
va (VaSet
font "Courier New,8,1"
)
xt "35350,49300,37350,50400"
st "i_0"
blo "35350,50100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 226,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 227,0
text (MLText
uid 228,0
va (VaSet
)
xt "30000,26400,30000,26400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*15 (GlobalConnector
uid 245,0
shape (Circle
uid 246,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "43000,46000,45000,48000"
radius 1000
)
name (Text
uid 247,0
va (VaSet
font "Courier New,8,1"
)
xt "43500,46450,44500,47550"
st "G"
blo "43500,47250"
)
)
*16 (Net
uid 269,0
lang 11
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S master interface, data"
o 16
suid 29,0
)
declText (MLText
uid 270,0
va (VaSet
isHidden 1
)
)
)
*17 (Net
uid 281,0
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 1
suid 32,0
i "(others=>'0')"
)
declText (MLText
uid 282,0
va (VaSet
isHidden 1
)
)
)
*18 (Net
uid 283,0
lang 11
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 33,0
i "(others=>'0')"
)
declText (MLText
uid 284,0
va (VaSet
isHidden 1
)
)
)
*19 (Net
uid 285,0
lang 2
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 34,0
i "(others=>'0')"
)
declText (MLText
uid 286,0
va (VaSet
isHidden 1
)
)
)
*20 (Net
uid 287,0
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 35,0
i "'0'"
)
declText (MLText
uid 288,0
va (VaSet
isHidden 1
)
)
)
*21 (Net
uid 289,0
lang 11
decl (Decl
n "ProcRNW"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 4
suid 36,0
i "'0'"
)
declText (MLText
uid 290,0
va (VaSet
isHidden 1
)
)
)
*22 (Net
uid 291,0
lang 2
decl (Decl
n "ProcWrAck"
t "std_logic"
o 15
suid 37,0
i "'0'"
)
declText (MLText
uid 292,0
va (VaSet
isHidden 1
)
)
)
*23 (Net
uid 293,0
lang 2
decl (Decl
n "ProcRdAck"
t "std_logic"
o 14
suid 38,0
i "'0'"
)
declText (MLText
uid 294,0
va (VaSet
isHidden 1
)
)
)
*24 (Net
uid 313,0
lang 11
decl (Decl
n "tvalid"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 25
suid 40,0
)
declText (MLText
uid 314,0
va (VaSet
isHidden 1
)
)
)
*25 (PortIoIn
uid 329,0
shape (CompositeShape
uid 330,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 331,0
sl 0
ro 270
xt "23000,31625,24500,32375"
)
(Line
uid 332,0
sl 0
ro 270
xt "24500,32000,25000,32000"
pts [
"24500,32000"
"25000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 333,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 334,0
va (VaSet
)
xt "18500,31400,22000,32200"
st "enable"
ju 2
blo "22000,32000"
tm "WireNameMgr"
)
)
)
*26 (PortIoOut
uid 1381,0
shape (CompositeShape
uid 1382,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1383,0
sl 0
ro 270
xt "74500,13625,76000,14375"
)
(Line
uid 1384,0
sl 0
ro 270
xt "74000,14000,74500,14000"
pts [
"74000,14000"
"74500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1385,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1386,0
va (VaSet
)
xt "77000,13400,81500,14200"
st "m_tvalid"
blo "77000,14000"
tm "WireNameMgr"
)
)
)
*27 (HdlText
uid 1407,0
optionalChildren [
*28 (EmbeddedText
uid 1412,0
commentText (CommentText
uid 1413,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1414,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "56000,10000,74000,15000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1415,0
va (VaSet
isHidden 1
fg "26368,26368,26368"
bg "49152,49152,49152"
)
xt "56200,10200,73200,13400"
st "
last <= '0';
wr   <= tvalid when (bypass = '0') else (tvalid and ready);
run  <= enable or bypass;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1408,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "49000,11000,54000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1409,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 1410,0
va (VaSet
font "Courier New,8,1"
)
xt "49200,9900,53200,11000"
st "p_delay"
blo "49200,10700"
tm "HdlTextNameMgr"
)
*30 (Text
uid 1411,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "49200,11000,50200,12100"
st "6"
blo "49200,11800"
tm "HdlTextNumberMgr"
)
]
)
)
*31 (Net
uid 1525,0
lang 11
decl (Decl
n "m_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 17
suid 69,0
)
declText (MLText
uid 1526,0
va (VaSet
isHidden 1
)
)
)
*32 (Net
uid 1620,0
lang 11
decl (Decl
n "rst_n"
t "std_logic"
eolc "--! System Reset"
o 10
suid 72,0
)
declText (MLText
uid 1621,0
va (VaSet
isHidden 1
)
)
)
*33 (Net
uid 1622,0
lang 2
decl (Decl
n "data"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 19
suid 73,0
)
declText (MLText
uid 1623,0
va (VaSet
isHidden 1
)
)
)
*34 (Net
uid 1624,0
lang 2
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 74,0
i "'1'"
)
declText (MLText
uid 1625,0
va (VaSet
isHidden 1
)
)
)
*35 (Net
uid 1626,0
lang 2
decl (Decl
n "wr"
t "STD_LOGIC"
eolc "-- data valid"
preAdd 0
posAdd 0
o 26
suid 75,0
)
declText (MLText
uid 1627,0
va (VaSet
isHidden 1
)
)
)
*36 (Net
uid 1628,0
lang 2
decl (Decl
n "run"
t "STD_LOGIC"
prec "-----------------------------
-- Interface Control
-----------------------------"
preAdd 0
o 24
suid 76,0
)
declText (MLText
uid 1629,0
va (VaSet
isHidden 1
)
)
)
*37 (Net
uid 1642,0
lang 2
decl (Decl
n "bypass"
t "STD_LOGIC"
o 5
suid 79,0
i "'0'"
)
declText (MLText
uid 1643,0
va (VaSet
isHidden 1
)
)
)
*38 (Net
uid 1644,0
lang 2
decl (Decl
n "enable"
t "STD_LOGIC"
prec "-----------------------------
-- Interface Control
-----------------------------"
preAdd 0
o 7
suid 80,0
)
declText (MLText
uid 1645,0
va (VaSet
isHidden 1
)
)
)
*39 (Net
uid 1646,0
lang 2
decl (Decl
n "newkey"
t "STD_LOGIC"
o 9
suid 81,0
i "'0'"
)
declText (MLText
uid 1647,0
va (VaSet
isHidden 1
)
)
)
*40 (Panel
uid 1664,0
shape (RectFrame
uid 1665,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "15000,5000,83000,52000"
)
title (TextAssociate
uid 1666,0
ps "TopLeftStrategy"
text (Text
uid 1667,0
va (VaSet
font "Courier New,8,1"
)
xt "16000,6000,19500,7100"
st "Panel0"
blo "16000,6800"
tm "PanelText"
)
)
)
*41 (Net
uid 1850,0
lang 11
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 12
suid 82,0
)
declText (MLText
uid 1851,0
va (VaSet
isHidden 1
)
)
)
*42 (Net
uid 1852,0
lang 2
decl (Decl
n "s_tready"
t "std_logic"
o 18
suid 83,0
)
declText (MLText
uid 1853,0
va (VaSet
isHidden 1
)
)
)
*43 (Net
uid 1854,0
lang 11
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 84,0
)
declText (MLText
uid 1855,0
va (VaSet
isHidden 1
)
)
)
*44 (SaComponent
uid 2100,0
optionalChildren [
*45 (CptPort
uid 2054,0
optionalChildren [
*46 (Circle
uid 2058,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "58092,36546,59000,37454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57342,36625,58092,37375"
)
tg (CPTG
uid 2056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2057,0
va (VaSet
)
xt "60000,36400,64000,37200"
st "reset_n"
blo "60000,37000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset_n"
t "std_logic"
eolc "--! System Reset"
o 5
suid 2,0
)
)
)
*47 (CptPort
uid 2059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,16625,59000,17375"
)
tg (CPTG
uid 2061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2062,0
va (VaSet
)
xt "60000,16400,62000,17200"
st "run"
blo "60000,17000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "run"
t "std_logic"
eolc "--! Clear FIFO"
o 6
suid 26,0
)
)
)
*48 (CptPort
uid 2063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,13625,59000,14375"
)
tg (CPTG
uid 2065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2066,0
va (VaSet
)
xt "60000,13400,61500,14200"
st "wr"
blo "60000,14000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wr"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 7
suid 43,0
)
)
)
*49 (CptPort
uid 2067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,11625,71750,12375"
)
tg (CPTG
uid 2069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2070,0
va (VaSet
)
xt "66000,11400,70000,12200"
st "m_tdata"
ju 2
blo "70000,12000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(g_data_width-1 downto 0)"
eolc "--! AXI-S master interface, data"
o 8
suid 49,0
)
)
)
*50 (CptPort
uid 2071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,12625,71750,13375"
)
tg (CPTG
uid 2073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2074,0
va (VaSet
)
xt "66000,12400,70000,13200"
st "m_tlast"
ju 2
blo "70000,13000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tlast"
t "std_logic"
o 9
suid 50,0
)
)
)
*51 (CptPort
uid 2075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2076,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,14625,71750,15375"
)
tg (CPTG
uid 2077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2078,0
va (VaSet
)
xt "65500,14600,70000,15400"
st "m_tready"
ju 2
blo "70000,15200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
eolc "--! AXI-S master interface, ready"
o 4
suid 51,0
)
)
)
*52 (CptPort
uid 2079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71000,13625,71750,14375"
)
tg (CPTG
uid 2081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2082,0
va (VaSet
)
xt "65500,13400,70000,14200"
st "m_tvalid"
ju 2
blo "70000,14000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 10
suid 52,0
)
)
)
*53 (CptPort
uid 2083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,12625,59000,13375"
)
tg (CPTG
uid 2085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2086,0
va (VaSet
)
xt "60000,12400,62500,13200"
st "last"
blo "60000,13000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "last"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 3
suid 54,0
i "'0'"
)
)
)
*54 (CptPort
uid 2087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2088,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,14625,59000,15375"
)
tg (CPTG
uid 2089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2090,0
va (VaSet
)
xt "60000,14400,63000,15200"
st "ready"
blo "60000,15000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ready"
t "std_logic"
eolc "--! AXI-S Slave interface, ready"
o 11
suid 56,0
)
)
)
*55 (CptPort
uid 2091,0
optionalChildren [
*56 (FFT
pts [
"59750,36000"
"59000,36375"
"59000,35625"
]
uid 2095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,35625,59750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,35625,59000,36375"
)
tg (CPTG
uid 2093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2094,0
va (VaSet
)
xt "60000,35600,62000,36400"
st "clk"
blo "60000,36200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! System Clock"
o 1
suid 57,0
)
)
)
*57 (CptPort
uid 2096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,11625,59000,12375"
)
tg (CPTG
uid 2098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2099,0
va (VaSet
)
xt "60000,11600,62000,12400"
st "din"
blo "60000,12200"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 58,0
)
)
)
]
shape (Rectangle
uid 2101,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,11000,71000,38000"
)
oxt "20000,21000,32000,48000"
ttg (MlTextGroup
uid 2102,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 2103,0
va (VaSet
font "Courier New,8,1"
)
xt "59750,7900,63750,9000"
st "ip_axis"
blo "59750,8700"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 2104,0
va (VaSet
font "Courier New,8,1"
)
xt "59750,9000,66250,10100"
st "ip_axisfifo"
blo "59750,9800"
tm "CptNameMgr"
)
*60 (Text
uid 2105,0
va (VaSet
font "Courier New,8,1"
)
xt "59750,10100,63250,11200"
st "i_fifo"
blo "59750,10900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2106,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2107,0
text (MLText
uid 2108,0
va (VaSet
isHidden 1
)
xt "59000,38400,114000,42400"
st "g_data_width  = 32         ( positive range 1 to 64    )                                                  
g_addr_width  = 7          ( positive range 1 to 16    )                                                  
g_buffer_size = 128        ( positive range 1 to 65536 )                                                  
g_pipeline    = 64         ( positive range 1 to 1024  )                                                  
g_ram_style   = \"block\"    ( string                    ) --\"block\", \"distributed\", \"registers\" or \"ultra\" "
)
header ""
)
elements [
(GiElement
name "g_data_width"
type "positive range 1 to 64"
value "32"
)
(GiElement
name "g_addr_width"
type "positive range 1 to 16"
value "7"
)
(GiElement
name "g_buffer_size"
type "positive range 1 to 65536"
value "128"
)
(GiElement
name "g_pipeline"
type "positive range 1 to 1024"
value "64"
)
(GiElement
name "g_ram_style"
type "string"
value "\"block\""
e "\"block\", \"distributed\", \"registers\" or \"ultra\""
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*61 (SaComponent
uid 2285,0
optionalChildren [
*62 (CptPort
uid 2205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,36625,28000,37375"
)
tg (CPTG
uid 2207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2208,0
va (VaSet
)
xt "29000,36600,31000,37400"
st "Rst"
blo "29000,37200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Rst"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*63 (CptPort
uid 2209,0
optionalChildren [
*64 (FFT
pts [
"28750,36000"
"28000,36375"
"28000,35625"
]
uid 2213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,35625,28750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,35625,28000,36375"
)
tg (CPTG
uid 2211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2212,0
va (VaSet
)
xt "29000,35600,31000,36400"
st "Clk"
blo "29000,36200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Clk"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*65 (CptPort
uid 2214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2215,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,33625,42750,34375"
)
tg (CPTG
uid 2216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2217,0
va (VaSet
)
xt "39000,33600,41000,34400"
st "run"
ju 2
blo "41000,34200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "run"
t "STD_LOGIC"
eolc "--'1' Crypto Enable; '0' Crypto disable"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*66 (CptPort
uid 2218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,24625,28000,25375"
)
tg (CPTG
uid 2220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2221,0
va (VaSet
)
xt "29000,24400,32500,25200"
st "ProcCs"
blo "29000,25000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcCs"
t "STD_LOGIC"
prec "-------------------------------
-- Interface of key management
-------------------------------
-- ProcClk     : IN STD_LOGIC;"
preAdd 0
posAdd 0
o 4
suid 5,0
)
)
)
*67 (CptPort
uid 2222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,25625,28000,26375"
)
tg (CPTG
uid 2224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2225,0
va (VaSet
)
xt "29000,25400,33000,26200"
st "ProcRNW"
blo "29000,26000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcRNW"
t "STD_LOGIC"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 5
suid 6,0
)
)
)
*68 (CptPort
uid 2226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,21625,28000,22375"
)
tg (CPTG
uid 2228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2229,0
va (VaSet
)
xt "29000,21400,33500,22200"
st "ProcAddr"
blo "29000,22000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "STD_LOGIC_VECTOR"
b "(g_add_size-1 downto 0)"
eolc "-- SENER 5"
preAdd 0
posAdd 0
o 6
suid 7,0
)
)
)
*69 (CptPort
uid 2230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,22625,28000,23375"
)
tg (CPTG
uid 2232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2233,0
va (VaSet
)
xt "29000,22400,35000,23200"
st "ProcDataIn"
blo "29000,23000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "ProcDataIn"
t "STD_LOGIC_VECTOR"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 7
suid 8,0
)
)
)
*70 (CptPort
uid 2234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,23625,28000,24375"
)
tg (CPTG
uid 2236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2237,0
va (VaSet
)
xt "29000,23400,35500,24200"
st "ProcDataOut"
blo "29000,24000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "STD_LOGIC_VECTOR"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 9,0
)
)
)
*71 (CptPort
uid 2238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2239,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,26625,28000,27375"
)
tg (CPTG
uid 2240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2241,0
va (VaSet
)
xt "29000,26400,34000,27200"
st "ProcWrAck"
blo "29000,27000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 9
suid 10,0
)
)
)
*72 (CptPort
uid 2242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2243,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,27625,28000,28375"
)
tg (CPTG
uid 2244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2245,0
va (VaSet
)
xt "29000,27400,34000,28200"
st "ProcRdAck"
blo "29000,28000"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 10
suid 11,0
)
)
)
*73 (CptPort
uid 2246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,12625,28000,13375"
)
tg (CPTG
uid 2248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2249,0
va (VaSet
)
xt "29000,12600,32500,13400"
st "tvalid"
blo "29000,13200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tvalid"
t "STD_LOGIC"
prec "-----------------------------
-- Interface incoming Sener
-----------------------------
-- tclk   : IN STD_LOGIC; -- can be system clock, if it is the same"
eolc "-- data valid"
preAdd 0
posAdd 0
o 14
suid 13,0
)
)
)
*74 (CptPort
uid 2250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2251,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,11625,28000,12375"
)
tg (CPTG
uid 2252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2253,0
va (VaSet
)
xt "29000,11600,32000,12400"
st "tdata"
blo "29000,12200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tdata"
t "STD_LOGIC_VECTOR"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 15
suid 14,0
)
)
)
*75 (CptPort
uid 2254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2255,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,13625,28000,14375"
)
tg (CPTG
uid 2256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2257,0
va (VaSet
)
xt "29000,13600,32500,14400"
st "tready"
blo "29000,14200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tready"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 16
suid 15,0
)
)
)
*76 (CptPort
uid 2258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 2260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2261,0
va (VaSet
)
xt "36500,13600,41000,14400"
st "m_tvalid"
ju 2
blo "41000,14200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tvalid"
t "STD_LOGIC"
prec "--m_tclk   : OUT STD_LOGIC; -- can be system clock, if it is the same"
eolc "-- data valid"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*77 (CptPort
uid 2262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,11625,42750,12375"
)
tg (CPTG
uid 2264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2265,0
va (VaSet
)
xt "37000,11600,41000,12400"
st "m_tdata"
ju 2
blo "41000,12200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "m_tdata"
t "STD_LOGIC_VECTOR"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*78 (CptPort
uid 2266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,14625,42750,15375"
)
tg (CPTG
uid 2268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2269,0
va (VaSet
)
xt "36500,14600,41000,15400"
st "m_tready"
ju 2
blo "41000,15200"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "m_tready"
t "STD_LOGIC"
posc "-------
-- Test
-------
--Test        : out    STD_LOGIC_VECTOR (15 downto 0)"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*79 (CptPort
uid 2270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,31625,28000,32375"
)
tg (CPTG
uid 2272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2273,0
va (VaSet
)
xt "29000,31400,32500,32200"
st "enable"
blo "29000,32000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "STD_LOGIC"
prec "----------------------------- -- SENER 1
-- Interface Control -- SENER 1
----------------------------- -- SENER 1"
eolc "-- SENER 1"
preAdd 0
posAdd 0
o 11
suid 22,0
)
)
)
*80 (CptPort
uid 2274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,30625,28000,31375"
)
tg (CPTG
uid 2276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2277,0
va (VaSet
)
xt "29000,30400,33000,31200"
st "new_key"
blo "29000,31000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "new_key"
t "STD_LOGIC"
eolc "-- SENER 1"
preAdd 0
posAdd 0
o 13
suid 23,0
)
)
)
*81 (CptPort
uid 2278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,32625,28000,33375"
)
tg (CPTG
uid 2280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2281,0
va (VaSet
)
xt "29000,32400,32500,33200"
st "bypass"
blo "29000,33000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "bypass"
t "STD_LOGIC"
eolc "-- SENER 1"
preAdd 0
posAdd 0
o 12
suid 24,0
)
)
)
]
shape (Rectangle
uid 2286,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,11000,42000,38000"
)
oxt "58000,22000,72000,49000"
ttg (MlTextGroup
uid 2287,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 2288,0
va (VaSet
font "Courier New,8,1"
)
xt "28500,7900,38000,9000"
st "module_fsi_aesofb"
blo "28500,8700"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 2289,0
va (VaSet
font "Courier New,8,1"
)
xt "28500,9000,36000,10100"
st "EncrypteurOFB"
blo "28500,9800"
tm "CptNameMgr"
)
*84 (Text
uid 2290,0
va (VaSet
font "Courier New,8,1"
)
xt "28500,10100,33000,11200"
st "i_encryp"
blo "28500,10900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2291,0
optionalChildren [
*85 (CommentText
uid 2282,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2283,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "29000,-26600,44000,-22600"
)
oxt "57500,7000,72500,11000"
text (MLText
uid 2284,0
va (VaSet
fg "0,0,32768"
)
xt "29200,-26400,44200,-24800"
st "
 \"00\" : 128 / \"01\" : 192 / \"10\" : 256

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 3
)
]
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2292,0
text (MLText
uid 2293,0
va (VaSet
)
xt "28500,-14600,90000,-9000"
st "g_add_size     = g_add_size         ( integer                        ) -- SENER 5                                      
TEST_FORCE_IV  = false              ( BOOLEAN                        )                                                 
TEST_IV        = (others => '0')    ( STD_LOGIC_VECTOR(127 DOWNTO 0) )                                                 
TAILLE_FIFO_IN = 4096               ( INTEGER                        ) -- 4096 / 8192 / 16384 / 32768 / 65536 / 131072 
-- Forcing Key Length
FORCE_KEY_LEN  = false              ( BOOLEAN                        )                                                 
KEY_LEN        = \"10\"               ( STD_LOGIC_VECTOR(1 DOWNTO 0)   )                                                 "
)
header ""
)
elements [
(GiElement
name "g_add_size"
type "integer"
value "g_add_size"
e "-- SENER 5"
)
(GiElement
name "TEST_FORCE_IV"
type "BOOLEAN"
value "false"
)
(GiElement
name "TEST_IV"
type "STD_LOGIC_VECTOR(127 DOWNTO 0)"
value "(others => '0')"
)
(GiElement
name "TAILLE_FIFO_IN"
type "INTEGER"
value "4096"
e "-- 4096 / 8192 / 16384 / 32768 / 65536 / 131072"
)
(GiElement
name "FORCE_KEY_LEN"
type "BOOLEAN"
value "false"
pr "-- Forcing Key Length"
apr 0
)
(GiElement
name "KEY_LEN"
type "STD_LOGIC_VECTOR(1 DOWNTO 0)"
value "\"10\""
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*86 (GlobalConnector
uid 5384,0
shape (Circle
uid 5385,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "43000,41000,45000,43000"
radius 1000
)
name (Text
uid 5386,0
va (VaSet
font "Courier New,8,1"
)
xt "43500,41450,44500,42550"
st "G"
blo "43500,42250"
)
)
*87 (PortIoIn
uid 5395,0
shape (CompositeShape
uid 5396,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5397,0
sl 0
ro 270
xt "23000,41625,24500,42375"
)
(Line
uid 5398,0
sl 0
ro 270
xt "24500,42000,25000,42000"
pts [
"24500,42000"
"25000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5399,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5400,0
va (VaSet
)
xt "20250,41500,22250,42300"
st "clk"
ju 2
blo "22250,42100"
tm "WireNameMgr"
)
)
)
*88 (GlobalConnector
uid 5401,0
shape (Circle
uid 5402,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "43000,43000,45000,45000"
radius 1000
)
name (Text
uid 5403,0
va (VaSet
font "Courier New,8,1"
)
xt "43500,43450,44500,44550"
st "G"
blo "43500,44250"
)
)
*89 (PortIoIn
uid 5412,0
shape (CompositeShape
uid 5413,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5414,0
sl 0
ro 270
xt "23000,43625,24500,44375"
)
(Line
uid 5415,0
sl 0
ro 270
xt "24500,44000,25000,44000"
pts [
"24500,44000"
"25000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5416,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5417,0
va (VaSet
)
xt "19000,43500,22000,44300"
st "rst_n"
ju 2
blo "22000,44100"
tm "WireNameMgr"
)
)
)
*90 (PortIoIn
uid 5611,0
shape (CompositeShape
uid 5612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5613,0
sl 0
ro 270
xt "23000,12625,24500,13375"
)
(Line
uid 5614,0
sl 0
ro 270
xt "24500,13000,25000,13000"
pts [
"24500,13000"
"25000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5616,0
va (VaSet
)
xt "17750,12500,22250,13300"
st "s_tvalid"
ju 2
blo "22250,13100"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 5617,0
shape (CompositeShape
uid 5618,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5619,0
sl 0
ro 90
xt "23000,13625,24500,14375"
)
(Line
uid 5620,0
sl 0
ro 90
xt "24500,14000,25000,14000"
pts [
"25000,14000"
"24500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5621,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5622,0
va (VaSet
)
xt "17500,13400,22000,14200"
st "s_tready"
ju 2
blo "22000,14000"
tm "WireNameMgr"
)
)
)
*92 (PortIoIn
uid 5623,0
shape (CompositeShape
uid 5624,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5625,0
sl 0
ro 270
xt "23000,30625,24500,31375"
)
(Line
uid 5626,0
sl 0
ro 270
xt "24500,31000,25000,31000"
pts [
"24500,31000"
"25000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5627,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5628,0
va (VaSet
)
xt "18500,30400,22000,31200"
st "newkey"
ju 2
blo "22000,31000"
tm "WireNameMgr"
)
)
)
*93 (PortIoIn
uid 5629,0
shape (CompositeShape
uid 5630,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5631,0
sl 0
ro 270
xt "23000,11625,24500,12375"
)
(Line
uid 5632,0
sl 0
ro 270
xt "24500,12000,25000,12000"
pts [
"24500,12000"
"25000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5633,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5634,0
va (VaSet
)
xt "18250,11500,22250,12300"
st "s_tdata"
ju 2
blo "22250,12100"
tm "WireNameMgr"
)
)
)
*94 (PortIoIn
uid 5641,0
shape (CompositeShape
uid 5642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5643,0
sl 0
ro 270
xt "23000,32625,24500,33375"
)
(Line
uid 5644,0
sl 0
ro 270
xt "24500,33000,25000,33000"
pts [
"24500,33000"
"25000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5645,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5646,0
va (VaSet
)
xt "18500,32500,22000,33300"
st "bypass"
ju 2
blo "22000,33100"
tm "WireNameMgr"
)
)
)
*95 (PortIoIn
uid 5647,0
shape (CompositeShape
uid 5648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5649,0
sl 0
ro 90
xt "74500,14625,76000,15375"
)
(Line
uid 5650,0
sl 0
ro 90
xt "74000,15000,74500,15000"
pts [
"74500,15000"
"74000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5651,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5652,0
va (VaSet
)
xt "77000,14400,81500,15200"
st "m_tready"
blo "77000,15000"
tm "WireNameMgr"
)
)
)
*96 (PortIoOut
uid 5659,0
shape (CompositeShape
uid 5660,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5661,0
sl 0
ro 270
xt "74750,11625,76250,12375"
)
(Line
uid 5662,0
sl 0
ro 270
xt "74250,12000,74750,12000"
pts [
"74250,12000"
"74750,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5663,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5664,0
va (VaSet
)
xt "77000,11400,81000,12200"
st "m_tdata"
blo "77000,12000"
tm "WireNameMgr"
)
)
)
*97 (PortIoIn
uid 5665,0
shape (CompositeShape
uid 5666,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5667,0
sl 0
ro 270
xt "22750,24625,24250,25375"
)
(Line
uid 5668,0
sl 0
ro 270
xt "24250,25000,24750,25000"
pts [
"24250,25000"
"24750,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5669,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5670,0
va (VaSet
)
xt "18500,24500,22000,25300"
st "ProcCs"
ju 2
blo "22000,25100"
tm "WireNameMgr"
)
)
)
*98 (PortIoOut
uid 5671,0
shape (CompositeShape
uid 5672,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5673,0
sl 0
ro 90
xt "22750,23625,24250,24375"
)
(Line
uid 5674,0
sl 0
ro 90
xt "24250,24000,24750,24000"
pts [
"24750,24000"
"24250,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5675,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5676,0
va (VaSet
)
xt "15500,23500,22000,24300"
st "ProcDataOut"
ju 2
blo "22000,24100"
tm "WireNameMgr"
)
)
)
*99 (PortIoOut
uid 5677,0
shape (CompositeShape
uid 5678,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5679,0
sl 0
ro 90
xt "22750,27625,24250,28375"
)
(Line
uid 5680,0
sl 0
ro 90
xt "24250,28000,24750,28000"
pts [
"24750,28000"
"24250,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5681,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5682,0
va (VaSet
)
xt "17000,27500,22000,28300"
st "ProcRdAck"
ju 2
blo "22000,28100"
tm "WireNameMgr"
)
)
)
*100 (PortIoOut
uid 5683,0
shape (CompositeShape
uid 5684,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5685,0
sl 0
ro 90
xt "22750,26625,24250,27375"
)
(Line
uid 5686,0
sl 0
ro 90
xt "24250,27000,24750,27000"
pts [
"24750,27000"
"24250,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5687,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5688,0
va (VaSet
)
xt "17000,26500,22000,27300"
st "ProcWrAck"
ju 2
blo "22000,27100"
tm "WireNameMgr"
)
)
)
*101 (PortIoIn
uid 5695,0
shape (CompositeShape
uid 5696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5697,0
sl 0
ro 270
xt "22750,22625,24250,23375"
)
(Line
uid 5698,0
sl 0
ro 270
xt "24250,23000,24750,23000"
pts [
"24250,23000"
"24750,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5700,0
va (VaSet
)
xt "16000,22500,22000,23300"
st "ProcDataIn"
ju 2
blo "22000,23100"
tm "WireNameMgr"
)
)
)
*102 (PortIoIn
uid 5701,0
shape (CompositeShape
uid 5702,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5703,0
sl 0
ro 270
xt "22750,25625,24250,26375"
)
(Line
uid 5704,0
sl 0
ro 270
xt "24250,26000,24750,26000"
pts [
"24250,26000"
"24750,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5705,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5706,0
va (VaSet
)
xt "18000,25500,22000,26300"
st "ProcRNW"
ju 2
blo "22000,26100"
tm "WireNameMgr"
)
)
)
*103 (PortIoIn
uid 5707,0
shape (CompositeShape
uid 5708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5709,0
sl 0
ro 270
xt "22750,21625,24250,22375"
)
(Line
uid 5710,0
sl 0
ro 270
xt "24250,22000,24750,22000"
pts [
"24250,22000"
"24750,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5711,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5712,0
va (VaSet
)
xt "17500,21500,22000,22300"
st "ProcAddr"
ju 2
blo "22000,22100"
tm "WireNameMgr"
)
)
)
*104 (Wire
uid 231,0
shape (OrthoPolyLine
uid 232,0
va (VaSet
vasetType 3
)
xt "28000,44000,33000,47000"
pts [
"28000,44000"
"28000,47000"
"33000,47000"
]
)
start *105 (BdJunction
uid 235,0
ps "OnConnectorStrategy"
shape (Circle
uid 236,0
va (VaSet
vasetType 1
)
xt "27600,43600,28400,44400"
radius 400
)
)
end &6
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "30000,45800,33000,46600"
st "rst_n"
blo "30000,46400"
tm "WireNameMgr"
)
)
on &32
)
*106 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "38000,47000,43000,47000"
pts [
"38000,47000"
"43000,47000"
]
)
start &8
end &15
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 243,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "39000,45800,41000,46600"
st "rst"
blo "39000,46400"
tm "WireNameMgr"
)
)
on &4
)
*107 (Wire
uid 253,0
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
)
xt "25000,32000,27250,32000"
pts [
"27250,32000"
"25000,32000"
]
)
start &79
end &25
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "23000,30800,26500,31600"
st "enable"
blo "23000,31400"
tm "WireNameMgr"
)
)
on &38
)
*108 (Wire
uid 611,0
shape (OrthoPolyLine
uid 612,0
va (VaSet
vasetType 3
)
xt "54000,17000,58250,17000"
pts [
"58250,17000"
"54000,17000"
]
)
start &47
end &27
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
isHidden 1
)
xt "56000,16200,58000,17000"
st "run"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &36
)
*109 (Wire
uid 942,0
shape (OrthoPolyLine
uid 943,0
va (VaSet
vasetType 3
)
xt "25000,14000,27250,14000"
pts [
"25000,14000"
"27250,14000"
]
)
start &91
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 944,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 945,0
va (VaSet
isHidden 1
)
xt "22000,12800,26500,13600"
st "s_tready"
blo "22000,13400"
tm "WireNameMgr"
)
)
on &42
)
*110 (Wire
uid 1416,0
shape (OrthoPolyLine
uid 1417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,12000,58250,12000"
pts [
"54000,12000"
"58250,12000"
]
)
start &27
end &57
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1423,0
va (VaSet
isHidden 1
)
xt "54000,11200,56500,12000"
st "data"
blo "54000,11800"
tm "WireNameMgr"
)
)
on &33
)
*111 (Wire
uid 1424,0
shape (OrthoPolyLine
uid 1425,0
va (VaSet
vasetType 3
)
xt "54000,14000,58250,14000"
pts [
"54000,14000"
"58250,14000"
]
)
start &27
end &48
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1430,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1431,0
va (VaSet
isHidden 1
)
xt "56000,13200,57500,14000"
st "wr"
blo "56000,13800"
tm "WireNameMgr"
)
)
on &35
)
*112 (Wire
uid 1509,0
shape (OrthoPolyLine
uid 1510,0
va (VaSet
vasetType 3
)
xt "42750,15000,49000,15000"
pts [
"49000,15000"
"42750,15000"
]
)
start &27
end &78
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1516,0
va (VaSet
)
xt "43000,13800,45600,15000"
st "ready"
blo "43000,14800"
tm "WireNameMgr"
)
)
on &34
)
*113 (Wire
uid 1527,0
shape (OrthoPolyLine
uid 1528,0
va (VaSet
vasetType 3
)
xt "71750,14000,74000,14000"
pts [
"71750,14000"
"74000,14000"
]
)
start &52
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1529,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1530,0
va (VaSet
isHidden 1
)
xt "69750,12800,74250,13600"
st "m_tvalid"
blo "69750,13400"
tm "WireNameMgr"
)
)
on &31
)
*114 (Wire
uid 1536,0
shape (OrthoPolyLine
uid 1537,0
va (VaSet
vasetType 3
)
xt "25000,33000,27250,33000"
pts [
"25000,33000"
"27250,33000"
]
)
start &94
end &81
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1540,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1541,0
va (VaSet
isHidden 1
)
xt "23000,32200,26500,33000"
st "bypass"
blo "23000,32800"
tm "WireNameMgr"
)
)
on &37
)
*115 (Wire
uid 1630,0
shape (OrthoPolyLine
uid 1631,0
va (VaSet
vasetType 3
)
xt "56000,36000,58250,36000"
pts [
"58250,36000"
"56000,36000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1636,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
isHidden 1
)
xt "53000,34800,55000,35600"
st "clk"
blo "53000,35400"
tm "WireNameMgr"
)
)
on &1
)
*116 (Wire
uid 4499,0
shape (OrthoPolyLine
uid 4500,0
va (VaSet
vasetType 3
)
xt "42750,14000,49000,14000"
pts [
"42750,14000"
"49000,14000"
]
)
start &76
end &27
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4501,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4502,0
va (VaSet
)
xt "43000,13200,46500,14000"
st "tvalid"
blo "43000,13800"
tm "WireNameMgr"
)
)
on &24
)
*117 (Wire
uid 4505,0
shape (OrthoPolyLine
uid 4506,0
va (VaSet
vasetType 3
)
xt "54000,15000,58250,15000"
pts [
"58250,15000"
"54000,15000"
]
)
start &54
end &27
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4508,0
va (VaSet
)
xt "55000,14200,58000,15000"
st "ready"
blo "55000,14800"
tm "WireNameMgr"
)
)
on &34
)
*118 (Wire
uid 4599,0
shape (OrthoPolyLine
uid 4600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,12000,49000,12000"
pts [
"42750,12000"
"49000,12000"
]
)
start &77
end &27
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4604,0
va (VaSet
)
xt "43000,11200,45500,12000"
st "data"
blo "43000,11800"
tm "WireNameMgr"
)
)
on &33
)
*119 (Wire
uid 5130,0
shape (OrthoPolyLine
uid 5131,0
va (VaSet
vasetType 3
)
xt "54000,13000,58250,13000"
pts [
"54000,13000"
"58250,13000"
]
)
start &27
end &53
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5134,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5135,0
va (VaSet
isHidden 1
)
xt "54000,12200,56500,13000"
st "last"
blo "54000,12800"
tm "WireNameMgr"
)
)
on &2
)
*120 (Wire
uid 5387,0
shape (OrthoPolyLine
uid 5388,0
va (VaSet
vasetType 3
)
xt "25000,42000,43000,42000"
pts [
"25000,42000"
"43000,42000"
]
)
start &87
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5393,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5394,0
va (VaSet
isHidden 1
)
xt "40000,40800,42000,41600"
st "clk"
blo "40000,41400"
tm "WireNameMgr"
)
)
on &1
)
*121 (Wire
uid 5404,0
optionalChildren [
&105
]
shape (OrthoPolyLine
uid 5405,0
va (VaSet
vasetType 3
)
xt "25000,44000,43000,44000"
pts [
"25000,44000"
"43000,44000"
]
)
start &89
end &88
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5410,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5411,0
va (VaSet
isHidden 1
)
xt "25000,42800,28000,43600"
st "rst_n"
blo "25000,43400"
tm "WireNameMgr"
)
)
on &32
)
*122 (Wire
uid 5435,0
shape (OrthoPolyLine
uid 5436,0
va (VaSet
vasetType 3
)
xt "25000,37000,27250,37000"
pts [
"25000,37000"
"27250,37000"
]
)
end &62
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5441,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5442,0
va (VaSet
)
xt "23000,36200,25000,37000"
st "rst"
blo "23000,36800"
tm "WireNameMgr"
)
)
on &4
)
*123 (Wire
uid 5443,0
shape (OrthoPolyLine
uid 5444,0
va (VaSet
vasetType 3
)
xt "25000,36000,27250,36000"
pts [
"27250,36000"
"25000,36000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5449,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5450,0
va (VaSet
isHidden 1
)
xt "22000,34800,24000,35600"
st "clk"
blo "22000,35400"
tm "WireNameMgr"
)
)
on &1
)
*124 (Wire
uid 5459,0
shape (OrthoPolyLine
uid 5460,0
va (VaSet
vasetType 3
)
xt "24750,25000,27250,25000"
pts [
"24750,25000"
"27250,25000"
]
)
start &97
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5465,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5466,0
va (VaSet
isHidden 1
)
xt "23000,23800,26500,24600"
st "ProcCs"
blo "23000,24400"
tm "WireNameMgr"
)
)
on &20
)
*125 (Wire
uid 5467,0
shape (OrthoPolyLine
uid 5468,0
va (VaSet
vasetType 3
)
xt "24750,26000,27250,26000"
pts [
"24750,26000"
"27250,26000"
]
)
start &102
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5473,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5474,0
va (VaSet
isHidden 1
)
xt "23000,24800,27000,25600"
st "ProcRNW"
blo "23000,25400"
tm "WireNameMgr"
)
)
on &21
)
*126 (Wire
uid 5475,0
shape (OrthoPolyLine
uid 5476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,22000,27250,22000"
pts [
"24750,22000"
"27250,22000"
]
)
start &103
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5481,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5482,0
va (VaSet
isHidden 1
)
xt "23000,20800,27500,21600"
st "ProcAddr"
blo "23000,21400"
tm "WireNameMgr"
)
)
on &17
)
*127 (Wire
uid 5483,0
shape (OrthoPolyLine
uid 5484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,23000,27250,23000"
pts [
"24750,23000"
"27250,23000"
]
)
start &101
end &69
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5489,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5490,0
va (VaSet
isHidden 1
)
xt "23000,21800,29000,22600"
st "ProcDataIn"
blo "23000,22400"
tm "WireNameMgr"
)
)
on &18
)
*128 (Wire
uid 5491,0
shape (OrthoPolyLine
uid 5492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "24750,24000,27250,24000"
pts [
"27250,24000"
"24750,24000"
]
)
start &70
end &98
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5497,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5498,0
va (VaSet
isHidden 1
)
xt "23000,22800,29500,23600"
st "ProcDataOut"
blo "23000,23400"
tm "WireNameMgr"
)
)
on &19
)
*129 (Wire
uid 5499,0
shape (OrthoPolyLine
uid 5500,0
va (VaSet
vasetType 3
)
xt "24750,27000,27250,27000"
pts [
"27250,27000"
"24750,27000"
]
)
start &71
end &100
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5505,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5506,0
va (VaSet
isHidden 1
)
xt "23000,25800,28000,26600"
st "ProcWrAck"
blo "23000,26400"
tm "WireNameMgr"
)
)
on &22
)
*130 (Wire
uid 5507,0
shape (OrthoPolyLine
uid 5508,0
va (VaSet
vasetType 3
)
xt "24750,28000,27250,28000"
pts [
"27250,28000"
"24750,28000"
]
)
start &72
end &99
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5513,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5514,0
va (VaSet
isHidden 1
)
xt "23000,26800,28000,27600"
st "ProcRdAck"
blo "23000,27400"
tm "WireNameMgr"
)
)
on &23
)
*131 (Wire
uid 5523,0
shape (OrthoPolyLine
uid 5524,0
va (VaSet
vasetType 3
)
xt "25000,13000,27250,13000"
pts [
"25000,13000"
"27250,13000"
]
)
start &90
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5529,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5530,0
va (VaSet
isHidden 1
)
xt "19000,11800,23500,12600"
st "s_tvalid"
blo "19000,12400"
tm "WireNameMgr"
)
)
on &41
)
*132 (Wire
uid 5531,0
shape (OrthoPolyLine
uid 5532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "25000,12000,27250,12000"
pts [
"25000,12000"
"27250,12000"
]
)
start &93
end &74
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5537,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5538,0
va (VaSet
isHidden 1
)
xt "19000,10800,23000,11600"
st "s_tdata"
blo "19000,11400"
tm "WireNameMgr"
)
)
on &43
)
*133 (Wire
uid 5555,0
shape (OrthoPolyLine
uid 5556,0
va (VaSet
vasetType 3
)
xt "25000,31000,27250,31000"
pts [
"27250,31000"
"25000,31000"
]
)
start &80
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5561,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5562,0
va (VaSet
isHidden 1
)
xt "23000,29800,26500,30600"
st "newkey"
blo "23000,30400"
tm "WireNameMgr"
)
)
on &39
)
*134 (Wire
uid 5571,0
shape (OrthoPolyLine
uid 5572,0
va (VaSet
vasetType 3
)
xt "56000,37000,57342,37000"
pts [
"57342,37000"
"56000,37000"
]
)
start &45
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5577,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5578,0
va (VaSet
)
xt "52000,36200,55000,37000"
st "rst_n"
blo "52000,36800"
tm "WireNameMgr"
)
)
on &32
)
*135 (Wire
uid 5587,0
shape (OrthoPolyLine
uid 5588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71750,12000,74250,12000"
pts [
"71750,12000"
"74250,12000"
]
)
start &49
end &96
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5593,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5594,0
va (VaSet
isHidden 1
)
xt "71000,10800,75000,11600"
st "m_tdata"
blo "71000,11400"
tm "WireNameMgr"
)
)
on &16
)
*136 (Wire
uid 5595,0
shape (OrthoPolyLine
uid 5596,0
va (VaSet
vasetType 3
)
xt "71750,15000,74000,15000"
pts [
"71750,15000"
"74000,15000"
]
)
start &51
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5601,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5602,0
va (VaSet
isHidden 1
)
xt "69750,13800,74250,14600"
st "m_tready"
blo "69750,14400"
tm "WireNameMgr"
)
)
on &3
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *137 (PackageList
uid 113,0
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 114,0
va (VaSet
isHidden 1
)
xt "48000,-12300,55000,-11500"
st "Package List"
blo "48000,-11700"
)
*139 (MLText
uid 115,0
va (VaSet
isHidden 1
)
xt "48000,-11500,63500,-5900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library ip_axis;

library module_fsi_aesofb;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 116,0
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 117,0
va (VaSet
isHidden 1
font "Times New Roman,8,1"
)
xt "20000,0,27800,1100"
st "Compiler Directives"
blo "20000,900"
)
*141 (Text
uid 118,0
va (VaSet
isHidden 1
font "Times New Roman,8,1"
)
xt "20000,1100,29100,2200"
st "Pre-module directives:"
blo "20000,2000"
)
*142 (MLText
uid 119,0
va (VaSet
isHidden 1
)
xt "20000,2200,30500,3800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*143 (Text
uid 120,0
va (VaSet
isHidden 1
font "Times New Roman,8,1"
)
xt "20000,4600,29300,5700"
st "Post-module directives:"
blo "20000,5500"
)
*144 (MLText
uid 121,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*145 (Text
uid 122,0
va (VaSet
isHidden 1
font "Times New Roman,8,1"
)
xt "20000,5700,29100,6800"
st "End-module directives:"
blo "20000,6600"
)
*146 (MLText
uid 123,0
va (VaSet
isHidden 1
)
xt "20000,6800,20000,6800"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1538,960"
viewArea "12000,4900,86670,50728"
cachedDiagramExtent "15000,-26600,114000,52000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "7000,-13000"
lastUid 2293,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2700,1000"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,2950"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,8,1"
)
xt "600,1000,4100,2100"
st "Panel0"
blo "600,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "Courier New,8,1"
)
xt "2100,3350,7100,4450"
st "<library>"
blo "2100,4150"
tm "BdLibraryNameMgr"
)
*148 (Text
va (VaSet
font "Courier New,8,1"
)
xt "2100,4450,6100,5550"
st "<block>"
blo "2100,5250"
tm "BlkNameMgr"
)
*149 (Text
va (VaSet
font "Courier New,8,1"
)
xt "2100,5550,4100,6650"
st "i_0"
blo "2100,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "2100,13350,2100,13350"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,3350,4850,4450"
st "Library"
blo "850,4150"
)
*151 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,4450,7350,5550"
st "MWComponent"
blo "850,5250"
)
*152 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,5550,2850,6650"
st "i_0"
blo "850,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6150,1350,-6150,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1250,3350,5250,4450"
st "Library"
blo "1250,4150"
tm "BdLibraryNameMgr"
)
*154 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1250,4450,7750,5550"
st "SaComponent"
blo "1250,5250"
tm "CptNameMgr"
)
*155 (Text
va (VaSet
font "Courier New,8,1"
)
xt "1250,5550,3250,6650"
st "i_0"
blo "1250,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-5750,1350,-5750,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,3350,4850,4450"
st "Library"
blo "850,4150"
)
*157 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,4450,8350,5550"
st "VhdlComponent"
blo "850,5250"
)
*158 (Text
va (VaSet
font "Courier New,8,1"
)
xt "850,5550,2850,6650"
st "i_0"
blo "850,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6150,1350,-6150,1350"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-150,0,8150,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
va (VaSet
font "Courier New,8,1"
)
xt "350,3350,4350,4450"
st "Library"
blo "350,4150"
)
*160 (Text
va (VaSet
font "Courier New,8,1"
)
xt "350,4450,9350,5550"
st "VerilogComponent"
blo "350,5250"
)
*161 (Text
va (VaSet
font "Courier New,8,1"
)
xt "350,5550,2350,6650"
st "i_0"
blo "350,6350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "-6650,1350,-6650,1350"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3200,3900,5200,5000"
st "eb1"
blo "3200,4700"
tm "HdlTextNameMgr"
)
*163 (Text
va (VaSet
font "Courier New,8,1"
)
xt "3200,5000,4200,6100"
st "1"
blo "3200,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2700,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Courier New,8,1"
)
xt "-500,-550,500,550"
st "G"
blo "-500,250"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,2500,800"
st "sig0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,800"
st "dbus0"
blo "0,600"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4000,800"
st "bundle0"
blo "0,600"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,800,1500,1600"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,15500,-500"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1650"
)
num (Text
va (VaSet
)
xt "250,250,1250,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12700,20000,22700,21100"
st "Frame Declarations"
blo "12700,20800"
)
*165 (MLText
va (VaSet
)
xt "12700,21100,12700,21100"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,9500,-500"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1650"
)
num (Text
va (VaSet
)
xt "250,250,1250,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "Courier New,8,1"
)
xt "12700,20000,22700,21100"
st "Frame Declarations"
blo "12700,20800"
)
*167 (MLText
va (VaSet
)
xt "12700,21100,12700,21100"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2200,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2200,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "18000,-8000,25000,-6900"
st "Declarations"
blo "18000,-7200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "18000,-8000,21500,-6900"
st "Ports:"
blo "18000,-7200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "18000,-8000,23000,-6900"
st "Pre User:"
blo "18000,-7200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "18000,-8000,18000,-8000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "18000,-8000,27000,-6900"
st "Diagram Signals:"
blo "18000,-7200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,1"
)
xt "18000,-8000,24000,-6900"
st "Post User:"
blo "18000,-7200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "18000,-8000,43000,-6400"
st "   signal counter : integer range 10 downto 0;
   signal test: integer := 0;"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 85,0
usingSuid 1
emptyRow *168 (LEmptyRow
)
uid 126,0
optionalChildren [
*169 (RefLabelRowHdr
)
*170 (TitleRowHdr
)
*171 (FilterRowHdr
)
*172 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*173 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*174 (GroupColHdr
tm "GroupColHdrMgr"
)
*175 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*176 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*177 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*178 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*179 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*180 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*181 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "--! System Clock"
o 6
suid 1,0
)
)
uid 61,0
)
*182 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "last"
t "std_logic"
eolc "--! AXI-S Slave interface, valid"
o 20
suid 8,0
)
)
uid 75,0
)
*183 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "m_tready"
t "std_logic"
eolc "--! AXI-S master interface, ready"
o 8
suid 25,0
)
)
uid 109,0
)
*184 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_logic"
eolc "--! System Reset"
o 23
suid 27,0
)
)
uid 248,0
)
*185 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S master interface, data"
o 16
suid 29,0
)
)
uid 275,0
)
*186 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ProcAddr"
t "std_logic_vector"
b "(g_add_size-1 downto 0)"
eolc "-- !! adresse mot et non octet"
preAdd 0
posAdd 0
o 1
suid 32,0
i "(others=>'0')"
)
)
uid 297,0
)
*187 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcDataIn"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 33,0
i "(others=>'0')"
)
)
uid 299,0
)
*188 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcDataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 13
suid 34,0
i "(others=>'0')"
)
)
uid 301,0
)
*189 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcCs"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 35,0
i "'0'"
)
)
uid 303,0
)
*190 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ProcRNW"
t "std_logic"
eolc "-- read/not write"
preAdd 0
posAdd 0
o 4
suid 36,0
i "'0'"
)
)
uid 305,0
)
*191 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcWrAck"
t "std_logic"
o 15
suid 37,0
i "'0'"
)
)
uid 307,0
)
*192 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ProcRdAck"
t "std_logic"
o 14
suid 38,0
i "'0'"
)
)
uid 309,0
)
*193 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "tvalid"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 25
suid 40,0
)
)
uid 319,0
)
*194 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "m_tvalid"
t "std_logic"
eolc "--! AXI-S master interface, valid"
o 17
suid 69,0
)
)
uid 1542,0
)
*195 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst_n"
t "std_logic"
eolc "--! System Reset"
o 10
suid 72,0
)
)
uid 1648,0
)
*196 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "data"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 19
suid 73,0
)
)
uid 1650,0
)
*197 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ready"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 74,0
i "'1'"
)
)
uid 1652,0
)
*198 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "wr"
t "STD_LOGIC"
eolc "-- data valid"
preAdd 0
posAdd 0
o 26
suid 75,0
)
)
uid 1654,0
)
*199 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "run"
t "STD_LOGIC"
prec "-----------------------------
-- Interface Control
-----------------------------"
preAdd 0
o 24
suid 76,0
)
)
uid 1656,0
)
*200 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "bypass"
t "STD_LOGIC"
o 5
suid 79,0
i "'0'"
)
)
uid 1658,0
)
*201 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "enable"
t "STD_LOGIC"
prec "-----------------------------
-- Interface Control
-----------------------------"
preAdd 0
o 7
suid 80,0
)
)
uid 1660,0
)
*202 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "newkey"
t "STD_LOGIC"
o 9
suid 81,0
i "'0'"
)
)
uid 1662,0
)
*203 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_tvalid"
t "std_logic"
eolc "--! Write enable, port A"
posAdd 0
o 12
suid 82,0
)
)
uid 1856,0
)
*204 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s_tready"
t "std_logic"
o 18
suid 83,0
)
)
uid 1858,0
)
*205 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "s_tdata"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--! AXI-S Slave interface, data"
o 11
suid 84,0
)
)
uid 1860,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 139,0
optionalChildren [
*206 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *207 (MRCItem
litem &168
pos 25
dimension 20
)
uid 141,0
optionalChildren [
*208 (MRCItem
litem &169
pos 0
dimension 20
uid 142,0
)
*209 (MRCItem
litem &170
pos 1
dimension 23
uid 143,0
)
*210 (MRCItem
litem &171
pos 2
hidden 1
dimension 20
uid 144,0
)
*211 (MRCItem
litem &181
pos 0
dimension 20
uid 62,0
)
*212 (MRCItem
litem &182
pos 20
dimension 20
uid 76,0
)
*213 (MRCItem
litem &183
pos 1
dimension 20
uid 110,0
)
*214 (MRCItem
litem &184
pos 18
dimension 20
uid 249,0
)
*215 (MRCItem
litem &185
pos 2
dimension 20
uid 276,0
)
*216 (MRCItem
litem &186
pos 3
dimension 20
uid 298,0
)
*217 (MRCItem
litem &187
pos 4
dimension 20
uid 300,0
)
*218 (MRCItem
litem &188
pos 5
dimension 20
uid 302,0
)
*219 (MRCItem
litem &189
pos 6
dimension 20
uid 304,0
)
*220 (MRCItem
litem &190
pos 7
dimension 20
uid 306,0
)
*221 (MRCItem
litem &191
pos 8
dimension 20
uid 308,0
)
*222 (MRCItem
litem &192
pos 9
dimension 20
uid 310,0
)
*223 (MRCItem
litem &193
pos 19
dimension 20
uid 320,0
)
*224 (MRCItem
litem &194
pos 10
dimension 20
uid 1543,0
)
*225 (MRCItem
litem &195
pos 11
dimension 20
uid 1649,0
)
*226 (MRCItem
litem &196
pos 21
dimension 20
uid 1651,0
)
*227 (MRCItem
litem &197
pos 22
dimension 20
uid 1653,0
)
*228 (MRCItem
litem &198
pos 23
dimension 20
uid 1655,0
)
*229 (MRCItem
litem &199
pos 24
dimension 20
uid 1657,0
)
*230 (MRCItem
litem &200
pos 12
dimension 20
uid 1659,0
)
*231 (MRCItem
litem &201
pos 13
dimension 20
uid 1661,0
)
*232 (MRCItem
litem &202
pos 14
dimension 20
uid 1663,0
)
*233 (MRCItem
litem &203
pos 15
dimension 20
uid 1857,0
)
*234 (MRCItem
litem &204
pos 16
dimension 20
uid 1859,0
)
*235 (MRCItem
litem &205
pos 17
dimension 20
uid 1861,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 145,0
optionalChildren [
*236 (MRCItem
litem &172
pos 0
dimension 20
uid 146,0
)
*237 (MRCItem
litem &174
pos 1
dimension 50
uid 147,0
)
*238 (MRCItem
litem &175
pos 2
dimension 100
uid 148,0
)
*239 (MRCItem
litem &176
pos 3
dimension 50
uid 149,0
)
*240 (MRCItem
litem &177
pos 4
dimension 100
uid 150,0
)
*241 (MRCItem
litem &178
pos 5
dimension 100
uid 151,0
)
*242 (MRCItem
litem &179
pos 6
dimension 50
uid 152,0
)
*243 (MRCItem
litem &180
pos 7
dimension 80
uid 153,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 140,0
vaOverrides [
]
)
]
)
uid 125,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *244 (LEmptyRow
)
uid 155,0
optionalChildren [
*245 (RefLabelRowHdr
)
*246 (TitleRowHdr
)
*247 (FilterRowHdr
)
*248 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*249 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*250 (GroupColHdr
tm "GroupColHdrMgr"
)
*251 (NameColHdr
tm "GenericNameColHdrMgr"
)
*252 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*253 (InitColHdr
tm "GenericValueColHdrMgr"
)
*254 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*255 (EolColHdr
tm "GenericEolColHdrMgr"
)
*256 (LogGeneric
generic (GiElement
name "g_add_size"
type "integer"
value "16"
)
uid 2203,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 167,0
optionalChildren [
*257 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *258 (MRCItem
litem &244
pos 1
dimension 20
)
uid 169,0
optionalChildren [
*259 (MRCItem
litem &245
pos 0
dimension 20
uid 170,0
)
*260 (MRCItem
litem &246
pos 1
dimension 23
uid 171,0
)
*261 (MRCItem
litem &247
pos 2
hidden 1
dimension 20
uid 172,0
)
*262 (MRCItem
litem &256
pos 0
dimension 20
uid 2204,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 173,0
optionalChildren [
*263 (MRCItem
litem &248
pos 0
dimension 20
uid 174,0
)
*264 (MRCItem
litem &250
pos 1
dimension 50
uid 175,0
)
*265 (MRCItem
litem &251
pos 2
dimension 100
uid 176,0
)
*266 (MRCItem
litem &252
pos 3
dimension 100
uid 177,0
)
*267 (MRCItem
litem &253
pos 4
dimension 50
uid 178,0
)
*268 (MRCItem
litem &254
pos 5
dimension 50
uid 179,0
)
*269 (MRCItem
litem &255
pos 6
dimension 80
uid 180,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 168,0
vaOverrides [
]
)
]
)
uid 154,0
type 1
)
activeModelName "BlockDiag"
)
