<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v1.1SP1 (Version 12.100.9.13)</text>
<text>Date: Tue Jun 27 15:55:39 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>RISCV_TOP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\exp\MPF300T-PolarFire-Eval-Kit\Modify_The_FPGA_Design\PF_CoreRISCV_AXI4_SysServices\synthesis\RISCV_TOP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>29764</cell>
 <cell>299544</cell>
 <cell>9.94</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>24460</cell>
 <cell>299544</cell>
 <cell>8.17</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>10</cell>
 <cell>512</cell>
 <cell>1.95</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>10</cell>
 <cell>512</cell>
 <cell>1.95</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>89</cell>
 <cell>2772</cell>
 <cell>3.21</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>522</cell>
 <cell>952</cell>
 <cell>54.83</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>2</cell>
 <cell>924</cell>
 <cell>0.22</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>5</cell>
 <cell>48</cell>
 <cell>10.42</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>UJTAG</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>SYS_SERVICES</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>2</cell>
 <cell>72</cell>
 <cell>2.78</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>9832</cell>
 <cell>4528</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>1068</cell>
 <cell>1068</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>18792</cell>
 <cell>18792</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>29764</cell>
 <cell>24460</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>17</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>4</cell>
</row>
<row>
 <cell>8</cell>
 <cell>5</cell>
</row>
<row>
 <cell>10</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>4</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>4</cell>
</row>
<row>
 <cell>20</cell>
 <cell>2</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>3</cell>
</row>
<row>
 <cell>33</cell>
 <cell>2</cell>
</row>
<row>
 <cell>49</cell>
 <cell>1</cell>
</row>
<row>
 <cell>58</cell>
 <cell>1</cell>
</row>
<row>
 <cell>59</cell>
 <cell>1</cell>
</row>
<row>
 <cell>64</cell>
 <cell>1</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>53</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS18</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 5</cell>
 <cell> 5</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 10</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>5477</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1590</cell>
 <cell>INT_NET</cell>
 <cell>Net   : reset_synchronizer_1_reset_sync</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: reset_synchronizer_1/sync_asert_reg_RNIFRMA[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>192</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/COREJTAGDEBUG_0_TGT_TCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/COREJTAGDEBUG_0/tck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : INBUF_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: INBUF_0_RNI3ULF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/COREJTAGDEBUG_0/udrck_clkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/COREJTAGDEBUG_0/genblk1.udrck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2070</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[12]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[11]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[10]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[9]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[8]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[7]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[6]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[5]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[4]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2070</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[12]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[11]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[10]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[9]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[8]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[7]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[6]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[5]</cell>
</row>
<row>
 <cell>1025</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0_mem_addr[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PROC_SUBSYSTEM_0/lsram_0/COREAHBLSRAM_PF_0/U_lsram_COREAHBLSRAM_PF_0_AHBLSramIf/ahbsram_addr_1_0_0[4]</cell>
</row>
</table>
</doc>
