// Seed: 1235698556
module module_0 #(
    parameter id_2 = 32'd71
) (
    input wor id_0
);
  wire [1 : ""] _id_2;
  wire [id_2 : -1 'b0] id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd73
) (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3
);
  logic id_5;
  struct packed {logic [-1 : 1] id_6;} id_7;
  assign id_0 = id_7;
  logic _id_8;
  always if (1) assign id_0 = id_7.id_6[1 : id_8];
  wire [1 'b0 : 1 'b0] id_9;
  module_0 modCall_1 (id_2);
  assign id_8 = id_7;
  assign id_3 = id_7.id_6;
  assign id_7.id_6 = id_7;
endmodule
