

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s'
================================================================
* Date:           Mon Oct 21 14:06:40 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      845|      845|  4.225 us|  4.225 us|  845|  845|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      843|      843|         4|          1|          1|   841|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     92|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     176|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     176|    207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_74_p2                      |         +|   0|  0|  13|          10|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_126_p2          |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1494_fu_114_p2             |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln41_fu_80_p2                |      icmp|   0|  0|  11|          10|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |out_data_22_fu_119_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_24_fu_131_p3             |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  92|          61|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_blk_n               |   9|          2|    1|          2|
    |i_reg_63                 |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|   17|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_63                 |  10|   0|   10|          0|
    |icmp_ln41_reg_158        |   1|   0|    1|          0|
    |out_data_22_reg_182      |  15|   0|   15|          0|
    |out_data_24_reg_187      |  15|   0|   15|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_41_reg_172           |  16|   0|   16|          0|
    |tmp_reg_162              |  16|   0|   16|          0|
    |trunc_ln155_reg_167      |  15|   0|   15|          0|
    |trunc_ln155_s_reg_177    |  15|   0|   15|          0|
    |icmp_ln41_reg_158        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 176|  32|  113|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10>|  return value|
|data_dout     |   in|   32|     ap_fifo|                                                                   data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                   data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                   data|       pointer|
|res_din       |  out|   32|     ap_fifo|                                                                    res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                    res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                    res|       pointer|
+--------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln41 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 0, void, i10 %i_3, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.77ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i, i10 841" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 841, i64 841, i64 841"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 15 [1/1] (2.18ns)   --->   "%data_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'read' 'data_read' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 841> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'trunc' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 17 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln155_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_read, i32 16, i32 30" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 19 'partselect' 'trunc_ln155_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 20 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %tmp, i16 0"   --->   Operation 20 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.75ns)   --->   "%out_data_22 = select i1 %icmp_ln1494, i15 %trunc_ln155, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 21 'select' 'out_data_22' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln1494_10 = icmp_sgt  i16 %tmp_41, i16 0"   --->   Operation 22 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.75ns)   --->   "%out_data_24 = select i1 %icmp_ln1494_10, i15 %trunc_ln155_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 23 'select' 'out_data_24' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_22" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 26 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %out_data_24, i16 %zext_ln45" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i31 %tmp_s" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'zext' 'zext_ln174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %res, i32 %zext_ln174" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'write' 'write_ln174' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 841> <FIFO>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 31 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i                 (phi              ) [ 0010000]
i_3               (add              ) [ 0111110]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
br_ln41           (br               ) [ 0000000]
data_read         (read             ) [ 0000000]
tmp               (trunc            ) [ 0010100]
trunc_ln155       (trunc            ) [ 0010100]
tmp_41            (partselect       ) [ 0010100]
trunc_ln155_s     (partselect       ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
out_data_22       (select           ) [ 0010010]
icmp_ln1494_10    (icmp             ) [ 0000000]
out_data_24       (select           ) [ 0010010]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
zext_ln45         (zext             ) [ 0000000]
tmp_s             (bitconcatenate   ) [ 0000000]
zext_ln174        (zext             ) [ 0000000]
write_ln174       (write            ) [ 0000000]
br_ln0            (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="data_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln174_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="31" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="63" class="1005" name="i_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="1"/>
<pin id="65" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="10" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln41_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln155_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_41_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln155_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln155_s/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln1494_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="out_data_22_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="15" slack="1"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_22/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln1494_10_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="1"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_10/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="out_data_24_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="15" slack="1"/>
<pin id="134" dir="0" index="2" bw="15" slack="0"/>
<pin id="135" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_24/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln45_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="0"/>
<pin id="143" dir="0" index="1" bw="15" slack="1"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln174_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_3_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln41_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="167" class="1005" name="trunc_ln155_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="1"/>
<pin id="169" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_41_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="1"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="177" class="1005" name="trunc_ln155_s_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="1"/>
<pin id="179" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_s "/>
</bind>
</comp>

<comp id="182" class="1005" name="out_data_22_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="15" slack="1"/>
<pin id="184" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_22 "/>
</bind>
</comp>

<comp id="187" class="1005" name="out_data_24_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="1"/>
<pin id="189" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="67" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="67" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="50" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="50" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="161"><net_src comp="80" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="86" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="170"><net_src comp="90" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="175"><net_src comp="94" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="180"><net_src comp="104" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="185"><net_src comp="119" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="190"><net_src comp="131" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,relu_config10> : data | {3 }
  - Chain level:
	State 1
	State 2
		i_3 : 1
		icmp_ln41 : 1
		br_ln41 : 2
	State 3
	State 4
		out_data_22 : 1
		out_data_24 : 1
	State 5
		tmp_s : 1
		zext_ln174 : 2
		write_ln174 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_80     |    0    |    11   |
|   icmp   |    icmp_ln1494_fu_114   |    0    |    13   |
|          |  icmp_ln1494_10_fu_126  |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |    out_data_22_fu_119   |    0    |    15   |
|          |    out_data_24_fu_131   |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |        i_3_fu_74        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |   data_read_read_fu_50  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_56 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        tmp_fu_86        |    0    |    0    |
|          |    trunc_ln155_fu_90    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_41_fu_94      |    0    |    0    |
|          |   trunc_ln155_s_fu_104  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln45_fu_138    |    0    |    0    |
|          |    zext_ln174_fu_148    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_141      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    80   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_3_reg_153     |   10   |
|       i_reg_63      |   10   |
|  icmp_ln41_reg_158  |    1   |
| out_data_22_reg_182 |   15   |
| out_data_24_reg_187 |   15   |
|    tmp_41_reg_172   |   16   |
|     tmp_reg_162     |   16   |
| trunc_ln155_reg_167 |   15   |
|trunc_ln155_s_reg_177|   15   |
+---------------------+--------+
|        Total        |   113  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   80   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   113  |    -   |
+-----------+--------+--------+
|   Total   |   113  |   80   |
+-----------+--------+--------+
