<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>寄存器接口(RegIf) &mdash; SpinalHDL_Chinese 1.0.0 文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/translations.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="中断设计规范(Interrupt Design Spec)" href="%E4%B8%AD%E6%96%AD%E8%AE%BE%E8%AE%A1%E8%A7%84%E8%8C%83.html" />
    <link rel="prev" title="二进制系统(Binary System)" href="%E4%BA%8C%E8%BF%9B%E5%88%B6%E7%B3%BB%E7%BB%9F.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> SpinalHDL_Chinese
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../%E5%85%B3%E4%BA%8ESpinalHDL/index.html">关于SpinalHDL(About SpinalHDL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BC%80%E5%A7%8B%E5%85%A5%E9%97%A8/index.html">开始入门(Getting Started)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B/index.html">数据类型(Data Types)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E7%BB%93%E6%9E%84/index.html">结构(Structuring)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AF%AD%E4%B9%89/index.html">语义(Semantic)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91/index.html">时序逻辑(Sequential logic)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AE%BE%E8%AE%A1%E9%94%99%E8%AF%AF/index.html">设计错误(Design Errors)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%85%B6%E5%AE%83%E8%AF%AD%E8%A8%80%E7%89%B9%E5%BE%81/index.html">其他语言特征(Other language features)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Libraries(库)</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="%E7%AE%80%E4%BB%8B.html">简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E5%AE%9E%E7%94%A8%E5%B7%A5%E5%85%B7.html">Utils(实用工具)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%B5%81%E5%BC%8F.html">流(Stream)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%B5%81.html">Flow</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E7%89%87%E6%AE%B5.html">片段(Fragment)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E7%8A%B6%E6%80%81%E6%9C%BA.html">状态机(State machine)</a></li>
<li class="toctree-l2"><a class="reference internal" href="VexRiscv.html">VexRiscv(RV32IM CPU)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E4%BB%8E%E7%AB%AF%E6%80%BB%E7%BA%BF%E5%BA%93.html">从端总线库(Bus Slave Factory)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E7%BA%A4%E7%A8%8B%E6%A1%86%E6%9E%B6.html">纤程框架(Fiber Framework)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E4%BA%8C%E8%BF%9B%E5%88%B6%E7%B3%BB%E7%BB%9F.html">二进制系统(Binary System)</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">寄存器接口(RegIf)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#automatic-allocation">一、自动分配(Automatic allocation)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#access-types">二、28种可支持类型(28 Access Types)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#automatic-documentation-generation">三、自动文献生成(Automatic documentation generation)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id1">四、例子</a></li>
<li class="toctree-l3"><a class="reference internal" href="#interrupt-factory">五、中断库(Interrupt Factory)</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="%E4%B8%AD%E6%96%AD%E8%AE%BE%E8%AE%A1%E8%A7%84%E8%8C%83.html">中断设计规范(Interrupt Design Spec)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%80%BB%E7%BA%BF.html">总线(bus)</a></li>
<li class="toctree-l2"><a class="reference internal" href="Com.html">Com</a></li>
<li class="toctree-l2"><a class="reference internal" href="IO%E5%8F%A3.html">IO口</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E5%9B%BE%E5%BD%A2.html">图形(Graphics)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E8%87%AA%E5%8A%A8%E8%AE%BE%E8%AE%A1%E5%B7%A5%E5%85%B7.html">自动设计工具(EDA)</a></li>
<li class="toctree-l2"><a class="reference internal" href="Misc.html">Misc</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BB%BF%E7%9C%9F/index.html">仿真(Simulation)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/index.html">形式验证(Formal verification)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BE%8B%E5%AD%90/index.html">例子(Examples)</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL_Chinese</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="index.html">Libraries(库)</a> &raquo;</li>
      <li>寄存器接口(RegIf)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/doc/库/寄存器接口.md.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="regif">
<h1>寄存器接口(RegIf)<a class="headerlink" href="#regif" title="此标题的永久链接"></a></h1>
<p>寄存器接口搭建器：</p>
<ul class="simple">
<li><p>自动寻址, 字段分配和冲突检测</p></li>
<li><p>28个寄存器类型(涵盖UVM标准定义的25种类型)</p></li>
<li><p>自动文献生成</p></li>
</ul>
<section id="automatic-allocation">
<h2>一、自动分配(Automatic allocation)<a class="headerlink" href="#automatic-allocation" title="此标题的永久链接"></a></h2>
<p>自动地址分配：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">RegBankExample</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">32</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,(</span><span class="mh">0x0000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG0</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG0&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG2</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG2&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REGn</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newRegAt</span><span class="p">(</span><span class="n">address</span><span class="o">=</span><span class="mh">0x40</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REGn&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REGn1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REGn1&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;regif.html&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="c1">// busif.accept(CHeaderGenerator(&quot;header.h&quot;, &quot;AP&quot;))</span>
<span class="w">  </span><span class="c1">// busif.accept(JsonGenerator(&quot;regif.json&quot;))</span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p><img alt="../../_images/reg-auto-allocate.jpg" src="../../_images/reg-auto-allocate.jpg" /></p>
<p>自动字段分配：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG0</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span><span class="w"></span>
<span class="nc">M_REG0</span><span class="p">.</span><span class="n">reserved</span><span class="p">(</span><span class="mi">5</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span><span class="w"></span>
<span class="c1">//自动保存2 bits</span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">fieldAt</span><span class="p">(</span><span class="n">pos</span><span class="o">=</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="nc">Bits</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 3&quot;</span><span class="p">)</span><span class="w"></span>
<span class="c1">//自动保存12 bits</span>
</pre></div>
</div>
<p><img alt="field-auto-allocate" src="../../_images/field-auto-allocate.gif" /></p>
<p>冲突检测：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">18</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">...</span><span class="w"></span>
<span class="n">cause</span><span class="w"> </span><span class="nc">Exception</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="n">offset</span><span class="o">=</span><span class="mi">10</span><span class="p">,</span><span class="w"> </span><span class="nc">Bits</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">...</span><span class="w"></span>
<span class="n">cause</span><span class="w"> </span><span class="nc">Exception</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="access-types">
<h2>二、28种可支持类型(28 Access Types)<a class="headerlink" href="#access-types" title="此标题的永久链接"></a></h2>
<p>大多数这些类型来自于UVM定义：</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">接入类型</th>
<th style="text-align: center;">描述</th>
<th style="text-align: center;">来源</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">RO</td>
<td style="text-align: center;">w: 无影响, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">RW</td>
<td style="text-align: center;">w: as-is, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">RC</td>
<td style="text-align: center;">w: 无影响, r: 清空所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">RS</td>
<td style="text-align: center;">w: 无影响, r: 设置所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WRC</td>
<td style="text-align: center;">w: as-is, r: 清空所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WRS</td>
<td style="text-align: center;">w: as-is, r: 设置所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WC</td>
<td style="text-align: center;">w: 清空所有比特, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WS</td>
<td style="text-align: center;">w: 设置所有比特, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WSRC</td>
<td style="text-align: center;">w: 设置所有比特, r: 清空所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WCRC</td>
<td style="text-align: center;">w: 清空所有比特, r: 设置所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1C</td>
<td style="text-align: center;">w: 1/0 清空/对于匹配的比特无影响, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1S</td>
<td style="text-align: center;">w: 1/0 设置/对于匹配的比特无影响, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1T</td>
<td style="text-align: center;">w: 1/0 切换/对于匹配的比特无影响, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W0C</td>
<td style="text-align: center;">w: 1/0 无影响/清空匹配比特, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W0S</td>
<td style="text-align: center;">w: 1/0 无影响/设置匹配比特, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W0T</td>
<td style="text-align: center;">w: 1/0 无影响/切换匹配比特, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1SRC</td>
<td style="text-align: center;">w: 1/0 设置/对于匹配的比特无影响, r: 清空所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1CRS</td>
<td style="text-align: center;">w: 1/0 清空/对于匹配的比特无影响, r: 设置所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W0SRC</td>
<td style="text-align: center;">w: 1/0 无影响/设置匹配比特, r: 清空所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W0CRS</td>
<td style="text-align: center;">w: 1/0 无影响/清空匹配比特, r: 设置所有比特</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WO</td>
<td style="text-align: center;">w: as-is, r: error</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WOC</td>
<td style="text-align: center;">w: 清空所有比特, r: error</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WOS</td>
<td style="text-align: center;">w: 设置所有比特, r: error</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">W1</td>
<td style="text-align: center;">w: 第一个进行硬复位的是as-is, 其他w对s无影响, r: 无影响</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">WO1</td>
<td style="text-align: center;">w: 第一个进行硬复位的是as-is,其他w对s无影响, r: 错误</td>
<td style="text-align: center;">UVM</td>
</tr>
<tr>
<td style="text-align: center;">NA</td>
<td style="text-align: center;">w: reserved, r: reserved</td>
<td style="text-align: center;">New</td>
</tr>
<tr>
<td style="text-align: center;">W1P</td>
<td style="text-align: center;">w: 1/0 pulse/对于匹配的比特无影响, r: 无影响</td>
<td style="text-align: center;">New</td>
</tr>
<tr>
<td style="text-align: center;">W0P</td>
<td style="text-align: center;">w: 0/1 pulse/对于匹配的比特无影响, r: 无影响</td>
<td style="text-align: center;">New</td>
</tr>
</tbody>
</table></section>
<section id="automatic-documentation-generation">
<h2>三、自动文献生成(Automatic documentation generation)<a class="headerlink" href="#automatic-documentation-generation" title="此标题的永久链接"></a></h2>
<p>文献类型：</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">文献类型</th>
<th style="text-align: center;">使用</th>
<th style="text-align: center;">状态</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;">HTML</td>
<td style="text-align: center;"><code>busif.accept(HtmlGenerator("regif", title = "XXX register file"))</code></td>
<td style="text-align: center;">Y</td>
</tr>
<tr>
<td style="text-align: center;">CHeader</td>
<td style="text-align: center;"><code>busif.accept(CHeaderGenerator("header", "AP"))</code></td>
<td style="text-align: center;">Y</td>
</tr>
<tr>
<td style="text-align: center;">JSON</td>
<td style="text-align: center;"><code>busif.accept(JsonGenerator("regif"))</code></td>
<td style="text-align: center;">Y</td>
</tr>
<tr>
<td style="text-align: center;">RALF(UVM)</td>
<td style="text-align: center;"><code>busif.accept(RalfGenerator("header"))</code></td>
<td style="text-align: center;">Y</td>
</tr>
<tr>
<td style="text-align: center;">Latex(pdf)</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">N</td>
</tr>
<tr>
<td style="text-align: center;">docx</td>
<td style="text-align: center;"></td>
<td style="text-align: center;">N</td>
</tr>
</tbody>
</table><p>HTML自动文档目前完成了, 生成的HTML文档如下：</p>
<p><img alt="regif-html" src="../../_images/regif-html.png" /></p>
</section>
<section id="id1">
<h2>四、例子<a class="headerlink" href="#id1" title="此标题的永久链接"></a></h2>
<p>批量创建REG-Address和字段寄存器：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">lib</span><span class="p">.</span><span class="nn">bus</span><span class="p">.</span><span class="nn">regif</span><span class="p">.</span><span class="n">_</span>

<span class="k">class</span><span class="w"> </span><span class="nc">RegBank</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span><span class="p">)))</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">stats</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="mi">10</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="nc">IQ</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="mi">10</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="mh">0x000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">),</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">  </span><span class="p">(</span><span class="mi">0</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="mi">9</span><span class="p">).</span><span class="n">map</span><span class="p">{</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"></span>
<span class="w">    </span><span class="c1">//这里使用setName对REG命名特殊名字以方便文档使用</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="nc">REG</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">s&quot;Register</span><span class="si">${</span><span class="n">i</span><span class="si">}</span><span class="s">&quot;</span><span class="p">).</span><span class="n">setName</span><span class="p">(</span><span class="s">s&quot;REG</span><span class="si">${</span><span class="n">i</span><span class="si">}</span><span class="s">&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">real</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">SInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Complex real&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">imag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">SInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Complex imag&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">stat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Accelerator status&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="nc">IQ</span><span class="p">(</span><span class="n">i</span><span class="p">)(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">real</span><span class="p">.</span><span class="n">asBits</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="nc">IQ</span><span class="p">(</span><span class="n">i</span><span class="p">)(</span><span class="mi">15</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">imag</span><span class="p">.</span><span class="n">asBits</span><span class="w"></span>
<span class="w">    </span><span class="n">stat</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">stats</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>

<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">genDocs</span><span class="p">()</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">CHeaderGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Interupt Example&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">JsonGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">RalfGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>

<span class="w">  </span><span class="bp">this</span><span class="p">.</span><span class="n">genDocs</span><span class="p">()</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="nc">SpinalVerilog</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">RegBank</span><span class="p">())</span><span class="w"></span>
</pre></div>
</div>
</section>
<section id="interrupt-factory">
<h2>五、中断库(Interrupt Factory)<a class="headerlink" href="#interrupt-factory" title="此标题的永久链接"></a></h2>
<p>手动书写中断：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">cpInterruptExample</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_done</span><span class="p">,</span><span class="w"> </span><span class="n">rx_done</span><span class="p">,</span><span class="w"> </span><span class="n">frame_end</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">interrupt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span><span class="p">)))</span><span class="w"></span>
<span class="w">   </span><span class="p">}</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="mh">0x000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">),</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int raw register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_raw</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_raw</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_raw</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int force register\n for debug use&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_force</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_force</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_force</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt enable register&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int mask register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_mask</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt mask register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_mask</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt mask register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_mask</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt mask register&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int state register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_status</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt state register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_status</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt state register&quot;</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_status</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt state register&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="n">rx_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">rx_done</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="n">tx_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">tx_done</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="n">frame_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">frame_end</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="n">rx_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">rx_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">rx_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rx_int_mask</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="n">tx_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">tx_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">rx_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rx_int_mask</span><span class="p">)</span><span class="w"></span>
<span class="w">   </span><span class="n">frame_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">frame_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">frame_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">frame_int_mask</span><span class="p">)</span><span class="w"></span>

<span class="w">   </span><span class="n">io</span><span class="p">.</span><span class="n">interrupt</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rx_int_status</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">tx_int_status</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">frame_int_status</span><span class="w"></span>

<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>这是一项非常乏味和重复的工作, 更好的方法是使用factory范式为每个信号自动生成文档。</p>
<p>现在中断库可以做到这一点。写中断的简单方法:</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">EasyInterrupt</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">32</span><span class="p">)))</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">d</span><span class="p">,</span><span class="w"> </span><span class="n">e</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">  </span><span class="p">}</span><span class="w"></span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,(</span><span class="mh">0x000</span><span class="p">,</span><span class="mi">1</span><span class="w"> </span><span class="nc">KiB</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span><span class="w"></span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">interruptFactory</span><span class="p">(</span><span class="s">&quot;T&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">d</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">e</span><span class="p">)</span><span class="w"></span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">CHeaderGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="s">&quot;AP&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Interupt Example&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">JsonGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span><span class="w"></span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">RalfGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p><img alt="easy-intr" src="../../_images/easy-intr.png" /></p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="%E4%BA%8C%E8%BF%9B%E5%88%B6%E7%B3%BB%E7%BB%9F.html" class="btn btn-neutral float-left" title="二进制系统(Binary System)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="%E4%B8%AD%E6%96%AD%E8%AE%BE%E8%AE%A1%E8%A7%84%E8%8C%83.html" class="btn btn-neutral float-right" title="中断设计规范(Interrupt Design Spec)" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022, THU-CGRA.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>