{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743110641352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743110641352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 17:24:01 2025 " "Processing started: Thu Mar 27 17:24:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743110641352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110641352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110641353 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/pkgcache/intelFPGA_lite/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /pkgcache/intelFPGA_lite/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110641383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743110641483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743110641483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tests/SVPWMTester.sv 1 1 " "Found 1 design units, including 1 entities, in source file Tests/SVPWMTester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SVPWMTester " "Found entity 1: SVPWMTester" {  } { { "Tests/SVPWMTester.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Tests/SVPWMTester.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_VEC next_vec SVPWM.sv(65) " "Verilog HDL Declaration information at SVPWM.sv(65): object \"NEXT_VEC\" differs only in case from object \"next_vec\" in the same scope" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743110644693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVPWM.sv 1 1 " "Found 1 design units, including 1 entities, in source file SVPWM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SVPWM " "Found entity 1: SVPWM" {  } { { "SVPWM.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SVPWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDecoder " "Found entity 1: SevenSegDecoder" {  } { { "SevenSegDecoder.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/SevenSegDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inputDriver " "Found entity 1: inputDriver" {  } { { "inputDriver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/inputDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file Driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver " "Found entity 1: Driver" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743110644696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Driver " "Elaborating entity \"Driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743110644804 ""}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "4 5 Driver.sv(9) " "SystemVerilog error at Driver.sv(9): expression has 4 elements ; expected 5" {  } { { "Driver.sv" "" { Text "/eecs/home/arthursn/Documents/3rdYear/winter/EECS3216/Project/Driver.sv" 9 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1743110644804 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743110644804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743110644860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 17:24:04 2025 " "Processing ended: Thu Mar 27 17:24:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743110644860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743110644860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743110644860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644860 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743110644928 ""}
