[02/16 21:52:30      0s] 
[02/16 21:52:30      0s] Cadence Innovus(TM) Implementation System.
[02/16 21:52:30      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 21:52:30      0s] 
[02/16 21:52:30      0s] Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
[02/16 21:52:30      0s] Options:	
[02/16 21:52:30      0s] Date:		Thu Feb 16 21:52:30 2023
[02/16 21:52:30      0s] Host:		atlas (x86_64 w/Linux 5.3.18-lp152.72-default) (64cores*128cpus*AMD Ryzen Threadripper 3990X 64-Core Processor 512KB)
[02/16 21:52:30      0s] OS:		Unsupported OS as /etc does not have release info
[02/16 21:52:30      0s] 
[02/16 21:52:30      0s] License:
[02/16 21:52:30      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[02/16 21:52:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 21:52:39      8s] @(#)CDS: Innovus v20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 21:52:39      8s] @(#)CDS: NanoRoute 20.12-s088_1 NR201104-1900/20_12-UB (database version 18.20.530) {superthreading v2.11}
[02/16 21:52:39      8s] @(#)CDS: AAE 20.12-s034 (64bit) 11/06/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 21:52:39      8s] @(#)CDS: CTE 20.12-s038_1 () Nov  5 2020 21:44:51 ( )
[02/16 21:52:39      8s] @(#)CDS: SYNTECH 20.12-s015_1 () Oct  9 2020 06:18:19 ( )
[02/16 21:52:39      8s] @(#)CDS: CPE v20.12-s080
[02/16 21:52:39      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s391 (64bit) Tue Sep 8 11:07:25 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/16 21:52:39      8s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[02/16 21:52:39      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/16 21:52:39      8s] @(#)CDS: RCDB 11.15.0
[02/16 21:52:39      8s] @(#)CDS: STYLUS 20.10-p020_1 (09/24/2020 03:15 PDT)
[02/16 21:52:39      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_24013_atlas_smurray5_zAkmoD.

[02/16 21:52:39      8s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/16 21:52:39      9s] 
[02/16 21:52:39      9s] **INFO:  MMMC transition support version v31-84 
[02/16 21:52:39      9s] 
[02/16 21:52:39      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/16 21:52:39      9s] <CMD> suppressMessage ENCEXT-2799
[02/16 21:52:39      9s] <CMD> getVersion
[02/16 21:52:39      9s] [INFO] Loading PVS 20.10 fill procedures
[02/16 21:52:40      9s] <CMD> win
[02/16 21:53:19     10s] can't read "POWER_RING_PATH_WIDTH10.0": no such variable
[02/16 21:53:19     10s] can't read "POWER_RING_PATH_SPACING4.0": no such variable
[02/16 21:53:19     10s] can't read "POWER_RING_OFFSET0": no such variable
[02/16 21:53:19     10s] can't read "POWER_RING_PATH_WIDTH": no such variable
[02/16 21:53:19     10s] can't read "POWER_STRIPE_PATH_WIDTH5.0": no such variable
[02/16 21:53:19     10s] can't read "POWER_STRIPE_PATH_SPACING4.0": no such variable
[02/16 21:53:19     10s] can't read "POWER_STRIPE_SET_TO_SET50.0": no such variable
[02/16 21:53:19     10s] can't read "POWER_STRIPE_PATH_WIDTH": no such variable
[02/16 21:53:19     10s] can't read "CORE_SPACING1": no such variable
[02/16 21:53:19     10s] can't read "CORE_SPACING": no such variable
[02/16 21:53:19     10s] can't read "CORE_SPACING": no such variable
[02/16 21:53:19     10s] <CMD> fit
[02/16 21:53:19     10s] <CMD> redraw
[02/16 21:53:19     10s] <CMD> set init_verilog ../genus/out/MCU.genus.v
[02/16 21:53:19     10s] <CMD> set init_top_cell MCU
[02/16 21:53:19     10s] <CMD> set init_pwr_net VDD
[02/16 21:53:19     10s] <CMD> set init_gnd_net VSS
[02/16 21:53:19     10s] <CMD> set init_mmmc_file tcl/viewdefinition.tcl
[02/16 21:53:19     11s] <CMD> set init_lef_file {/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X1Z_tech.lef  /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/lef/tsmc65_hvt_sc_adv10_macro.lef  ../ip/rom_hvt_pg/rom_hvt_pg.lef  ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg.vclef  ../ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg.vclef  ../ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg.vclef  ../../pingora/ic/abstracts/pingora/OscillatorCurrentStarved/OscillatorCurrentStarved.lef  ../../pingora/ic/abstracts/pingora/GlitchFilter/GlitchFilter.lef  ../../pingora/ic/abstracts/pingora/PowerOnResetCheng/PowerOnResetCheng.lef}
[02/16 21:54:40     14s] <CMD> encMessage warning 1
[02/16 21:54:40     14s] <CMD> encMessage debug 0
[02/16 21:54:40     14s] <CMD> encMessage info 1
[02/16 21:54:40     14s] <CMD> is_common_ui_mode
[02/16 21:54:40     14s] <CMD> restoreDesign /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat MCU
[02/16 21:54:40     14s] #% Begin load design ... (date=02/16 21:54:40, mem=833.0M)
[02/16 21:54:40     14s] Set Default Input Pin Transition as 0.1 ps.
[02/16 21:54:41     14s] Loading design 'MCU' saved by 'Innovus' '20.12-s088_1' on 'Tue Mar 8 19:09:18 2022'.
[02/16 21:54:41     15s] % Begin Load MMMC data ... (date=02/16 21:54:41, mem=834.9M)
[02/16 21:54:41     15s] % End Load MMMC data ... (date=02/16 21:54:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.9M, current mem=834.9M)
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef ...
[02/16 21:54:41     15s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[02/16 21:54:41     15s]  The USEMINSPACING PIN statement will be ignored. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 57.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1231.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1234.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1235.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1239.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1242.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1243.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1247.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1250.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1251.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1255.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1258.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1259.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1263.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1266.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1267.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1271.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1274.
[02/16 21:54:41     15s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1275.
[02/16 21:54:41     15s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc_cln65_a10_6X1Z_tech.lef at line 1279.
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc65_hvt_sc_adv10_macro.lef ...
[02/16 21:54:41     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/16 21:54:41     15s] The LEF parser will ignore this statement.
[02/16 21:54:41     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/tsmc65_hvt_sc_adv10_macro.lef at line 2.
[02/16 21:54:41     15s] Set DBUPerIGU to M2 pitch 400.
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/rom_hvt_pg.lef ...
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/sram1p16k_hvt_pg.vclef ...
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/sram1p8k_hvt_pg.vclef ...
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/sram1p1k_hvt_pg.vclef ...
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/OscillatorCurrentStarved.lef ...
[02/16 21:54:41     15s] **ERROR: (IMPLF-40):	Macro 'OscillatorCurrentStarved' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/GlitchFilter.lef ...
[02/16 21:54:41     15s] **ERROR: (IMPLF-40):	Macro 'GlitchFilter' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] Loading LEF file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/libs/lef/PowerOnResetCheng.lef ...
[02/16 21:54:41     15s] **ERROR: (IMPLF-40):	Macro 'PowerOnResetCheng' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'resetn_in' in macro 'PowerOnResetCheng' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'resetn_out' in macro 'PowerOnResetCheng' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[0]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[1]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[2]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[3]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[4]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[5]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[6]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[7]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[8]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[9]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[10]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[11]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[12]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[13]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[14]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[15]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[16]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[17]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-200):	Pin 'IrqGlitchy[18]' in macro 'GlitchFilter' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-200' for more detail.
[02/16 21:54:41     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/16 21:54:41     15s] To increase the message display limit, refer to the product command reference manual.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[0]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[1]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[2]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[3]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[4]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[5]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[6]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[7]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[8]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[9]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[10]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[11]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[12]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[13]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[14]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[15]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[16]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[17]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (IMPLF-201):	Pin 'IrqDeglitched[18]' in macro 'GlitchFilter' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 21:54:41     15s] Type 'man IMPLF-201' for more detail.
[02/16 21:54:41     15s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/16 21:54:41     15s] To increase the message display limit, refer to the product command reference manual.
[02/16 21:54:41     15s] 
[02/16 21:54:41     15s] viaInitial starts at Thu Feb 16 21:54:41 2023
viaInitial ends at Thu Feb 16 21:54:41 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[02/16 21:54:41     15s] Loading view definition file from /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/viewDefinition.tcl
[02/16 21:54:41     15s] Reading max_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib' ...
[02/16 21:54:43     16s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     16s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TH'. The cell will only be used for analysis. (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib)
[02/16 21:54:43     17s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[02/16 21:54:43     17s] Read 890 cells in library 'scadv10_cln65gp_hvt_ss_0p9v_125c' 
[02/16 21:54:43     17s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 21:54:43     17s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 21:54:43     17s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 21:54:43     17s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 21:54:43     17s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 21:54:43     17s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 21:54:43     17s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 21:54:43     17s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 21:54:43     17s] Reading max_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib' ...
[02/16 21:54:43     17s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ss_0p90v_0p90v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib)
[02/16 21:54:43     17s] Read 1 cells in library 'USERLIB_nldm_ss_0p90v_0p90v_125c' 
[02/16 21:54:43     17s] Reading min_library_set timing library '/opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib' ...
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TH'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ff_1p1v_m40c.lib)
[02/16 21:54:45     19s] Read 890 cells in library 'scadv10_cln65gp_hvt_ff_1p1v_m40c' 
[02/16 21:54:45     19s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/rom_hvt_pg/rom_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 21:54:45     19s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 21:54:45     19s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 21:54:46     19s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 21:54:46     19s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 21:54:46     19s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 21:54:46     19s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 21:54:46     19s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 21:54:46     19s] Reading min_library_set timing library '/home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib' ...
[02/16 21:54:46     19s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/smurray5/chips/washakie/ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ff_1p10v_1p10v_m40c_syn.lib)
[02/16 21:54:46     19s] Read 1 cells in library 'USERLIB_nldm_ff_1p10v_1p10v_m40c' 
[02/16 21:54:46     19s] Ending "PreSetAnalysisView" (total cpu=0:00:04.4, real=0:00:05.0, peak res=1014.4M, current mem=869.6M)
[02/16 21:54:46     19s] *** End library_loading (cpu=0.07min, real=0.08min, mem=101.9M, fe_cpu=0.33min, fe_real=2.27min, fe_mem=1125.8M) ***
[02/16 21:54:46     19s] % Begin Load netlist data ... (date=02/16 21:54:46, mem=869.6M)
[02/16 21:54:46     19s] *** Begin netlist parsing (mem=1125.8M) ***
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TH' is defined in LEF but not in the timing library.
[02/16 21:54:46     19s] Type 'man IMPVL-159' for more detail.
[02/16 21:54:46     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/16 21:54:46     19s] To increase the message display limit, refer to the product command reference manual.
[02/16 21:54:46     19s] Created 894 new cells from 4 timing libraries.
[02/16 21:54:46     19s] Reading netlist ...
[02/16 21:54:46     19s] Backslashed names will retain backslash and a trailing blank character.
[02/16 21:54:46     19s] Reading verilogBinary netlist '/home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/vbin/MCU.v.bin'
[02/16 21:54:46     19s] Reading binary database version 2 in 1-threaded mode
[02/16 21:54:46     19s] 
[02/16 21:54:46     19s] *** Memory Usage v#1 (Current mem = 1145.797M, initial mem = 283.547M) ***
[02/16 21:54:46     19s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1145.8M) ***
[02/16 21:54:46     19s] % End Load netlist data ... (date=02/16 21:54:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=917.0M, current mem=917.0M)
[02/16 21:54:46     19s] Set top cell to MCU.
[02/16 21:54:46     20s] Hooked 1788 DB cells to tlib cells.
[02/16 21:54:46     20s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[02/16 21:54:46     20s] Starting recursive module instantiation check.
[02/16 21:54:46     20s] No recursion found.
[02/16 21:54:46     20s] Building hierarchical netlist for Cell MCU ...
[02/16 21:54:46     20s] *** Netlist is unique.
[02/16 21:54:46     20s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[02/16 21:54:46     20s] ** info: there are 2958 modules.
[02/16 21:54:46     20s] ** info: there are 48562 stdCell insts.
[02/16 21:54:46     20s] ** info: there are 23 macros.
[02/16 21:54:46     20s] 
[02/16 21:54:46     20s] *** Memory Usage v#1 (Current mem = 1219.211M, initial mem = 283.547M) ***
[02/16 21:54:46     20s] *info: set bottom ioPad orient R0
[02/16 21:54:46     20s] Set Default Net Delay as 1000 ps.
[02/16 21:54:46     20s] Set Default Net Load as 0.5 pF. 
[02/16 21:54:46     20s] Set Default Input Pin Transition as 0.1 ps.
[02/16 21:54:46     20s] Loading preference file /home/smurray5/chips/washakie/innovus/dbs/MCU.final.innovus.dat/gui.pref.tcl ...
[02/16 21:54:46     20s] ##  Process: 65            (User Set)               
[02/16 21:54:46     20s] ##     Node: (not set)                           
[02/16 21:54:46     20s] 
##  Check design process and node:  
##  Design tech node is not set.

[02/16 21:54:46     20s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/16 21:54:46     20s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/16 21:54:46     20s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/16 21:54:46     20s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/16 21:54:46     20s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/16 21:54:46     20s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[02/16 21:54:46     20s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/16 21:54:46     20s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/16 21:54:46     20s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[02/16 21:54:46     20s] The power planner will be remove floating stripes over blocks.
[02/16 21:54:46     20s] The power planner will set stripe antenna targets to core ring.
[02/16 21:54:46     20s] Change floorplan default-technical-site to 'TSMC65ADV10TSITE'.
[02/16 21:54:46     20s] Extraction setup Delayed 
[02/16 21:54:46     20s] *Info: initialize multi-corner CTS.
[02/16 21:54:46     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1197.9M, current mem=972.8M)
[02/16 21:54:46     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/16 21:54:46     20s] Creating Cell Server ...(0, 1, 1, 1)
[02/16 21:54:46     20s] Summary for sequential cells identification: 
[02/16 21:54:46     20s]   Identified SBFF number: 148
[02/16 21:54:46     20s]   Identified MBFF number: 0
[02/16 21:54:46     20s]   Identified SB Latch number: 0
[02/16 21:54:46     20s]   Identified MB Latch number: 0
[02/16 21:54:46     20s]   Not identified SBFF number: 0
[02/16 21:54:46     20s]   Not identified MBFF number: 0
[02/16 21:54:46     20s]   Not identified SB Latch number: 0
[02/16 21:54:46     20s]   Not identified MB Latch number: 0
[02/16 21:54:46     20s]   Number of sequential cells which are not FFs: 106
[02/16 21:54:46     20s] Total number of combinational cells: 627
[02/16 21:54:46     20s] Total number of sequential cells: 254
[02/16 21:54:46     20s] Total number of tristate cells: 9
[02/16 21:54:46     20s] Total number of level shifter cells: 0
[02/16 21:54:46     20s] Total number of power gating cells: 0
[02/16 21:54:46     20s] Total number of isolation cells: 0
[02/16 21:54:46     20s] Total number of power switch cells: 0
[02/16 21:54:46     20s] Total number of pulse generator cells: 0
[02/16 21:54:46     20s] Total number of always on buffers: 0
[02/16 21:54:46     20s] Total number of retention cells: 0
[02/16 21:54:46     20s] List of usable buffers: FRICGX0P5BA10TH FRICGX0P6BA10TH FRICGX0P8BA10TH FRICGX0P7BA10TH FRICGX11BA10TH FRICGX13BA10TH FRICGX16BA10TH FRICGX1BA10TH FRICGX1P2BA10TH FRICGX1P4BA10TH FRICGX2BA10TH FRICGX1P7BA10TH FRICGX3BA10TH FRICGX2P5BA10TH FRICGX4BA10TH FRICGX3P5BA10TH FRICGX5BA10TH FRICGX6BA10TH FRICGX7P5BA10TH FRICGX9BA10TH BUFHX0P8MA10TH BUFHX0P7MA10TH BUFHX11MA10TH BUFHX13MA10TH BUFHX16MA10TH BUFHX1MA10TH BUFHX1P2MA10TH BUFHX1P7MA10TH BUFHX1P4MA10TH BUFHX2MA10TH BUFHX3MA10TH BUFHX2P5MA10TH BUFHX4MA10TH BUFHX3P5MA10TH BUFHX5MA10TH BUFHX6MA10TH BUFHX7P5MA10TH BUFHX9MA10TH BUFX0P7BA10TH BUFX0P7MA10TH BUFX0P8MA10TH BUFX0P8BA10TH BUFX11MA10TH BUFX11BA10TH BUFX13MA10TH BUFX13BA10TH BUFX16BA10TH BUFX16MA10TH BUFX1MA10TH BUFX1BA10TH BUFX1P2BA10TH BUFX1P2MA10TH BUFX1P4BA10TH BUFX1P4MA10TH BUFX1P7BA10TH BUFX1P7MA10TH BUFX2MA10TH BUFX2BA10TH BUFX2P5BA10TH BUFX2P5MA10TH BUFX3MA10TH BUFX3BA10TH BUFX3P5BA10TH BUFX3P5MA10TH BUFX4MA10TH BUFX4BA10TH BUFX5MA10TH BUFX5BA10TH BUFX6MA10TH BUFX6BA10TH BUFX7P5MA10TH BUFX7P5BA10TH BUFX9BA10TH BUFX9MA10TH
[02/16 21:54:46     20s] Total number of usable buffers: 74
[02/16 21:54:46     20s] List of unusable buffers:
[02/16 21:54:46     20s] Total number of unusable buffers: 0
[02/16 21:54:46     20s] List of usable inverters: INVX0P5BA10TH INVX0P5MA10TH INVX0P6BA10TH INVX0P6MA10TH INVX0P7BA10TH INVX0P7MA10TH INVX0P8MA10TH INVX0P8BA10TH INVX11MA10TH INVX11BA10TH INVX13MA10TH INVX13BA10TH INVX16BA10TH INVX16MA10TH INVX1MA10TH INVX1BA10TH INVX1P2BA10TH INVX1P2MA10TH INVX1P4BA10TH INVX1P4MA10TH INVX1P7BA10TH INVX1P7MA10TH INVX2MA10TH INVX2BA10TH INVX2P5BA10TH INVX2P5MA10TH INVX3MA10TH INVX3BA10TH INVX3P5BA10TH INVX3P5MA10TH INVX4MA10TH INVX4BA10TH INVX5MA10TH INVX5BA10TH INVX6MA10TH INVX6BA10TH INVX7P5MA10TH INVX7P5BA10TH INVX9MA10TH INVX9BA10TH
[02/16 21:54:46     20s] Total number of usable inverters: 40
[02/16 21:54:46     20s] List of unusable inverters:
[02/16 21:54:46     20s] Total number of unusable inverters: 0
[02/16 21:54:46     20s] List of identified usable delay cells: DLY2X0P5MA10TH DLY4X0P5MA10TH
[02/16 21:54:46     20s] Total number of identified usable delay cells: 2
[02/16 21:54:46     20s] List of identified unusable delay cells:
[02/16 21:54:46     20s] Total number of identified unusable delay cells: 0
[02/16 21:54:46     20s] Creating Cell Server, finished. 
[02/16 21:54:46     20s] 
[02/16 21:54:46     20s] Deleting Cell Server ...
[02/16 21:54:46     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1206.0M, current mem=1206.0M)
[02/16 21:54:46     20s] Creating Cell Server ...(0, 0, 0, 0)
[02/16 21:54:46     20s] Summary for sequential cells identification: 
[02/16 21:54:46     20s]   Identified SBFF number: 148
[02/16 21:54:46     20s]   Identified MBFF number: 0
[02/16 21:54:46     20s]   Identified SB Latch number: 0
[02/16 21:54:46     20s]   Identified MB Latch number: 0
[02/16 21:54:46     20s]   Not identified SBFF number: 0
[02/16 21:54:46     20s]   Not identified MBFF number: 0
[02/16 21:54:46     20s]   Not identified SB Latch number: 0
[02/16 21:54:46     20s]   Not identified MB Latch number: 0
[02/16 21:54:46     20s]   Number of sequential cells which are not FFs: 106
[02/16 21:54:46     20s]  Visiting view : setup_analysis_view
[02/16 21:54:46     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.80 (1.000) with rcCorner = 0
[02/16 21:54:46     20s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[02/16 21:54:46     20s]  Visiting view : hold_analysis_view
[02/16 21:54:46     20s]    : PowerDomain = none : Weighted F : unweighted  = 8.60 (1.000) with rcCorner = 1
[02/16 21:54:46     20s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[02/16 21:54:46     20s]  Setting StdDelay to 20.80
[02/16 21:54:46     20s] Creating Cell Server, finished. 
[02/16 21:54:46     20s] 
[02/16 21:54:46     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PowerOnResetCheng; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 21:54:46     20s] Type 'man IMPSYC-2' for more detail.
[02/16 21:54:46     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GlitchFilter; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 21:54:46     20s] Type 'man IMPSYC-2' for more detail.
[02/16 21:54:46     20s] **WARN: (IMPSYC-2):	Timing information is not defined for cell OscillatorCurrentStarved; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[02/16 21:54:46     20s] Type 'man IMPSYC-2' for more detail.
[02/16 21:54:46     20s] **FATAL ERROR: [/icd/cm_t1nb_001/INNOVUS201/Rel/20.12/main/lnx86_64_opt/20.12-s088_1/fe/src/ri/riCheck.c:319:riCheckTimingLibrary]: There are 3 cells for which timing has not been defined. Timing should be defined for all non-physical cells in tape out mode
[02/16 21:54:46     20s] Exiting due to previous fatal error.
