vendor_name = ModelSim
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab6/Q1/wallace.vhd
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab6/Q1/db/wallace.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = wallace
instance = comp, \a~I\, a, wallace, 1
instance = comp, \cin~I\, cin, wallace, 1
instance = comp, \b~I\, b, wallace, 1
instance = comp, \d~0\, d~0, wallace, 1
instance = comp, \co~0\, co~0, wallace, 1
instance = comp, \d~I\, d, wallace, 1
instance = comp, \co~I\, co, wallace, 1
