                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Nov 15 16:42:09 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/rsa_980_metamorphictesting_tb.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/control.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/dff.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/divider.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/inverter.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/mod_exp.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/mod.v'
Parsing design file '/home/user/APR/Tools/APR4V/MT4V/Data/Mutants/rsa/980/RSA.srcs/sources_1/new/mux.v'
Top Level Modules:
       tb_main
       dff
       divider
       mux
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
6 modules and 0 UDP read.
recompiling module tb_main
recompiling module control
recompiling module dff
recompiling module divider
recompiling module mod
recompiling module mux
All of 6 modules done
