<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52131473</ID>
            <Severity>Warning</Severity>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[0:37]</Dynamic>
        </Message>
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>ic_n_c</Dynamic>
        </Message>
        <Message>
            <ID>52131336</ID>
            <Severity>Warning</Severity>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[0:37]</Dynamic>
        </Message>
        <Message>
            <ID>52131250</ID>
            <Severity>Warning</Severity>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[0:37]</Dynamic>
        </Message>
        <Message>
            <ID>52131253</ID>
            <Severity>Warning</Severity>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[0:37]</Dynamic>
        </Message>
        <Message>
            <ID>52131256</ID>
            <Severity>Warning</Severity>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[0:37]</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>clk_dac</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>rd_n</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>SILENCE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>POR_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>EDGE_LEVEL</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DLY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>STARTING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ENDING_CYCLE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>BANK_WIDTH</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OPT_REGISTER_READS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>WRITE_ON_POSEDGE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NFF</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LGFIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>OUTPUT_DELAY</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>DEFAULT_VALUE</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>NUM_BANKS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DIV_COUNT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>LGFIFO</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>ASYNC_REG</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLK_DIV_COUNT</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_2</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_2</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3_1</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3_1</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_rate_counter/counter_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_4</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_3</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/is_odd_period_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_0</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/final_phase_msb_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO1</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO2</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO3</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_4_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO1</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO2</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO3</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[1].genblk1.mem_bank/ram_ram_1_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO1_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO2_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO3_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_4_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO1_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO2_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO3_0</Dynamic>
            <Navigation>channels/control_operators/operator/envelope_generator/env_int_mem/bankgen[0].genblk1.mem_bank/ram_ram_1_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO2</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO3</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_12_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO2</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO3</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[0].genblk1.mem_bank/ram_ram_5_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO2_0</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO3_0</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_12_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO2_0</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO3_0</Dynamic>
            <Navigation>channels/control_operators/operator/feedback_mem/bankgen[1].genblk1.mem_bank/ram_ram_5_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA10</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA11</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA12</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA13</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA14</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA15</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA16</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA17</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOA17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB0</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB1</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB2</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB3</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB4</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB5</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB6</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB7</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB8</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB9</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB10</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB11</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB12</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB13</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB14</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB15</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB16</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB17</Dynamic>
            <Navigation>channels/control_operators/operator/phase_generator/exp_lut_inst/out_2_0_0_DOB17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_2</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_4</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_4</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_4</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_4</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_4</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_1</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_3</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_3</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_3</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_3</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_3</Dynamic>
            <Navigation>channels/control_operators/operator/kon_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_SIGNEDR</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_SIGNEDR</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R53</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R53</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R52</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R52</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R51</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R51</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R50</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R50</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R49</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R49</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R48</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R48</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R47</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R47</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R46</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R46</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R45</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R45</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R44</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R44</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R43</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R43</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R42</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R42</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R41</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R41</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R40</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R40</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R39</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R39</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R38</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R38</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[37]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[37]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[36]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[36]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[35]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[35]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[34]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[34]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[33]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[33]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[32]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[32]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[31]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[31]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[30]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[30]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[29]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[29]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[28]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[28]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[27]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[27]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[26]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[26]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[25]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[25]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[24]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[24]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[23]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[23]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[22]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[22]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[21]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[21]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[20]</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add[20]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_R0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO53</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO53</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO52</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO52</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO51</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO51</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO50</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO50</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO49</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO49</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO48</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO48</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO47</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO47</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO46</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO46</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO45</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO45</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO44</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO44</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO43</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO43</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO42</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO42</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO41</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO41</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO40</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO40</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO39</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO39</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO38</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO38</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO37</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO37</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO36</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO36</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO35</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO35</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO34</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO34</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO33</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO33</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO32</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO32</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO31</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO31</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO30</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO30</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO29</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO29</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO28</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO28</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO27</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO27</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO26</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO26</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO25</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO25</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO24</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO24</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO23</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO23</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO22</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO22</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO21</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO21</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO20</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO20</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO19</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO19</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO18</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO18</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_CO0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZ</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZ</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZM</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQZM</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQOM</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQOM</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPAT</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPAT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPATB</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_EQPATB</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVER</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVER</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_UNDER</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_UNDER</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVERUNDER</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_OVERUNDER</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROA0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_SROB0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_add_pt_ROC0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROA0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_SROB0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC17</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC17</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC16</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC16</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC15</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC15</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC14</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC14</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC13</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC13</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC12</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC12</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC11</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC11</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC10</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC10</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC9</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC9</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC8</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC7</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC6</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC6</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC5</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC5</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC4</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC3</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC2</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC1</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC0</Dynamic>
            <Navigation>channels/control_operators/operator/calc_phase_inc/un1_post_mult_p2_ROC0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_0</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_0</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_0</Dynamic>
            <Navigation>channels/control_operators/fb_cnt1_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2</Dynamic>
            <Navigation>channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3</Dynamic>
            <Navigation>channels/control_operators/kon_block_fnum_high_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_0</Dynamic>
            <Navigation>channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_0</Dynamic>
            <Navigation>channels/control_operators/kon_block_fnum_high_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_7</Dynamic>
            <Navigation>channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_0_DO3_7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_7</Dynamic>
            <Navigation>channels/control_operators/ws_mem/bankgen[1].genblk1.mem_bank/ram_ram_DO3_7</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_8</Dynamic>
            <Navigation>channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_0_DO3_8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_8</Dynamic>
            <Navigation>channels/control_operators/ws_mem/bankgen[0].genblk1.mem_bank/ram_ram_DO3_8</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO1_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO2_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_6_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO1_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO2_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO2_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_0</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[0].genblk1.mem_bank/ram_ram_2_DO3_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO1</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO2</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_6_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO1</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO2</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3</Dynamic>
            <Navigation>channels/operator_out_mem/bankgen[1].genblk1.mem_bank/ram_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_0</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_1</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_2</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[1].genblk1.mem_bank/ram_ram_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_0</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_1</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_2</Dynamic>
            <Navigation>channels/ch_abcd_cnt_mem/bankgen[0].genblk1.mem_bank/ram_ram_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_10_DO2</Dynamic>
            <Navigation>host_if/afifo/mem_ram_10_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_10_DO3</Dynamic>
            <Navigation>host_if/afifo/mem_ram_10_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_7_DO2</Dynamic>
            <Navigation>host_if/afifo/mem_ram_7_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_7_DO3</Dynamic>
            <Navigation>host_if/afifo/mem_ram_7_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_4_DO2</Dynamic>
            <Navigation>host_if/afifo/mem_ram_4_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_4_DO3</Dynamic>
            <Navigation>host_if/afifo/mem_ram_4_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_1_DO2</Dynamic>
            <Navigation>host_if/afifo/mem_ram_1_DO2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>host_if/afifo/mem_ram_1_DO3</Dynamic>
            <Navigation>host_if/afifo/mem_ram_1_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>clk_dac</Dynamic>
            <Navigation>clk_dac</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rd_n</Dynamic>
            <Navigation>rd_n</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>334</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv&quot;:106:41:106:57|Rounding real from 1018.160000 to 1018 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv</Navigation>
            <Navigation>106</Navigation>
            <Navigation>41</Navigation>
            <Navigation>106</Navigation>
            <Navigation>57</Navigation>
            <Navigation>Rounding real from 1018.160000 to 1018 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG813 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv&quot;:107:41:107:58|Rounding real from 4072.640000 to 4073 (simulation mismatch possible)</Dynamic>
            <Navigation>CG813</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv</Navigation>
            <Navigation>107</Navigation>
            <Navigation>41</Navigation>
            <Navigation>107</Navigation>
            <Navigation>58</Navigation>
            <Navigation>Rounding real from 4072.640000 to 4073 (simulation mismatch possible)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv&quot;:63:4:63:12|Pruning unused bits 6 to 0 of fnum_p1[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv</Navigation>
            <Navigation>63</Navigation>
            <Navigation>4</Navigation>
            <Navigation>63</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning unused bits 6 to 0 of fnum_p1[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv&quot;:82:4:82:12|Pruning unused bits 5 to 4 of tmp0_p1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv</Navigation>
            <Navigation>82</Navigation>
            <Navigation>4</Navigation>
            <Navigation>82</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning unused bits 5 to 4 of tmp0_p1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv&quot;:86:6:86:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv</Navigation>
            <Navigation>86</Navigation>
            <Navigation>6</Navigation>
            <Navigation>86</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:70:4:70:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>4</Navigation>
            <Navigation>70</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv&quot;:71:6:71:13|Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>6</Navigation>
            <Navigation>71</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing instance bankb_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv&quot;:118:4:118:12|Pruning register bit 23 of rand_num[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv</Navigation>
            <Navigation>118</Navigation>
            <Navigation>4</Navigation>
            <Navigation>118</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bit 23 of rand_num[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:288:4:288:12|Pruning unused bits 17 to 0 of final_phase_p5[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>288</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning unused bits 17 to 0 of final_phase_p5[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:288:4:288:12|Pruning unused bits 7 to 0 of log_sin_plus_gain_p6[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>288</Navigation>
            <Navigation>4</Navigation>
            <Navigation>288</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning unused bits 7 to 0 of log_sin_plus_gain_p6[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL271 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:208:4:208:12|Pruning unused bits 9 to 0 of final_phase_p4[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL271</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>208</Navigation>
            <Navigation>4</Navigation>
            <Navigation>208</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning unused bits 9 to 0 of final_phase_p4[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:270:4:270:12|Pruning register bits 2 to 0 of tmp_ws7_p5[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>270</Navigation>
            <Navigation>4</Navigation>
            <Navigation>270</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 2 to 0 of tmp_ws7_p5[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:189:4:189:12|Pruning register bits 9 to 0 of modulation_shifted_p3[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>189</Navigation>
            <Navigation>4</Navigation>
            <Navigation>189</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 9 to 0 of modulation_shifted_p3[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:71:4:71:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>71</Navigation>
            <Navigation>4</Navigation>
            <Navigation>71</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:216:59:216:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>216</Navigation>
            <Navigation>59</Navigation>
            <Navigation>216</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:217:59:217:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>217</Navigation>
            <Navigation>59</Navigation>
            <Navigation>217</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:218:59:218:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>218</Navigation>
            <Navigation>59</Navigation>
            <Navigation>218</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:219:59:219:77|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>219</Navigation>
            <Navigation>59</Navigation>
            <Navigation>219</Navigation>
            <Navigation>77</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:302:54:302:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>302</Navigation>
            <Navigation>54</Navigation>
            <Navigation>302</Navigation>
            <Navigation>72</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:303:54:303:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>303</Navigation>
            <Navigation>54</Navigation>
            <Navigation>303</Navigation>
            <Navigation>72</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:304:54:304:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>304</Navigation>
            <Navigation>54</Navigation>
            <Navigation>304</Navigation>
            <Navigation>72</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1340 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:305:54:305:72|Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>305</Navigation>
            <Navigation>54</Navigation>
            <Navigation>305</Navigation>
            <Navigation>72</Navigation>
            <Navigation>Index into variable connection_sel could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv&quot;:66:36:66:41|Object status is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>36</Navigation>
            <Navigation>66</Navigation>
            <Navigation>41</Navigation>
            <Navigation>Object status is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv&quot;:48:28:48:38|Input port bits 7 to 6 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv</Navigation>
            <Navigation>48</Navigation>
            <Navigation>28</Navigation>
            <Navigation>48</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input port bits 7 to 6 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv&quot;:48:28:48:38|Input port bits 4 to 0 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv</Navigation>
            <Navigation>48</Navigation>
            <Navigation>28</Navigation>
            <Navigation>48</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Input port bits 4 to 0 of opl3_reg_wr[17:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv&quot;:167:4:167:12|Initial value is not supported on state machine state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv</Navigation>
            <Navigation>167</Navigation>
            <Navigation>4</Navigation>
            <Navigation>167</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Initial value is not supported on state machine state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv&quot;:61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>61</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 23 to 22 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv&quot;:61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>61</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 5 to 1 of sample_opl3_r_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv&quot;:61:4:61:12|Pruning register bits 23 to 22 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>61</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 23 to 22 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv&quot;:61:4:61:12|Pruning register bits 5 to 1 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>61</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bits 5 to 1 of sample_opl3_l_p1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv&quot;:476:4:476:12|Pruning register bit 0 of delay_counter[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv</Navigation>
            <Navigation>476</Navigation>
            <Navigation>4</Navigation>
            <Navigation>476</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bit 0 of delay_counter[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv&quot;:56:34:56:46|Input port bits 12 to 10 of modulation_p1[12:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv</Navigation>
            <Navigation>56</Navigation>
            <Navigation>34</Navigation>
            <Navigation>56</Navigation>
            <Navigation>46</Navigation>
            <Navigation>Input port bits 12 to 10 of modulation_p1[12:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv&quot;:53:36:53:39|Input port bits 7 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv</Navigation>
            <Navigation>53</Navigation>
            <Navigation>36</Navigation>
            <Navigation>53</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Input port bits 7 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL249 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv&quot;:92:4:92:12|Initial value is not supported on state machine state</Dynamic>
            <Navigation>CL249</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv</Navigation>
            <Navigation>92</Navigation>
            <Navigation>4</Navigation>
            <Navigation>92</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Initial value is not supported on state machine state</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv&quot;:49:36:49:39|Input port bits 5 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv</Navigation>
            <Navigation>49</Navigation>
            <Navigation>36</Navigation>
            <Navigation>49</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Input port bits 5 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv&quot;:91:4:91:12|Pruning register bit 19 of post_mult_p2[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv</Navigation>
            <Navigation>91</Navigation>
            <Navigation>4</Navigation>
            <Navigation>91</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Pruning register bit 19 of post_mult_p2[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv&quot;:50:36:50:39|Input port bits 6 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv</Navigation>
            <Navigation>50</Navigation>
            <Navigation>36</Navigation>
            <Navigation>50</Navigation>
            <Navigation>39</Navigation>
            <Navigation>Input port bits 6 to 0 of fnum[9:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv&quot;:58:4:58:12|Found inferred clock opl3|clk which controls 1364 sequential elements including reset_sync.r2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv</Navigation>
            <Navigation>58</Navigation>
            <Navigation>4</Navigation>
            <Navigation>58</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Found inferred clock opl3|clk which controls 1364 sequential elements including reset_sync.r2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v&quot;:145:1:145:6|Found inferred clock opl3|clk_host which controls 51 sequential elements including host_if.afifo.wgray[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v</Navigation>
            <Navigation>145</Navigation>
            <Navigation>1</Navigation>
            <Navigation>145</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock opl3|clk_host which controls 51 sequential elements including host_if.afifo.wgray[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.bank_num_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.bank_num_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt1_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.bank_num_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.feedback_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[1] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.is_odd_period_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv&quot;:54:4:54:12|Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.phase_generator.phase_acc_mem.bankb_sr.out[2] because it is equivalent to instance channels.control_operators.operator.phase_generator.bank_num_sr.out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v&quot;:167:1:167:6|Removing instance host_if.afifo.rd_addr[6] because it is equivalent to instance host_if.afifo.rgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v</Navigation>
            <Navigation>167</Navigation>
            <Navigation>1</Navigation>
            <Navigation>167</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance host_if.afifo.rd_addr[6] because it is equivalent to instance host_if.afifo.rgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v&quot;:145:1:145:6|Removing instance host_if.afifo.wr_addr[6] because it is equivalent to instance host_if.afifo.wgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v</Navigation>
            <Navigation>145</Navigation>
            <Navigation>1</Navigation>
            <Navigation>145</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing instance host_if.afifo.wr_addr[6] because it is equivalent to instance host_if.afifo.wgray[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.operator_out_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ch_abcd_cnt_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ch_abcd_cnt_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.channels(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM kon_block_fnum_high_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM kon_block_fnum_high_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[5:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM fnum_low_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM fnum_low_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ws_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ws_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[2:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM sl_rr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM sl_rr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ar_dr_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ar_dr_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ksl_tl_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM ksl_tl_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM am_vib_egt_ksr_mult_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM am_vib_egt_ksr_mult_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[7:0] (in view: work.control_operators(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[25] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[24] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[23] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[22] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[21] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[20] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[19] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[18] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[17] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[16] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[15] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[12] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[11] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[10] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[0] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[9] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[8] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[7] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[6] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[5] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[4] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[3] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[2] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[1] because it is equivalent to instance channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.genblk1.dob_p1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM kon_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM kon_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[0] (in view: work.operator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM env_int_mem.bankgen\[1\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM env_int_mem.bankgen\[0\]\.genblk1\.mem_bank.ram[8:0] (in view: work.envelope_generator(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance bankgen\[1\]\.genblk1\.mem_bank.ram[3:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance bankgen\[1\]\.genblk1\.mem_bank.ram[3:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX344 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|Unrecognized syn_ramstyle &quot;MLAB&quot; on instance bankgen\[0\]\.genblk1\.mem_bank.ram[3:0]</Dynamic>
            <Navigation>FX344</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Unrecognized syn_ramstyle &quot;MLAB&quot; on instance bankgen\[0\]\.genblk1\.mem_bank.ram[3:0] </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM bankgen\[1\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM bankgen\[1\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX107 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv&quot;:76:4:76:12|RAM bankgen\[0\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Dynamic>
            <Navigation>FX107</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv</Navigation>
            <Navigation>76</Navigation>
            <Navigation>4</Navigation>
            <Navigation>76</Navigation>
            <Navigation>12</Navigation>
            <Navigation>RAM bankgen\[0\]\.genblk1\.mem_bank.ram[3:0] (in view: work.mem_multi_bank_reset_4s_18s_0s_8_2s_1s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the &quot;Read Write Check on RAM&quot; Implementation Option. For more information, search for &quot;read/write conflict check&quot; in Online Help.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[14] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv&quot;:87:8:87:16|Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv</Navigation>
            <Navigation>87</Navigation>
            <Navigation>8</Navigation>
            <Navigation>87</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing sequential instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[13] because it is equivalent to instance channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.genblk1.dob_p1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FO156 |Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[0\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.</Dynamic>
            <Navigation>FO156</Navigation>
            <Navigation>Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[0\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FO156 |Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[1\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.</Dynamic>
            <Navigation>FO156</Navigation>
            <Navigation>Selected technology does not include support for GND input channels.control_operators.fb_cnt1_mem.bankgen\[1\]\.genblk1\.mem_bank.ram_ram. Inserting an inverter to convert input from GND to VCC.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock opl3|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock opl3|clk with period 5.00ns. Please declare a user-defined clock on port clk.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock opl3|clk_host with period 5.00ns. Please declare a user-defined clock on port clk_host.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock opl3|clk_host with period 5.00ns. Please declare a user-defined clock on port clk_host.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>