

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jan 25 11:38:15 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       S4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32118|  32118|  32118|  32118|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  32060|  32060|      3206|          -|          -|    10|    no    |
        | + Flat_Loop          |   3201|   3201|         4|          2|          1|  1600|    yes   |
        |- Sum_Loop            |     24|     24|         7|          2|          1|    10|    yes   |
        |- Prediction_Loop     |     19|     19|        11|          1|          1|    10|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 3
  Pipeline-0 : II = 2, D = 4, States = { 4 5 6 7 }
  Pipeline-1 : II = 2, D = 7, States = { 11 12 13 14 15 16 17 }
  Pipeline-2 : II = 1, D = 11, States = { 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 11 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 18 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 11 
18 --> 19 
19 --> 30 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 19 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1600 x float]* %flat_array) nounwind, !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !13"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense/dense.cpp:8]   --->   Operation 34 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_ln8 = phi i4 [ 0, %0 ], [ %add_ln8, %meminst ]" [dense/dense.cpp:8]   --->   Operation 36 'phi' 'phi_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln8 = add i4 %phi_ln8, 1" [dense/dense.cpp:8]   --->   Operation 37 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %phi_ln8 to i64" [dense/dense.cpp:8]   --->   Operation 38 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln8" [dense/dense.cpp:8]   --->   Operation 39 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [dense/dense.cpp:8]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %phi_ln8, -7" [dense/dense.cpp:8]   --->   Operation 41 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %.preheader9.preheader, label %meminst" [dense/dense.cpp:8]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader9" [dense/dense.cpp:11]   --->   Operation 45 'br' <Predicate = (icmp_ln8)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader9.preheader ]"   --->   Operation 46 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %d_0, -6" [dense/dense.cpp:11]   --->   Operation 47 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense/dense.cpp:11]   --->   Operation 49 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Loop_P_begin, label %Dense_Loop_begin" [dense/dense.cpp:11]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense/dense.cpp:12]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense/dense.cpp:12]   --->   Operation 52 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %d_0 to i64" [dense/dense.cpp:18]   --->   Operation 53 'zext' 'zext_ln18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %d_0 to i15" [dense/dense.cpp:16]   --->   Operation 54 'zext' 'zext_ln16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [dense/dense.cpp:16]   --->   Operation 55 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind" [dense/dense.cpp:25]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %2" [dense/dense.cpp:27]   --->   Operation 57 'br' <Predicate = (icmp_ln11)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %Flat_Loop ]"   --->   Operation 58 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %Flat_Loop ]"   --->   Operation 59 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.88ns)   --->   "%icmp_ln16 = icmp eq i11 %f_0, -448" [dense/dense.cpp:16]   --->   Operation 60 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.63ns)   --->   "%f = add i11 %f_0, 1" [dense/dense.cpp:16]   --->   Operation 62 'add' 'f' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Dense_Loop_end, label %Flat_Loop" [dense/dense.cpp:16]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i11 %f_0 to i64" [dense/dense.cpp:18]   --->   Operation 64 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [dense/dense.cpp:18]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i14 %tmp_s to i15" [dense/dense.cpp:18]   --->   Operation 66 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [dense/dense.cpp:18]   --->   Operation 67 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i12 %tmp_10 to i15" [dense/dense.cpp:18]   --->   Operation 68 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18 = add i15 %zext_ln18_3, %zext_ln18_2" [dense/dense.cpp:18]   --->   Operation 69 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln18_1 = add i15 %add_ln18, %zext_ln16" [dense/dense.cpp:18]   --->   Operation 70 'add' 'add_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i15 %add_ln18_1 to i64" [dense/dense.cpp:18]   --->   Operation 71 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln18_4" [dense/dense.cpp:18]   --->   Operation 72 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:18]   --->   Operation 73 'load' 'dense_weights_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* %flat_array, i64 0, i64 %zext_ln18_1" [dense/dense.cpp:18]   --->   Operation 74 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:18]   --->   Operation 75 'load' 'flat_array_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:18]   --->   Operation 76 'load' 'dense_weights_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:18]   --->   Operation 77 'load' 'flat_array_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 78 [2/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:18]   --->   Operation 78 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 79 [1/2] (12.3ns)   --->   "%tmp_3 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:18]   --->   Operation 79 'fmul' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense/dense.cpp:18]   --->   Operation 80 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [dense/dense.cpp:17]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [dense/dense.cpp:17]   --->   Operation 82 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense/dense.cpp:18]   --->   Operation 83 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 84 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_3" [dense/dense.cpp:18]   --->   Operation 84 'fadd' 'w_sum' <Predicate = (!icmp_ln16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_8) nounwind" [dense/dense.cpp:19]   --->   Operation 85 'specregionend' 'empty_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [dense/dense.cpp:16]   --->   Operation 86 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%dense_bias_addr = getelementptr inbounds [10 x float]* @dense_bias, i64 0, i64 %zext_ln18" [dense/dense.cpp:21]   --->   Operation 87 'getelementptr' 'dense_bias_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (3.25ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [dense/dense.cpp:21]   --->   Operation 88 'load' 'dense_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 9 <SV = 5> <Delay = 25.8>
ST_9 : Operation 89 [1/2] (3.25ns)   --->   "%dense_bias_load = load float* %dense_bias_addr, align 4" [dense/dense.cpp:21]   --->   Operation 89 'load' 'dense_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_9 : Operation 90 [2/2] (22.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_bias_load" [dense/dense.cpp:21]   --->   Operation 90 'fadd' 'tmp_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 24.9>
ST_10 : Operation 91 [1/2] (22.5ns)   --->   "%tmp_2 = fadd float %w_sum_0, %dense_bias_load" [dense/dense.cpp:21]   --->   Operation 91 'fadd' 'tmp_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln18" [dense/dense.cpp:21]   --->   Operation 92 'getelementptr' 'dense_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (2.32ns)   --->   "store float %tmp_2, float* %dense_array_addr_2, align 4" [dense/dense.cpp:21]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_4) nounwind" [dense/dense.cpp:22]   --->   Operation 94 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader9" [dense/dense.cpp:11]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.32>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %Loop_P_begin ], [ %sum, %Sum_Loop ]"   --->   Operation 96 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %Loop_P_begin ], [ %i, %Sum_Loop ]"   --->   Operation 97 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %i_0, -6" [dense/dense.cpp:27]   --->   Operation 98 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 99 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense/dense.cpp:27]   --->   Operation 100 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader.preheader, label %Sum_Loop" [dense/dense.cpp:27]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %i_0 to i64" [dense/dense.cpp:29]   --->   Operation 102 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln29" [dense/dense.cpp:29]   --->   Operation 103 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 104 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:29]   --->   Operation 104 'load' 'dense_array_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 4> <Delay = 23.2>
ST_12 : Operation 105 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:29]   --->   Operation 105 'load' 'dense_array_load' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 106 [4/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:29]   --->   Operation 106 'fexp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 5> <Delay = 20.8>
ST_13 : Operation 107 [3/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:29]   --->   Operation 107 'fexp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 6> <Delay = 20.8>
ST_14 : Operation 108 [2/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:29]   --->   Operation 108 'fexp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 7> <Delay = 20.8>
ST_15 : Operation 109 [1/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:29]   --->   Operation 109 'fexp' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 8> <Delay = 22.5>
ST_16 : Operation 110 [2/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:29]   --->   Operation 110 'fadd' 'sum' <Predicate = (!icmp_ln27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 22.5>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [dense/dense.cpp:28]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [dense/dense.cpp:28]   --->   Operation 112 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense/dense.cpp:29]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 114 [1/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:29]   --->   Operation 114 'fadd' 'sum' <Predicate = (!icmp_ln27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_7) nounwind" [dense/dense.cpp:30]   --->   Operation 115 'specregionend' 'empty_8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "br label %2" [dense/dense.cpp:27]   --->   Operation 116 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 1.76>
ST_18 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader" [dense/dense.cpp:33]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 5> <Delay = 2.32>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 118 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %j_0, -6" [dense/dense.cpp:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 120 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense/dense.cpp:33]   --->   Operation 121 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %Loop_P_end, label %Prediction_Loop" [dense/dense.cpp:33]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %j_0 to i64" [dense/dense.cpp:35]   --->   Operation 123 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln35" [dense/dense.cpp:35]   --->   Operation 124 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_19 : Operation 125 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:35]   --->   Operation 125 'load' 'dense_array_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 6> <Delay = 23.2>
ST_20 : Operation 126 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:35]   --->   Operation 126 'load' 'dense_array_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 127 [4/4] (20.8ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:35]   --->   Operation 127 'fexp' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 7> <Delay = 20.8>
ST_21 : Operation 128 [3/4] (20.8ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:35]   --->   Operation 128 'fexp' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 8> <Delay = 20.8>
ST_22 : Operation 129 [2/4] (20.8ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:35]   --->   Operation 129 'fexp' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 9> <Delay = 20.8>
ST_23 : Operation 130 [1/4] (20.8ns)   --->   "%tmp_5 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:35]   --->   Operation 130 'fexp' 'tmp_5' <Predicate = (!icmp_ln33)> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 10> <Delay = 23.6>
ST_24 : Operation 131 [6/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 131 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 23.6>
ST_25 : Operation 132 [5/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 132 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 23.6>
ST_26 : Operation 133 [4/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 133 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 23.6>
ST_27 : Operation 134 [3/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 134 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 23.6>
ST_28 : Operation 135 [2/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 135 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 25.9>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind" [dense/dense.cpp:34]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5) nounwind" [dense/dense.cpp:34]   --->   Operation 137 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dense/dense.cpp:35]   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 139 [1/6] (23.6ns)   --->   "%tmp_6 = fdiv float %tmp_5, %sum_0" [dense/dense.cpp:35]   --->   Operation 139 'fdiv' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 140 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln35" [dense/dense.cpp:35]   --->   Operation 140 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 141 [1/1] (2.32ns)   --->   "store float %tmp_6, float* %prediction_addr, align 4" [dense/dense.cpp:35]   --->   Operation 141 'store' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_9) nounwind" [dense/dense.cpp:36]   --->   Operation 142 'specregionend' 'empty_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [dense/dense.cpp:33]   --->   Operation 143 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 30 <SV = 6> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_1) nounwind" [dense/dense.cpp:37]   --->   Operation 144 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [dense/dense.cpp:38]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000000000000]
dense_array        (alloca           ) [ 0011111111111111111111111111110]
br_ln0             (br               ) [ 0110000000000000000000000000000]
phi_ln8            (phi              ) [ 0010000000000000000000000000000]
add_ln8            (add              ) [ 0110000000000000000000000000000]
zext_ln8           (zext             ) [ 0000000000000000000000000000000]
dense_array_addr   (getelementptr    ) [ 0000000000000000000000000000000]
store_ln8          (store            ) [ 0000000000000000000000000000000]
icmp_ln8           (icmp             ) [ 0010000000000000000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000000000]
br_ln8             (br               ) [ 0110000000000000000000000000000]
br_ln11            (br               ) [ 0011111111100000000000000000000]
d_0                (phi              ) [ 0001000000000000000000000000000]
icmp_ln11          (icmp             ) [ 0001111111111111110000000000000]
empty_3            (speclooptripcount) [ 0000000000000000000000000000000]
d                  (add              ) [ 0011111111100000000000000000000]
br_ln11            (br               ) [ 0000000000000000000000000000000]
specloopname_ln12  (specloopname     ) [ 0000000000000000000000000000000]
tmp_4              (specregionbegin  ) [ 0000111111100000000000000000000]
zext_ln18          (zext             ) [ 0000111111100000000000000000000]
zext_ln16          (zext             ) [ 0000111100000000000000000000000]
br_ln16            (br               ) [ 0001111111100000000000000000000]
tmp_1              (specregionbegin  ) [ 0000000000011111111111111111111]
br_ln27            (br               ) [ 0001111111111111110000000000000]
f_0                (phi              ) [ 0000100000000000000000000000000]
w_sum_0            (phi              ) [ 0000111111100000000000000000000]
icmp_ln16          (icmp             ) [ 0001111111100000000000000000000]
empty_4            (speclooptripcount) [ 0000000000000000000000000000000]
f                  (add              ) [ 0001111111100000000000000000000]
br_ln16            (br               ) [ 0000000000000000000000000000000]
zext_ln18_1        (zext             ) [ 0000000000000000000000000000000]
tmp_s              (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln18_2        (zext             ) [ 0000000000000000000000000000000]
tmp_10             (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln18_3        (zext             ) [ 0000000000000000000000000000000]
add_ln18           (add              ) [ 0000000000000000000000000000000]
add_ln18_1         (add              ) [ 0000000000000000000000000000000]
zext_ln18_4        (zext             ) [ 0000000000000000000000000000000]
dense_weights_addr (getelementptr    ) [ 0000010000000000000000000000000]
flat_array_addr    (getelementptr    ) [ 0000010000000000000000000000000]
dense_weights_load (load             ) [ 0000101000000000000000000000000]
flat_array_load    (load             ) [ 0000101000000000000000000000000]
tmp_3              (fmul             ) [ 0000010100000000000000000000000]
specloopname_ln17  (specloopname     ) [ 0000000000000000000000000000000]
tmp_8              (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln18  (specpipeline     ) [ 0000000000000000000000000000000]
w_sum              (fadd             ) [ 0001111111100000000000000000000]
empty_5            (specregionend    ) [ 0000000000000000000000000000000]
br_ln16            (br               ) [ 0001111111100000000000000000000]
dense_bias_addr    (getelementptr    ) [ 0000000001000000000000000000000]
dense_bias_load    (load             ) [ 0000000000100000000000000000000]
tmp_2              (fadd             ) [ 0000000000000000000000000000000]
dense_array_addr_2 (getelementptr    ) [ 0000000000000000000000000000000]
store_ln21         (store            ) [ 0000000000000000000000000000000]
empty_6            (specregionend    ) [ 0000000000000000000000000000000]
br_ln11            (br               ) [ 0011111111100000000000000000000]
sum_0              (phi              ) [ 0000000000011111111111111111110]
i_0                (phi              ) [ 0000000000010000000000000000000]
icmp_ln27          (icmp             ) [ 0000000000011111110000000000000]
empty_7            (speclooptripcount) [ 0000000000000000000000000000000]
i                  (add              ) [ 0001000000011111110000000000000]
br_ln27            (br               ) [ 0000000000000000000000000000000]
zext_ln29          (zext             ) [ 0000000000000000000000000000000]
dense_array_addr_1 (getelementptr    ) [ 0000000000001000000000000000000]
dense_array_load   (load             ) [ 0000000000011111000000000000000]
tmp                (fexp             ) [ 0000000000011000110000000000000]
specloopname_ln28  (specloopname     ) [ 0000000000000000000000000000000]
tmp_7              (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln29  (specpipeline     ) [ 0000000000000000000000000000000]
sum                (fadd             ) [ 0001000000011111110000000000000]
empty_8            (specregionend    ) [ 0000000000000000000000000000000]
br_ln27            (br               ) [ 0001000000011111110000000000000]
br_ln33            (br               ) [ 0000000000000000001111111111110]
j_0                (phi              ) [ 0000000000000000000100000000000]
icmp_ln33          (icmp             ) [ 0000000000000000000111111111110]
empty_9            (speclooptripcount) [ 0000000000000000000000000000000]
j                  (add              ) [ 0000000000000000001111111111110]
br_ln33            (br               ) [ 0000000000000000000000000000000]
zext_ln35          (zext             ) [ 0000000000000000000111111111110]
dense_array_addr_3 (getelementptr    ) [ 0000000000000000000110000000000]
dense_array_load_1 (load             ) [ 0000000000000000000101110000000]
tmp_5              (fexp             ) [ 0000000000000000000100001111110]
specloopname_ln34  (specloopname     ) [ 0000000000000000000000000000000]
tmp_9              (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln35  (specpipeline     ) [ 0000000000000000000000000000000]
tmp_6              (fdiv             ) [ 0000000000000000000000000000000]
prediction_addr    (getelementptr    ) [ 0000000000000000000000000000000]
store_ln35         (store            ) [ 0000000000000000000000000000000]
empty_10           (specregionend    ) [ 0000000000000000000000000000000]
br_ln33            (br               ) [ 0000000000000000001111111111110]
empty_11           (specregionend    ) [ 0000000000000000000000000000000]
ret_ln38           (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dense_array_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dense_array_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln8/2 store_ln21/10 dense_array_load/11 dense_array_load_1/19 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dense_weights_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_load/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="flat_array_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="dense_bias_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="2"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_bias_addr/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_bias_load/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_array_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="4"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dense_array_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/11 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_array_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_3/19 "/>
</bind>
</comp>

<comp id="155" class="1004" name="prediction_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="10"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/29 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln35_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/29 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_ln8_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln8 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_ln8_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln8/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="d_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="d_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="f_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="1"/>
<pin id="192" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="f_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="w_sum_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="w_sum_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="sum_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="sum_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/11 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="1"/>
<pin id="227" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_0_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/11 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/19 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/6 tmp_2/9 sum/16 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="32" slack="7"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6/24 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/12 tmp_5/20 "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln8_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln11_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="d_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln18_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln16_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="f_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln18_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln18_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln18_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln18_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="14" slack="0"/>
<pin id="366" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln18_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="1"/>
<pin id="372" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln18_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln27_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="4" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln29_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln33_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/19 "/>
</bind>
</comp>

<comp id="402" class="1004" name="j_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/19 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln35_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/19 "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln8_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln11_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="425" class="1005" name="d_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="430" class="1005" name="zext_ln18_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="2"/>
<pin id="432" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln16_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="1"/>
<pin id="438" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln16_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="445" class="1005" name="f_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="450" class="1005" name="dense_weights_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="1"/>
<pin id="452" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="flat_array_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="1"/>
<pin id="457" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="dense_weights_load_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_load "/>
</bind>
</comp>

<comp id="465" class="1005" name="flat_array_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="w_sum_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="480" class="1005" name="dense_bias_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_bias_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="dense_bias_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_bias_load "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_ln27_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="494" class="1005" name="i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="499" class="1005" name="dense_array_addr_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="sum_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="509" class="1005" name="icmp_ln33_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="513" class="1005" name="j_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="518" class="1005" name="zext_ln35_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="10"/>
<pin id="520" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="523" class="1005" name="dense_array_addr_3_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="1"/>
<pin id="525" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="201" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="247" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="253"><net_src comp="128" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="213" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="255" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="102" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="115" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="262" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="267"><net_src comp="213" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="88" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="88" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="268" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="289"><net_src comp="172" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="172" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="300"><net_src comp="172" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="183" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="183" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="183" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="183" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="194" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="194" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="194" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="194" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="194" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="347" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="383"><net_src comp="229" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="229" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="229" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="400"><net_src comp="240" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="34" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="240" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="240" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="416"><net_src comp="285" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="424"><net_src comp="302" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="308" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="433"><net_src comp="314" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="439"><net_src comp="318" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="444"><net_src comp="322" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="328" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="453"><net_src comp="95" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="458"><net_src comp="108" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="463"><net_src comp="102" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="468"><net_src comp="115" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="473"><net_src comp="255" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="478"><net_src comp="247" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="483"><net_src comp="121" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="488"><net_src comp="128" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="493"><net_src comp="379" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="385" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="502"><net_src comp="141" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="507"><net_src comp="247" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="512"><net_src comp="396" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="402" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="521"><net_src comp="408" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="526"><net_src comp="148" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {29 }
 - Input state : 
	Port: dense : flat_array | {4 5 }
	Port: dense : dense_weights | {4 5 }
	Port: dense : dense_bias | {8 9 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		zext_ln8 : 1
		dense_array_addr : 2
		store_ln8 : 3
		icmp_ln8 : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		d : 1
		br_ln11 : 2
		zext_ln18 : 1
		zext_ln16 : 1
	State 4
		icmp_ln16 : 1
		f : 1
		br_ln16 : 2
		zext_ln18_1 : 1
		tmp_s : 1
		zext_ln18_2 : 2
		tmp_10 : 1
		zext_ln18_3 : 2
		add_ln18 : 3
		add_ln18_1 : 4
		zext_ln18_4 : 5
		dense_weights_addr : 6
		dense_weights_load : 7
		flat_array_addr : 2
		flat_array_load : 3
	State 5
		tmp_3 : 1
	State 6
		w_sum : 1
	State 7
		empty_5 : 1
	State 8
		dense_bias_load : 1
	State 9
		tmp_2 : 1
	State 10
		store_ln21 : 1
	State 11
		icmp_ln27 : 1
		i : 1
		br_ln27 : 2
		zext_ln29 : 1
		dense_array_addr_1 : 2
		dense_array_load : 3
	State 12
		tmp : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		empty_8 : 1
	State 18
	State 19
		icmp_ln33 : 1
		j : 1
		br_ln33 : 2
		zext_ln35 : 1
		dense_array_addr_3 : 2
		dense_array_load_1 : 3
	State 20
		tmp_5 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln35 : 1
		empty_10 : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_262     |    0    |   268   |   978   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_268     |    7    |   144   |   866   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_247     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_255     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_285   |    0    |    0    |    13   |
|          |      d_fu_308      |    0    |    0    |    13   |
|          |      f_fu_328      |    0    |    0    |    13   |
|    add   |   add_ln18_fu_363  |    0    |    0    |    15   |
|          |  add_ln18_1_fu_369 |    0    |    0    |    15   |
|          |      i_fu_385      |    0    |    0    |    13   |
|          |      j_fu_402      |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_296  |    0    |    0    |    9    |
|          |  icmp_ln11_fu_302  |    0    |    0    |    9    |
|   icmp   |  icmp_ln16_fu_322  |    0    |    0    |    13   |
|          |  icmp_ln27_fu_379  |    0    |    0    |    9    |
|          |  icmp_ln33_fu_396  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |   zext_ln8_fu_291  |    0    |    0    |    0    |
|          |  zext_ln18_fu_314  |    0    |    0    |    0    |
|          |  zext_ln16_fu_318  |    0    |    0    |    0    |
|          | zext_ln18_1_fu_334 |    0    |    0    |    0    |
|   zext   | zext_ln18_2_fu_347 |    0    |    0    |    0    |
|          | zext_ln18_3_fu_359 |    0    |    0    |    0    |
|          | zext_ln18_4_fu_374 |    0    |    0    |    0    |
|          |  zext_ln29_fu_391  |    0    |    0    |    0    |
|          |  zext_ln35_fu_408  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_s_fu_339    |    0    |    0    |    0    |
|          |    tmp_10_fu_351   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |   717   |   2693  |
|----------|--------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| dense_array |    0   |   64   |    5   |    0   |
|  dense_bias |    0   |   32   |    5   |    -   |
|dense_weights|   32   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |   32   |   96   |   10   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      add_ln8_reg_413     |    4   |
|        d_0_reg_179       |    4   |
|         d_reg_425        |    4   |
|dense_array_addr_1_reg_499|    4   |
|dense_array_addr_3_reg_523|    4   |
|  dense_bias_addr_reg_480 |    4   |
|  dense_bias_load_reg_485 |   32   |
|dense_weights_addr_reg_450|   14   |
|dense_weights_load_reg_460|   32   |
|        f_0_reg_190       |   11   |
|         f_reg_445        |   11   |
|  flat_array_addr_reg_455 |   11   |
|  flat_array_load_reg_465 |   32   |
|        i_0_reg_225       |    4   |
|         i_reg_494        |    4   |
|     icmp_ln11_reg_421    |    1   |
|     icmp_ln16_reg_441    |    1   |
|     icmp_ln27_reg_490    |    1   |
|     icmp_ln33_reg_509    |    1   |
|        j_0_reg_236       |    4   |
|         j_reg_513        |    4   |
|      phi_ln8_reg_168     |    4   |
|          reg_274         |   32   |
|          reg_279         |   32   |
|       sum_0_reg_213      |   32   |
|        sum_reg_504       |   32   |
|       tmp_3_reg_470      |   32   |
|      w_sum_0_reg_201     |   32   |
|       w_sum_reg_475      |   32   |
|     zext_ln16_reg_436    |   15   |
|     zext_ln18_reg_430    |   64   |
|     zext_ln35_reg_518    |   64   |
+--------------------------+--------+
|           Total          |   558  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_102 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_201  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_0_reg_213   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_247    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_247    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_255    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_255    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_268    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   690  || 21.5482 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   717  |  2693  |    -   |
|   Memory  |   32   |    -   |    -   |   96   |   10   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   150  |    -   |
|  Register |    -   |    -   |    -   |   558  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   12   |   21   |  1371  |  2853  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
