// Seed: 3277261261
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply1 id_3
);
  if (id_1 ? id_0 : 1) begin : LABEL_0
    wire id_5;
  end else initial if (1) id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    output tri1 id_4
    , id_8,
    input uwire id_5,
    input wand id_6
);
  wire id_9;
  assign id_8 = id_5 <= id_0;
  wire id_10;
  wire id_11;
  wire id_12 = id_12;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
  wor id_13 = ~id_6 - 1'b0;
endmodule
