Running: E:\Softwares\Xilinx_ISE_Design_Suite_v14.7\soft\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/tb_isim_beh.exe -prj E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/CSA.v" into library work
Analyzing Verilog file "E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/tb.v" into library work
Analyzing Verilog file "E:/Softwares/Xilinx_ISE_Design_Suite_v14.7/soft/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/tb.v" Line 6: Size mismatch in connection of port <sum>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module CSA
Compiling module top
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/Profess/University/6th semester/mine/DSD lab/lab13/labtask/CSA/tb_isim_beh.exe
Fuse Memory Usage: 27848 KB
Fuse CPU Usage: 515 ms
