\documentclass[conference]{IEEEtran}

% =========================
% Packages
% =========================
\usepackage{amsmath, amssymb}
\usepackage{subcaption}
\usepackage{graphicx}
\usepackage{cite}
\usepackage{booktabs}
\usepackage{multirow}
\usepackage{url}
\usepackage{float}

% For fixed-point / hardware notation
\usepackage{siunitx}

% =========================
% Title & Author
% =========================
\title{Systolic Array Architecture for GAN-Based EEG Artifact Removal}

\author{
\begin{minipage}[t]{0.32\textwidth}
    \centering
    \textbf{Dharma Anargya Jowandy}\\
    Electrical Engineering\\
    \textit{School of Electrical Engineering and Informatics, Bandung Institute of Technology}\\
    Bandung, Indonesia\\
    13223075@std.stei.itb.ac.id
\end{minipage}
\hfill
\begin{minipage}[t]{0.32\textwidth}
    \centering
    \textbf{Rizmi Ahmad Raihan}\\
    Electrical Engineering\\
    \textit{School of Electrical Engineering and Informatics, Bandung Institute of Technology}\\
    Bandung, Indonesia\\
    13223051@std.stei.itb.ac.id
\end{minipage}
\hfill
\begin{minipage}[t]{0.32\textwidth}
    \centering
    \textbf{Aryo Wisanggeni}\\
    Informatics Engineering\\
    \textit{School of Electrical Engineering and Informatics, Bandung Institute of Technology}\\
    Bandung, Indonesia\\
    13523100@std.stei.itb.ac.id
\end{minipage}
}


\begin{document}
\maketitle

% =========================
% Abstract
% =========================
\begin{abstract}
This paper presents a hardware-oriented design of a Generative Adversarial Network (GAN) inference pipeline optimized for integrated circuit (IC) implementation. The proposed system focuses on fixed-point quantization, batch normalization fusion, and DDR-based weight loading to reduce memory bandwidth and computational cost while preserving output fidelity.
\end{abstract}

\begin{IEEEkeywords}
Generative Adversarial Network, IC Design, Systolic Array, EEG artifact Removal
\end{IEEEkeywords}

% =========================
% Sections
% =========================
\section{Introduction}
\input{sections/introduction}

\section{Proposed Architecture}
\input{sections/proposed_architecture}

\section{Hardware Architecture}
\input{sections/hardware_architecture}

\section{Harware Implementation and Simulation}
\input{sections/hardware_implementation_and_simulation}

\section{Evaluation}
\input{sections/conclusion}

\section{Conclusion}
\input{sections/conclusion}

\section*{Acknowledgment}
\input{sections/acknowledgment}

% =========================
% Bibliography
% =========================
\bibliographystyle{IEEEtran}
\bibliography{refs}

\end{document}
