// Seed: 1479478751
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4 = id_2;
  tri0 id_5;
  supply0 id_6 = 1'h0 | id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_4 = id_2, id_5;
  assign id_3 = id_1;
  wire id_6;
  module_0(
      id_3, id_1
  );
  always @(posedge 1) begin
    id_2 = (id_5) <-> 1;
  end
endmodule
