#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar  7 18:06:11 2025
# Process ID         : 16724
# Current directory  : /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/convn_valid/xsim_script.tcl}
# Log file           : /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/xsim.log
# Journal file       : /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/xsim.jou
# Running On         : duludulu-VMware-Virtual-Platform
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency      : 3072.005 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 16
# Host memory        : 16719 MB
# Swap memory        : 4294 MB
# Total Virtual      : 21014 MB
# Available Virtual  : 14426 MB
#-----------------------------------------------------------
source xsim.dir/convn_valid/xsim_script.tcl
# xsim {convn_valid} -autoloadwcfg -tclbatch {convn_valid.tcl}
Time resolution is 1 ps
source convn_valid.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1986 [n/a] @ "107000"
// RTL Simulation : 1 / 1986 [n/a] @ "522926000"
// RTL Simulation : 2 / 1986 [n/a] @ "1045739000"
// RTL Simulation : 3 / 1986 [n/a] @ "1568551000"
// RTL Simulation : 4 / 1986 [n/a] @ "2091363000"
// RTL Simulation : 5 / 1986 [n/a] @ "2614176000"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
// RTL Simulation : 6 / 1986 [n/a] @ "3136988000"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:02:25 . Memory (MB): peak = 1396.840 ; gain = 72.004 ; free physical = 2813 ; free virtual = 13659
INFO: [Common 17-344] 'run' was cancelled
xsim: Time (s): cpu = 00:00:00.61 ; elapsed = 00:02:26 . Memory (MB): peak = 1396.840 ; gain = 130.480 ; free physical = 2813 ; free virtual = 13659
INFO: [Common 17-344] 'source' was cancelled
