-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    bytePlanes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_full_n : IN STD_LOGIC;
    bytePlanes_write : OUT STD_LOGIC;
    Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_empty_n : IN STD_LOGIC;
    Height_read : OUT STD_LOGIC;
    WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_empty_n : IN STD_LOGIC;
    WidthInBytes_read : OUT STD_LOGIC;
    VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_empty_n : IN STD_LOGIC;
    VideoFormat_read : OUT STD_LOGIC;
    WidthInBytes_c_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_full_n : IN STD_LOGIC;
    WidthInBytes_c_write : OUT STD_LOGIC;
    height_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_full_n : IN STD_LOGIC;
    height_c_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Height_blk_n : STD_LOGIC;
    signal WidthInBytes_blk_n : STD_LOGIC;
    signal VideoFormat_blk_n : STD_LOGIC;
    signal WidthInBytes_c_blk_n : STD_LOGIC;
    signal height_c_blk_n : STD_LOGIC;
    signal VideoFormat_read_read_fu_156_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal VideoFormat_read_reg_333 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal Height_read_reg_337 : STD_LOGIC_VECTOR (11 downto 0);
    signal widthInPix_reg_342 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln915_1_fu_219_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln915_1_reg_355 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln920_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln920_reg_360 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub100_fu_247_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub100_reg_365 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_370 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_2_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_2_reg_375 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp12_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp12_reg_380 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_4_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_4_reg_385 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_5_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_5_reg_390 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_6_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp103_6_reg_395 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln927_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal y_fu_152 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_2_fu_322_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln915_fu_210_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln915_fu_213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal remainPix_fu_207_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln918_fu_229_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal remainPix_1_fu_239_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_253_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_275_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        bytePlanes_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_full_n : IN STD_LOGIC;
        bytePlanes_write : OUT STD_LOGIC;
        trunc_ln915_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        icmp_ln920 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp103_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub100_cast3 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp103_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read,
        bytePlanes_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din,
        bytePlanes_num_data_valid => ap_const_lv11_0,
        bytePlanes_fifo_cap => ap_const_lv11_0,
        bytePlanes_full_n => bytePlanes_full_n,
        bytePlanes_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write,
        trunc_ln915_1 => trunc_ln915_1_reg_355,
        icmp_ln920 => icmp_ln920_reg_360,
        cmp103_6 => cmp103_6_reg_395,
        cmp103_5 => cmp103_5_reg_390,
        cmp103_4 => cmp103_4_reg_385,
        cmp103_3 => icmp12_reg_380,
        cmp103_2 => cmp103_2_reg_375,
        sub100_cast3 => sub100_reg_365,
        cmp103_1 => icmp_reg_370);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (not((ap_const_lv6_18 = VideoFormat_read_reg_333)) or (icmp_ln927_fu_317_p2 = ap_const_lv1_1)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln927_fu_317_p2 = ap_const_lv1_0) and (ap_const_lv6_18 = VideoFormat_read_reg_333))) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                y_fu_152 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln927_fu_317_p2 = ap_const_lv1_0) and (ap_const_lv6_18 = VideoFormat_read_reg_333))) then 
                y_fu_152 <= y_2_fu_322_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                Height_read_reg_337 <= Height_dout;
                VideoFormat_read_reg_333 <= VideoFormat_dout;
                widthInPix_reg_342 <= WidthInBytes_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp103_2_reg_375 <= cmp103_2_fu_269_p2;
                cmp103_4_reg_385 <= cmp103_4_fu_291_p2;
                cmp103_5_reg_390 <= cmp103_5_fu_297_p2;
                cmp103_6_reg_395 <= cmp103_6_fu_303_p2;
                icmp12_reg_380 <= icmp12_fu_285_p2;
                icmp_ln920_reg_360 <= icmp_ln920_fu_233_p2;
                icmp_reg_370 <= icmp_fu_263_p2;
                sub100_reg_365 <= sub100_fu_247_p2;
                trunc_ln915_1_reg_355 <= add_ln915_fu_213_p2(15 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, VideoFormat_read_read_fu_156_p2, VideoFormat_read_reg_333, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done, ap_CS_fsm_state3, icmp_ln927_fu_317_p2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and not((ap_const_lv6_18 = VideoFormat_read_read_fu_156_p2)) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_18 = VideoFormat_read_read_fu_156_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (not((ap_const_lv6_18 = VideoFormat_read_reg_333)) or (icmp_ln927_fu_317_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    Height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_blk_n <= Height_empty_n;
        else 
            Height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_read <= ap_const_logic_1;
        else 
            Height_read <= ap_const_logic_0;
        end if; 
    end process;


    VideoFormat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, VideoFormat_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_blk_n <= VideoFormat_empty_n;
        else 
            VideoFormat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    VideoFormat_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_read <= ap_const_logic_1;
        else 
            VideoFormat_read <= ap_const_logic_0;
        end if; 
    end process;

    VideoFormat_read_read_fu_156_p2 <= VideoFormat_dout;

    WidthInBytes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_blk_n <= WidthInBytes_empty_n;
        else 
            WidthInBytes_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInBytes_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_blk_n <= WidthInBytes_c_full_n;
        else 
            WidthInBytes_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    WidthInBytes_c_din <= WidthInBytes_dout;

    WidthInBytes_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_write <= ap_const_logic_1;
        else 
            WidthInBytes_c_write <= ap_const_logic_0;
        end if; 
    end process;


    WidthInBytes_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_read <= ap_const_logic_1;
        else 
            WidthInBytes_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln915_fu_213_p2 <= std_logic_vector(unsigned(zext_ln915_fu_210_p1) + unsigned(ap_const_lv16_7));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if (((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, VideoFormat_read_reg_333, ap_CS_fsm_state3, icmp_ln927_fu_317_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (not((ap_const_lv6_18 = VideoFormat_read_reg_333)) or (icmp_ln927_fu_317_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(VideoFormat_read_reg_333, ap_CS_fsm_state3, icmp_ln927_fu_317_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (not((ap_const_lv6_18 = VideoFormat_read_reg_333)) or (icmp_ln927_fu_317_p2 = ap_const_lv1_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bytePlanes_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_din;

    bytePlanes_write_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            bytePlanes_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_bytePlanes_write;
        else 
            bytePlanes_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp103_2_fu_269_p2 <= "1" when (unsigned(remainPix_1_fu_239_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp103_4_fu_291_p2 <= "1" when (unsigned(remainPix_1_fu_239_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp103_5_fu_297_p2 <= "1" when (unsigned(remainPix_1_fu_239_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp103_6_fu_303_p2 <= "1" when (unsigned(remainPix_1_fu_239_p3) > unsigned(ap_const_lv4_6)) else "0";
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_ap_start_reg;

    height_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_blk_n <= height_c_full_n;
        else 
            height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c_din <= Height_dout;

    height_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (height_c_full_n = ap_const_logic_0) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_write <= ap_const_logic_1;
        else 
            height_c_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp12_fu_285_p2 <= "0" when (tmp_1_fu_275_p4 = ap_const_lv2_0) else "1";
    icmp_fu_263_p2 <= "0" when (tmp_fu_253_p4 = ap_const_lv3_0) else "1";
    icmp_ln920_fu_233_p2 <= "1" when (remainPix_fu_207_p1 = ap_const_lv3_0) else "0";
    icmp_ln927_fu_317_p2 <= "1" when (y_fu_152 = Height_read_reg_337) else "0";

    img_read_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1_fu_190_img_read;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    remainPix_1_fu_239_p3 <= 
        ap_const_lv4_8 when (icmp_ln920_fu_233_p2(0) = '1') else 
        zext_ln918_fu_229_p1;
    remainPix_fu_207_p1 <= widthInPix_reg_342(3 - 1 downto 0);
    sub100_fu_247_p2 <= std_logic_vector(unsigned(trunc_ln915_1_fu_219_p4) + unsigned(ap_const_lv13_1FFF));
    tmp_1_fu_275_p4 <= remainPix_1_fu_239_p3(3 downto 2);
    tmp_fu_253_p4 <= remainPix_1_fu_239_p3(3 downto 1);
    trunc_ln915_1_fu_219_p4 <= add_ln915_fu_213_p2(15 downto 3);
    y_2_fu_322_p2 <= std_logic_vector(unsigned(y_fu_152) + unsigned(ap_const_lv12_1));
    zext_ln915_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(widthInPix_reg_342),16));
    zext_ln918_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(remainPix_fu_207_p1),4));
end behav;
