vhdtdtfi -lib work ../package_register.vhd -lib work ../packageALU.vhd -lib work ../multx4.vhd -lib work ../multx2.vhd -lib work ../fulladder.vhd -lib work ../onebitALU.vhd -lib work ../multx.vhd -lib work ../lastonebitALU.vhd -lib work ../GenericReg.vhd -lib work ../decoder.vhd -lib work ../RegisterFile.vhd -lib work sign_extent.vhd -lib work multx2_bit.vhd -lib work fulladder_pc.vhd -lib work CU.vhd -lib work ALUControl.vhd -lib work ../InstMem.V3.vhd -lib work ../Datamem.V4.vhd -lib work ../ALU.vhd -lib work ../MainModule.vhd -prj mile22 -o MainModule.spl -module MainModule -template C:/Xilinx/14.5/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 MainModule.spl {D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.sym} 
xst -intstyle ise -ifn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.xst" -ofn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.syr" 
xst -intstyle ise -ifn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.xst" -ofn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.syr" 
xst -intstyle ise -ifn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.xst" -ofn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.syr" 
xst -intstyle ise -ifn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.xst" -ofn "D:/year 3/semester 2/material/archi/project/mile2/Milestone2/Milestone2/Milestone2/mile22/MainModule.syr" 
