// Seed: 568459800
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1
  );
  always @(posedge id_1);
  wire id_2;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  wor id_20 = 1;
  assign id_15 = id_6;
endmodule
module module_2 (
    input wand  id_0,
    input uwire id_1
);
  id_3 :
  assert property (@(1) id_3)
  else id_3 <= id_3;
  wire id_4;
  module_0(
      id_4, id_4
  );
  wire id_5 = id_5;
  wire id_6;
  assign id_3 = 1;
endmodule
