# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/CompOutput.vhd" \
"../../../../ALU.srcs/sources_1/new/CompOut.vhd" \

# Do not sort compile order
nosort
