//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Verilog Simulation Model file
//Tool Version: V1.9.11 (64-bit)
//Created Time: Sat Mar  1 18:32:38 2025

`timescale 100 ps/100 ps
module WatchEventsCore(
	Data,
	Clk,
	WrEn,
	RdEn,
	Reset,
	Q,
	Empty,
	Full
);
input [71:0] Data;
input Clk;
input WrEn;
input RdEn;
input Reset;
output [71:0] Q;
output Empty;
output Full;
wire Clk;
wire [71:0] Data;
wire Empty;
wire Full;
wire GND;
wire [71:0] Q;
wire RdEn;
wire Reset;
wire VCC;
wire WrEn;
wire \fifo_sc_inst/n13_5 ;
wire \fifo_sc_inst/wfull_val ;
wire \fifo_sc_inst/mem_651 ;
wire \fifo_sc_inst/mem_653 ;
wire \fifo_sc_inst/mem_655 ;
wire \fifo_sc_inst/mem_657 ;
wire \fifo_sc_inst/mem_659 ;
wire \fifo_sc_inst/mem_661 ;
wire \fifo_sc_inst/mem_663 ;
wire \fifo_sc_inst/mem_665 ;
wire \fifo_sc_inst/rbin_next_0_7 ;
wire \fifo_sc_inst/wbin_next_0_7 ;
wire \fifo_sc_inst/wfull_val_4 ;
wire \fifo_sc_inst/wfull_val_5 ;
wire \fifo_sc_inst/mem_666 ;
wire \fifo_sc_inst/mem_667 ;
wire \fifo_sc_inst/rbin_next_2_8 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_24 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_18 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_20 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_22 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_24 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_0_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_1_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_2_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_3_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_4_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_5_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_6_G[71]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[0]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[1]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[2]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[3]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[4]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[5]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[6]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[7]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[8]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[9]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[10]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[11]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[12]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[13]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[14]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[15]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[16]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[17]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[18]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[19]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[20]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[21]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[22]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[23]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[24]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[25]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[26]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[27]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[28]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[29]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[30]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[31]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[32]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[33]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[34]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[35]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[36]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[37]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[38]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[39]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[40]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[41]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[42]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[43]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[44]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[45]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[46]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[47]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[48]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[49]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[50]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[51]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[52]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[53]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[54]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[55]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[56]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[57]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[58]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[59]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[60]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[61]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[62]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[63]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[64]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[65]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[66]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[67]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[68]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[69]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[70]_3 ;
wire \fifo_sc_inst/mem_mem_RAMREG_7_G[71]_3 ;
wire \fifo_sc_inst/n341_1_SUM ;
wire \fifo_sc_inst/n341_3 ;
wire \fifo_sc_inst/n342_1_SUM ;
wire \fifo_sc_inst/n342_3 ;
wire \fifo_sc_inst/n343_1_SUM ;
wire \fifo_sc_inst/n343_3 ;
wire \fifo_sc_inst/n344_1_SUM ;
wire \fifo_sc_inst/n344_3 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_3_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_10_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_17_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_24_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_31_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_38_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_45_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_52_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_59_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_66_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_73_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_80_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_87_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_94_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_101_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_108_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_115_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_122_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_129_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_136_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_143_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_150_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_157_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_164_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_171_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_178_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_185_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_192_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_199_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_206_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_213_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_220_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_227_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_234_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_241_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_248_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_255_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_262_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_269_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_276_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_283_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_290_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_297_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_304_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_311_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_318_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_325_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_332_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_339_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_346_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_353_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_360_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_367_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_374_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_381_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_388_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_395_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_402_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_409_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_416_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_423_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_430_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_437_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_444_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_451_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_458_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_465_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_472_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_479_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_486_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_493_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_14 ;
wire \fifo_sc_inst/mem_RAMOUT_500_G[2]_16 ;
wire \fifo_sc_inst/mem_RAMOUT_0_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_7_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_14_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_21_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_28_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_35_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_42_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_49_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_56_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_63_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_70_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_77_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_84_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_91_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_98_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_105_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_112_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_119_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_126_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_133_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_140_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_147_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_154_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_161_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_168_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_175_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_182_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_189_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_196_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_203_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_210_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_217_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_224_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_231_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_238_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_245_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_252_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_259_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_266_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_273_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_280_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_287_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_294_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_301_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_308_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_315_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_322_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_329_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_336_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_343_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_350_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_357_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_364_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_371_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_378_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_385_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_392_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_399_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_406_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_413_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_420_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_427_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_434_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_441_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_448_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_455_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_462_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_469_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_476_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_483_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_490_G[0]_4 ;
wire \fifo_sc_inst/mem_RAMOUT_497_G[0]_4 ;
wire \fifo_sc_inst/rempty_val_5 ;
wire [3:1] \fifo_sc_inst/rbin_next ;
wire [3:1] \fifo_sc_inst/wbin_next ;
wire [3:0] \fifo_sc_inst/rbin ;
wire [3:0] \fifo_sc_inst/wbin ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT3 \fifo_sc_inst/n13_s1  (
	.I0(RdEn),
	.I1(Empty),
	.I2(\fifo_sc_inst/n344_3 ),
	.F(\fifo_sc_inst/n13_5 )
);
defparam \fifo_sc_inst/n13_s1 .INIT=8'hE0;
LUT4 \fifo_sc_inst/wfull_val_s0  (
	.I0(\fifo_sc_inst/wfull_val_4 ),
	.I1(\fifo_sc_inst/rbin_next [3]),
	.I2(\fifo_sc_inst/wbin_next [3]),
	.I3(\fifo_sc_inst/wfull_val_5 ),
	.F(\fifo_sc_inst/wfull_val )
);
defparam \fifo_sc_inst/wfull_val_s0 .INIT=16'h2800;
LUT4 \fifo_sc_inst/mem_s649  (
	.I0(\fifo_sc_inst/wbin [1]),
	.I1(\fifo_sc_inst/wbin [0]),
	.I2(\fifo_sc_inst/wbin [2]),
	.I3(\fifo_sc_inst/mem_666 ),
	.F(\fifo_sc_inst/mem_651 )
);
defparam \fifo_sc_inst/mem_s649 .INIT=16'h0100;
LUT4 \fifo_sc_inst/mem_s650  (
	.I0(\fifo_sc_inst/wbin [1]),
	.I1(\fifo_sc_inst/wbin [2]),
	.I2(\fifo_sc_inst/wbin [0]),
	.I3(\fifo_sc_inst/mem_666 ),
	.F(\fifo_sc_inst/mem_653 )
);
defparam \fifo_sc_inst/mem_s650 .INIT=16'h1000;
LUT4 \fifo_sc_inst/mem_s651  (
	.I0(\fifo_sc_inst/wbin [0]),
	.I1(\fifo_sc_inst/wbin [2]),
	.I2(\fifo_sc_inst/mem_666 ),
	.I3(\fifo_sc_inst/wbin [1]),
	.F(\fifo_sc_inst/mem_655 )
);
defparam \fifo_sc_inst/mem_s651 .INIT=16'h1000;
LUT2 \fifo_sc_inst/mem_s652  (
	.I0(\fifo_sc_inst/wbin [2]),
	.I1(\fifo_sc_inst/mem_667 ),
	.F(\fifo_sc_inst/mem_657 )
);
defparam \fifo_sc_inst/mem_s652 .INIT=4'h4;
LUT4 \fifo_sc_inst/mem_s653  (
	.I0(\fifo_sc_inst/wbin [1]),
	.I1(\fifo_sc_inst/wbin [0]),
	.I2(\fifo_sc_inst/mem_666 ),
	.I3(\fifo_sc_inst/wbin [2]),
	.F(\fifo_sc_inst/mem_659 )
);
defparam \fifo_sc_inst/mem_s653 .INIT=16'h1000;
LUT4 \fifo_sc_inst/mem_s654  (
	.I0(\fifo_sc_inst/wbin [1]),
	.I1(\fifo_sc_inst/mem_666 ),
	.I2(\fifo_sc_inst/wbin [0]),
	.I3(\fifo_sc_inst/wbin [2]),
	.F(\fifo_sc_inst/mem_661 )
);
defparam \fifo_sc_inst/mem_s654 .INIT=16'h4000;
LUT4 \fifo_sc_inst/mem_s655  (
	.I0(\fifo_sc_inst/wbin [0]),
	.I1(\fifo_sc_inst/wbin [1]),
	.I2(\fifo_sc_inst/mem_666 ),
	.I3(\fifo_sc_inst/wbin [2]),
	.F(\fifo_sc_inst/mem_663 )
);
defparam \fifo_sc_inst/mem_s655 .INIT=16'h4000;
LUT2 \fifo_sc_inst/mem_s656  (
	.I0(\fifo_sc_inst/mem_667 ),
	.I1(\fifo_sc_inst/wbin [2]),
	.F(\fifo_sc_inst/mem_665 )
);
defparam \fifo_sc_inst/mem_s656 .INIT=4'h8;
LUT3 \fifo_sc_inst/rbin_next_0_s3  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_sc_inst/rbin [0]),
	.F(\fifo_sc_inst/rbin_next_0_7 )
);
defparam \fifo_sc_inst/rbin_next_0_s3 .INIT=8'hB4;
LUT4 \fifo_sc_inst/rbin_next_1_s3  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_sc_inst/rbin [0]),
	.I3(\fifo_sc_inst/rbin [1]),
	.F(\fifo_sc_inst/rbin_next [1])
);
defparam \fifo_sc_inst/rbin_next_1_s3 .INIT=16'hBF40;
LUT2 \fifo_sc_inst/rbin_next_2_s3  (
	.I0(\fifo_sc_inst/rbin_next_2_8 ),
	.I1(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/rbin_next [2])
);
defparam \fifo_sc_inst/rbin_next_2_s3 .INIT=4'h6;
LUT3 \fifo_sc_inst/rbin_next_3_s2  (
	.I0(\fifo_sc_inst/rbin_next_2_8 ),
	.I1(\fifo_sc_inst/rbin [2]),
	.I2(\fifo_sc_inst/rbin [3]),
	.F(\fifo_sc_inst/rbin_next [3])
);
defparam \fifo_sc_inst/rbin_next_3_s2 .INIT=8'h78;
LUT3 \fifo_sc_inst/wbin_next_0_s3  (
	.I0(Full),
	.I1(WrEn),
	.I2(\fifo_sc_inst/wbin [0]),
	.F(\fifo_sc_inst/wbin_next_0_7 )
);
defparam \fifo_sc_inst/wbin_next_0_s3 .INIT=8'hB4;
LUT4 \fifo_sc_inst/wbin_next_1_s3  (
	.I0(Full),
	.I1(WrEn),
	.I2(\fifo_sc_inst/wbin [0]),
	.I3(\fifo_sc_inst/wbin [1]),
	.F(\fifo_sc_inst/wbin_next [1])
);
defparam \fifo_sc_inst/wbin_next_1_s3 .INIT=16'hBF40;
LUT2 \fifo_sc_inst/wbin_next_2_s3  (
	.I0(\fifo_sc_inst/mem_667 ),
	.I1(\fifo_sc_inst/wbin [2]),
	.F(\fifo_sc_inst/wbin_next [2])
);
defparam \fifo_sc_inst/wbin_next_2_s3 .INIT=4'h6;
LUT3 \fifo_sc_inst/wbin_next_3_s2  (
	.I0(\fifo_sc_inst/mem_667 ),
	.I1(\fifo_sc_inst/wbin [2]),
	.I2(\fifo_sc_inst/wbin [3]),
	.F(\fifo_sc_inst/wbin_next [3])
);
defparam \fifo_sc_inst/wbin_next_3_s2 .INIT=8'h78;
LUT4 \fifo_sc_inst/wfull_val_s1  (
	.I0(\fifo_sc_inst/rbin_next_2_8 ),
	.I1(\fifo_sc_inst/mem_667 ),
	.I2(\fifo_sc_inst/wbin [2]),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/wfull_val_4 )
);
defparam \fifo_sc_inst/wfull_val_s1 .INIT=16'h9669;
LUT4 \fifo_sc_inst/wfull_val_s2  (
	.I0(\fifo_sc_inst/wbin_next_0_7 ),
	.I1(\fifo_sc_inst/rbin_next_0_7 ),
	.I2(\fifo_sc_inst/wbin_next [1]),
	.I3(\fifo_sc_inst/rbin_next [1]),
	.F(\fifo_sc_inst/wfull_val_5 )
);
defparam \fifo_sc_inst/wfull_val_s2 .INIT=16'h9009;
LUT2 \fifo_sc_inst/mem_s657  (
	.I0(Full),
	.I1(WrEn),
	.F(\fifo_sc_inst/mem_666 )
);
defparam \fifo_sc_inst/mem_s657 .INIT=4'h4;
LUT4 \fifo_sc_inst/mem_s658  (
	.I0(Full),
	.I1(WrEn),
	.I2(\fifo_sc_inst/wbin [1]),
	.I3(\fifo_sc_inst/wbin [0]),
	.F(\fifo_sc_inst/mem_667 )
);
defparam \fifo_sc_inst/mem_s658 .INIT=16'h4000;
LUT4 \fifo_sc_inst/rbin_next_2_s4  (
	.I0(Empty),
	.I1(RdEn),
	.I2(\fifo_sc_inst/rbin [0]),
	.I3(\fifo_sc_inst/rbin [1]),
	.F(\fifo_sc_inst/rbin_next_2_8 )
);
defparam \fifo_sc_inst/rbin_next_2_s4 .INIT=16'h4000;
LUT4 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[0]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[0]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_3_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_0_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[0]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[0]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_3_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_0_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[0]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[0]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_3_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_0_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[0]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[0]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_3_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_0_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[1]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[1]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_10_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_7_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[1]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[1]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_10_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_7_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[1]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[1]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_10_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_7_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[1]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[1]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_10_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_7_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[2]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[2]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_17_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_14_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[2]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[2]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_17_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_14_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[2]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[2]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_17_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_14_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[2]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[2]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_17_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_14_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[3]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[3]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_24_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_21_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[3]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[3]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_24_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_21_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[3]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[3]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_24_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_21_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[3]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[3]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_24_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_21_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[4]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[4]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_31_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_28_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[4]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[4]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_31_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_28_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[4]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[4]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_31_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_28_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[4]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[4]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_31_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_28_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[5]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[5]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_38_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_35_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[5]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[5]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_38_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_35_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[5]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[5]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_38_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_35_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[5]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[5]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_38_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_35_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[6]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[6]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_45_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_42_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[6]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[6]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_45_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_42_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[6]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[6]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_45_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_42_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[6]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[6]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_45_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_42_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[7]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[7]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_52_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_49_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[7]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[7]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_52_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_49_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[7]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[7]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_52_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_49_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[7]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[7]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_52_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_49_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[8]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[8]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_59_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_56_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[8]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[8]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_59_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_56_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[8]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[8]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_59_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_56_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[8]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[8]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_59_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_56_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[9]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[9]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_66_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_63_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[9]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[9]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_66_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_63_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[9]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[9]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_66_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_63_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[9]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[9]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_66_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_63_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[10]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[10]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_73_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_70_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[10]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[10]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_73_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_70_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[10]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[10]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_73_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_70_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[10]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[10]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_73_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_70_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[11]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[11]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_80_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_77_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[11]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[11]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_80_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_77_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[11]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[11]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_80_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_77_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[11]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[11]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_80_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_77_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[12]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[12]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_87_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_84_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[12]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[12]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_87_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_84_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[12]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[12]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_87_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_84_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[12]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[12]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_87_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_84_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[13]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[13]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_94_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_91_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[13]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[13]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_94_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_91_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[13]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[13]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_94_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_91_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[13]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[13]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_94_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_91_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[14]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[14]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_101_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_98_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[14]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[14]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_101_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_98_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[14]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[14]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_101_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_98_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[14]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[14]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_101_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_98_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[15]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[15]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_108_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_105_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[15]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[15]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_108_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_105_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[15]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[15]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_108_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_105_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[15]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[15]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_108_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_105_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[16]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[16]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_115_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_112_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[16]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[16]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_115_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_112_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[16]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[16]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_115_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_112_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[16]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[16]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_115_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_112_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[17]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[17]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_122_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_119_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[17]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[17]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_122_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_119_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[17]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[17]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_122_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_119_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[17]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[17]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_122_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_119_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[18]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[18]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_129_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_126_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[18]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[18]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_129_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_126_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[18]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[18]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_129_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_126_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[18]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[18]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_129_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_126_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[19]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[19]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_136_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_133_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[19]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[19]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_136_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_133_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[19]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[19]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_136_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_133_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[19]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[19]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_136_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_133_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[20]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[20]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_143_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_140_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[20]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[20]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_143_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_140_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[20]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[20]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_143_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_140_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[20]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[20]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_143_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_140_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[21]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[21]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_150_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_147_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[21]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[21]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_150_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_147_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[21]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[21]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_150_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_147_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[21]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[21]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_150_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_147_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[22]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[22]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_157_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_154_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[22]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[22]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_157_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_154_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[22]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[22]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_157_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_154_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[22]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[22]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_157_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_154_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[23]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[23]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_164_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_161_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[23]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[23]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_164_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_161_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[23]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[23]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_164_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_161_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[23]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[23]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_164_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_161_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[24]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[24]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_171_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_168_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[24]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[24]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_171_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_168_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[24]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[24]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_171_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_168_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[24]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[24]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_171_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_168_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[25]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[25]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_178_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_175_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[25]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[25]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_178_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_175_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[25]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[25]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_178_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_175_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[25]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[25]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_178_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_175_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[26]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[26]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_185_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_182_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[26]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[26]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_185_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_182_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[26]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[26]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_185_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_182_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[26]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[26]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_185_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_182_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[27]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[27]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_192_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_189_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[27]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[27]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_192_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_189_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[27]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[27]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_192_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_189_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[27]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[27]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_192_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_189_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[28]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[28]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_199_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_196_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[28]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[28]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_199_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_196_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[28]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[28]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_199_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_196_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[28]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[28]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_199_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_196_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[29]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[29]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_206_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_203_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[29]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[29]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_206_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_203_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[29]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[29]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_206_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_203_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[29]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[29]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_206_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_203_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[30]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[30]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_213_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_210_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[30]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[30]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_213_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_210_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[30]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[30]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_213_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_210_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[30]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[30]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_213_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_210_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[31]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[31]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_220_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_217_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[31]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[31]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_220_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_217_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[31]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[31]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_220_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_217_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[31]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[31]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_220_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_217_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[32]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[32]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_227_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_224_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[32]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[32]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_227_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_224_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[32]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[32]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_227_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_224_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[32]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[32]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_227_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_224_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[33]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[33]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_234_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_231_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[33]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[33]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_234_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_231_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[33]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[33]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_234_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_231_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[33]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[33]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_234_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_231_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[34]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[34]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_241_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_238_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[34]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[34]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_241_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_238_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[34]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[34]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_241_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_238_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[34]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[34]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_241_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_238_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[35]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[35]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_248_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_245_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[35]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[35]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_248_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_245_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[35]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[35]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_248_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_245_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[35]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[35]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_248_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_245_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[36]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[36]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_255_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_252_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[36]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[36]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_255_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_252_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[36]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[36]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_255_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_252_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[36]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[36]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_255_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_252_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[37]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[37]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_262_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_259_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[37]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[37]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_262_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_259_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[37]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[37]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_262_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_259_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[37]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[37]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_262_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_259_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[38]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[38]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_269_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_266_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[38]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[38]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_269_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_266_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[38]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[38]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_269_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_266_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[38]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[38]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_269_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_266_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[39]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[39]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_276_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_273_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[39]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[39]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_276_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_273_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[39]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[39]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_276_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_273_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[39]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[39]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_276_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_273_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[40]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[40]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_283_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_280_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[40]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[40]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_283_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_280_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[40]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[40]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_283_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_280_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[40]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[40]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_283_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_280_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[41]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[41]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_290_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_287_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[41]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[41]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_290_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_287_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[41]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[41]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_290_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_287_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[41]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[41]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_290_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_287_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[42]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[42]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_297_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_294_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[42]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[42]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_297_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_294_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[42]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[42]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_297_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_294_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[42]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[42]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_297_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_294_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[43]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[43]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_304_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_301_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[43]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[43]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_304_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_301_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[43]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[43]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_304_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_301_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[43]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[43]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_304_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_301_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[44]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[44]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_311_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_308_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[44]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[44]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_311_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_308_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[44]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[44]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_311_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_308_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[44]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[44]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_311_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_308_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[45]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[45]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_318_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_315_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[45]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[45]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_318_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_315_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[45]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[45]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_318_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_315_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[45]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[45]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_318_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_315_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[46]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[46]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_325_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_322_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[46]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[46]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_325_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_322_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[46]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[46]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_325_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_322_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[46]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[46]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_325_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_322_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[47]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[47]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_332_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_329_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[47]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[47]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_332_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_329_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[47]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[47]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_332_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_329_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[47]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[47]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_332_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_329_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[48]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[48]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_339_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_336_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[48]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[48]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_339_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_336_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[48]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[48]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_339_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_336_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[48]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[48]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_339_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_336_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[49]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[49]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_346_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_343_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[49]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[49]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_346_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_343_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[49]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[49]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_346_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_343_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[49]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[49]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_346_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_343_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[50]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[50]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_353_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_350_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[50]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[50]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_353_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_350_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[50]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[50]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_353_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_350_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[50]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[50]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_353_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_350_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[51]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[51]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_360_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_357_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[51]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[51]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_360_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_357_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[51]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[51]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_360_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_357_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[51]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[51]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_360_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_357_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[52]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[52]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_367_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_364_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[52]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[52]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_367_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_364_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[52]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[52]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_367_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_364_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[52]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[52]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_367_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_364_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[53]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[53]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_374_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_371_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[53]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[53]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_374_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_371_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[53]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[53]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_374_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_371_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[53]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[53]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_374_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_371_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[54]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[54]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_381_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_378_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[54]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[54]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_381_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_378_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[54]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[54]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_381_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_378_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[54]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[54]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_381_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_378_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[55]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[55]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_388_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_385_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[55]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[55]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_388_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_385_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[55]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[55]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_388_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_385_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[55]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[55]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_388_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_385_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[56]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[56]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_395_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_392_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[56]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[56]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_395_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_392_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[56]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[56]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_395_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_392_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[56]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[56]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_395_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_392_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[57]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[57]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_402_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_399_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[57]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[57]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_402_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_399_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[57]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[57]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_402_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_399_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[57]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[57]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_402_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_399_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[58]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[58]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_409_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_406_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[58]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[58]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_409_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_406_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[58]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[58]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_409_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_406_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[58]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[58]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_409_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_406_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[59]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[59]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_416_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_413_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[59]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[59]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_416_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_413_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[59]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[59]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_416_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_413_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[59]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[59]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_416_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_413_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[60]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[60]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_423_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_420_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[60]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[60]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_423_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_420_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[60]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[60]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_423_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_420_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[60]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[60]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_423_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_420_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[61]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[61]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_430_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_427_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[61]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[61]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_430_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_427_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[61]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[61]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_430_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_427_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[61]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[61]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_430_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_427_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[62]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[62]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_437_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_434_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[62]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[62]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_437_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_434_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[62]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[62]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_437_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_434_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[62]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[62]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_437_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_434_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[63]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[63]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_444_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_441_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[63]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[63]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_444_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_441_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[63]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[63]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_444_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_441_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[63]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[63]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_444_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_441_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[64]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[64]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_451_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_448_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[64]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[64]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_451_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_448_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[64]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[64]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_451_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_448_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[64]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[64]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_451_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_448_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[65]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[65]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_458_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_455_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[65]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[65]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_458_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_455_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[65]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[65]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_458_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_455_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[65]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[65]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_458_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_455_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[66]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[66]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_465_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_462_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[66]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[66]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_465_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_462_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[66]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[66]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_465_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_462_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[66]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[66]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_465_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_462_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[67]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[67]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_472_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_469_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[67]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[67]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_472_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_469_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[67]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[67]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_472_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_469_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[67]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[67]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_472_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_469_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[68]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[68]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_479_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_476_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[68]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[68]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_479_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_476_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[68]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[68]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_479_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_476_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[68]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[68]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_479_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_476_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[69]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[69]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_486_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_483_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[69]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[69]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_486_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_483_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[69]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[69]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_486_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_483_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[69]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[69]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_486_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_483_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[70]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[70]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_493_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_490_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[70]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[70]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_493_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_490_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[70]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[70]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_493_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_490_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[70]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[70]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_493_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_490_G[0]_s6 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s3  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_0_G[71]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_4_G[71]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_500_G[2]_18 )
);
defparam \fifo_sc_inst/mem_RAMOUT_497_G[0]_s3 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s4  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_2_G[71]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_6_G[71]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_500_G[2]_20 )
);
defparam \fifo_sc_inst/mem_RAMOUT_497_G[0]_s4 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s5  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_1_G[71]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_5_G[71]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_500_G[2]_22 )
);
defparam \fifo_sc_inst/mem_RAMOUT_497_G[0]_s5 .INIT=16'hACCA;
LUT4 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s6  (
	.I0(\fifo_sc_inst/mem_mem_RAMREG_3_G[71]_3 ),
	.I1(\fifo_sc_inst/mem_mem_RAMREG_7_G[71]_3 ),
	.I2(\fifo_sc_inst/rbin_next_2_8 ),
	.I3(\fifo_sc_inst/rbin [2]),
	.F(\fifo_sc_inst/mem_RAMOUT_500_G[2]_24 )
);
defparam \fifo_sc_inst/mem_RAMOUT_497_G[0]_s6 .INIT=16'hACCA;
DFFCE \fifo_sc_inst/Q_r2_70_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_490_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[70])
);
defparam \fifo_sc_inst/Q_r2_70_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_69_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_483_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[69])
);
defparam \fifo_sc_inst/Q_r2_69_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_68_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_476_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[68])
);
defparam \fifo_sc_inst/Q_r2_68_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_67_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_469_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[67])
);
defparam \fifo_sc_inst/Q_r2_67_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_66_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_462_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[66])
);
defparam \fifo_sc_inst/Q_r2_66_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_65_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_455_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[65])
);
defparam \fifo_sc_inst/Q_r2_65_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_64_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_448_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[64])
);
defparam \fifo_sc_inst/Q_r2_64_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_63_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_441_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[63])
);
defparam \fifo_sc_inst/Q_r2_63_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_62_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_434_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[62])
);
defparam \fifo_sc_inst/Q_r2_62_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_61_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_427_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[61])
);
defparam \fifo_sc_inst/Q_r2_61_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_60_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_420_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[60])
);
defparam \fifo_sc_inst/Q_r2_60_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_59_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_413_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[59])
);
defparam \fifo_sc_inst/Q_r2_59_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_58_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_406_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[58])
);
defparam \fifo_sc_inst/Q_r2_58_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_57_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_399_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[57])
);
defparam \fifo_sc_inst/Q_r2_57_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_56_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_392_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[56])
);
defparam \fifo_sc_inst/Q_r2_56_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_55_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_385_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[55])
);
defparam \fifo_sc_inst/Q_r2_55_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_54_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_378_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[54])
);
defparam \fifo_sc_inst/Q_r2_54_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_53_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_371_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[53])
);
defparam \fifo_sc_inst/Q_r2_53_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_52_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_364_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[52])
);
defparam \fifo_sc_inst/Q_r2_52_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_51_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_357_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[51])
);
defparam \fifo_sc_inst/Q_r2_51_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_50_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_350_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[50])
);
defparam \fifo_sc_inst/Q_r2_50_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_49_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_343_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[49])
);
defparam \fifo_sc_inst/Q_r2_49_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_48_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_336_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[48])
);
defparam \fifo_sc_inst/Q_r2_48_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_47_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_329_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[47])
);
defparam \fifo_sc_inst/Q_r2_47_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_46_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_322_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[46])
);
defparam \fifo_sc_inst/Q_r2_46_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_45_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_315_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[45])
);
defparam \fifo_sc_inst/Q_r2_45_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_44_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_308_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[44])
);
defparam \fifo_sc_inst/Q_r2_44_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_43_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_301_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[43])
);
defparam \fifo_sc_inst/Q_r2_43_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_42_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_294_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[42])
);
defparam \fifo_sc_inst/Q_r2_42_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_41_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_287_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[41])
);
defparam \fifo_sc_inst/Q_r2_41_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_40_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_280_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[40])
);
defparam \fifo_sc_inst/Q_r2_40_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_39_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_273_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[39])
);
defparam \fifo_sc_inst/Q_r2_39_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_38_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_266_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[38])
);
defparam \fifo_sc_inst/Q_r2_38_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_37_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_259_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[37])
);
defparam \fifo_sc_inst/Q_r2_37_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_36_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_252_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[36])
);
defparam \fifo_sc_inst/Q_r2_36_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_35_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_245_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[35])
);
defparam \fifo_sc_inst/Q_r2_35_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_34_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_238_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[34])
);
defparam \fifo_sc_inst/Q_r2_34_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_33_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_231_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[33])
);
defparam \fifo_sc_inst/Q_r2_33_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_32_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_224_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[32])
);
defparam \fifo_sc_inst/Q_r2_32_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_31_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_217_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[31])
);
defparam \fifo_sc_inst/Q_r2_31_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_30_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_210_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[30])
);
defparam \fifo_sc_inst/Q_r2_30_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_29_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_203_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[29])
);
defparam \fifo_sc_inst/Q_r2_29_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_28_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_196_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[28])
);
defparam \fifo_sc_inst/Q_r2_28_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_27_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_189_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[27])
);
defparam \fifo_sc_inst/Q_r2_27_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_26_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_182_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[26])
);
defparam \fifo_sc_inst/Q_r2_26_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_25_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_175_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[25])
);
defparam \fifo_sc_inst/Q_r2_25_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_24_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_168_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[24])
);
defparam \fifo_sc_inst/Q_r2_24_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_23_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_161_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[23])
);
defparam \fifo_sc_inst/Q_r2_23_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_22_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_154_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[22])
);
defparam \fifo_sc_inst/Q_r2_22_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_21_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_147_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[21])
);
defparam \fifo_sc_inst/Q_r2_21_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_20_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_140_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[20])
);
defparam \fifo_sc_inst/Q_r2_20_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_19_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_133_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[19])
);
defparam \fifo_sc_inst/Q_r2_19_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_18_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_126_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[18])
);
defparam \fifo_sc_inst/Q_r2_18_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_17_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_119_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[17])
);
defparam \fifo_sc_inst/Q_r2_17_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_16_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_112_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[16])
);
defparam \fifo_sc_inst/Q_r2_16_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_15_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_105_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[15])
);
defparam \fifo_sc_inst/Q_r2_15_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_14_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_98_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[14])
);
defparam \fifo_sc_inst/Q_r2_14_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_13_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_91_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[13])
);
defparam \fifo_sc_inst/Q_r2_13_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_12_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_84_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[12])
);
defparam \fifo_sc_inst/Q_r2_12_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_11_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_77_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[11])
);
defparam \fifo_sc_inst/Q_r2_11_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_10_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_70_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[10])
);
defparam \fifo_sc_inst/Q_r2_10_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_9_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_63_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[9])
);
defparam \fifo_sc_inst/Q_r2_9_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_8_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_56_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[8])
);
defparam \fifo_sc_inst/Q_r2_8_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_7_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_49_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[7])
);
defparam \fifo_sc_inst/Q_r2_7_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_6_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_42_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[6])
);
defparam \fifo_sc_inst/Q_r2_6_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_5_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_35_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[5])
);
defparam \fifo_sc_inst/Q_r2_5_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_4_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_28_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[4])
);
defparam \fifo_sc_inst/Q_r2_4_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_3_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_21_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[3])
);
defparam \fifo_sc_inst/Q_r2_3_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_2_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_14_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[2])
);
defparam \fifo_sc_inst/Q_r2_2_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_1_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_7_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[1])
);
defparam \fifo_sc_inst/Q_r2_1_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_0_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_0_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[0])
);
defparam \fifo_sc_inst/Q_r2_0_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/rbin_3_s0  (
	.D(\fifo_sc_inst/rbin_next [3]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/rbin [3])
);
defparam \fifo_sc_inst/rbin_3_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/rbin_2_s0  (
	.D(\fifo_sc_inst/rbin_next [2]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/rbin [2])
);
defparam \fifo_sc_inst/rbin_2_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/rbin_1_s0  (
	.D(\fifo_sc_inst/rbin_next [1]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/rbin [1])
);
defparam \fifo_sc_inst/rbin_1_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/rbin_0_s0  (
	.D(\fifo_sc_inst/rbin_next_0_7 ),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/rbin [0])
);
defparam \fifo_sc_inst/rbin_0_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/wbin_3_s0  (
	.D(\fifo_sc_inst/wbin_next [3]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/wbin [3])
);
defparam \fifo_sc_inst/wbin_3_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/wbin_2_s0  (
	.D(\fifo_sc_inst/wbin_next [2]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/wbin [2])
);
defparam \fifo_sc_inst/wbin_2_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/wbin_1_s0  (
	.D(\fifo_sc_inst/wbin_next [1]),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/wbin [1])
);
defparam \fifo_sc_inst/wbin_1_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/wbin_0_s0  (
	.D(\fifo_sc_inst/wbin_next_0_7 ),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(\fifo_sc_inst/wbin [0])
);
defparam \fifo_sc_inst/wbin_0_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Full_s0  (
	.D(\fifo_sc_inst/wfull_val ),
	.CLK(Clk),
	.CE(VCC),
	.CLEAR(Reset),
	.Q(Full)
);
defparam \fifo_sc_inst/Full_s0 .INIT=1'b0;
DFFCE \fifo_sc_inst/Q_r2_71_s0  (
	.D(\fifo_sc_inst/mem_RAMOUT_497_G[0]_4 ),
	.CLK(Clk),
	.CE(\fifo_sc_inst/n13_5 ),
	.CLEAR(Reset),
	.Q(Q[71])
);
defparam \fifo_sc_inst/Q_r2_71_s0 .INIT=1'b0;
DFFPE \fifo_sc_inst/Empty_s0  (
	.D(\fifo_sc_inst/rempty_val_5 ),
	.CLK(Clk),
	.CE(VCC),
	.PRESET(Reset),
	.Q(Empty)
);
defparam \fifo_sc_inst/Empty_s0 .INIT=1'b1;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_0_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_651 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_0_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_0_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_1_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_653 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_1_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_1_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_2_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_655 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_2_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_2_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_3_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_657 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_3_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_3_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_4_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_659 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_4_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_4_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_5_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_661 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_5_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_5_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_6_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_663 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_6_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_6_G[71]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[0]_s0  (
	.D(Data[0]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[0]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[0]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[1]_s0  (
	.D(Data[1]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[1]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[1]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[2]_s0  (
	.D(Data[2]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[2]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[2]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[3]_s0  (
	.D(Data[3]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[3]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[3]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[4]_s0  (
	.D(Data[4]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[4]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[4]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[5]_s0  (
	.D(Data[5]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[5]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[5]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[6]_s0  (
	.D(Data[6]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[6]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[6]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[7]_s0  (
	.D(Data[7]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[7]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[7]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[8]_s0  (
	.D(Data[8]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[8]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[8]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[9]_s0  (
	.D(Data[9]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[9]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[9]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[10]_s0  (
	.D(Data[10]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[10]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[10]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[11]_s0  (
	.D(Data[11]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[11]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[11]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[12]_s0  (
	.D(Data[12]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[12]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[12]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[13]_s0  (
	.D(Data[13]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[13]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[13]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[14]_s0  (
	.D(Data[14]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[14]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[14]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[15]_s0  (
	.D(Data[15]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[15]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[15]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[16]_s0  (
	.D(Data[16]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[16]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[16]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[17]_s0  (
	.D(Data[17]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[17]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[17]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[18]_s0  (
	.D(Data[18]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[18]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[18]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[19]_s0  (
	.D(Data[19]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[19]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[19]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[20]_s0  (
	.D(Data[20]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[20]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[20]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[21]_s0  (
	.D(Data[21]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[21]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[21]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[22]_s0  (
	.D(Data[22]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[22]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[22]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[23]_s0  (
	.D(Data[23]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[23]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[23]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[24]_s0  (
	.D(Data[24]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[24]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[24]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[25]_s0  (
	.D(Data[25]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[25]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[25]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[26]_s0  (
	.D(Data[26]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[26]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[26]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[27]_s0  (
	.D(Data[27]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[27]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[27]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[28]_s0  (
	.D(Data[28]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[28]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[28]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[29]_s0  (
	.D(Data[29]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[29]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[29]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[30]_s0  (
	.D(Data[30]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[30]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[30]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[31]_s0  (
	.D(Data[31]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[31]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[31]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[32]_s0  (
	.D(Data[32]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[32]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[32]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[33]_s0  (
	.D(Data[33]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[33]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[33]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[34]_s0  (
	.D(Data[34]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[34]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[34]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[35]_s0  (
	.D(Data[35]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[35]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[35]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[36]_s0  (
	.D(Data[36]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[36]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[36]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[37]_s0  (
	.D(Data[37]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[37]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[37]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[38]_s0  (
	.D(Data[38]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[38]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[38]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[39]_s0  (
	.D(Data[39]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[39]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[39]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[40]_s0  (
	.D(Data[40]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[40]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[40]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[41]_s0  (
	.D(Data[41]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[41]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[41]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[42]_s0  (
	.D(Data[42]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[42]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[42]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[43]_s0  (
	.D(Data[43]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[43]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[43]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[44]_s0  (
	.D(Data[44]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[44]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[44]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[45]_s0  (
	.D(Data[45]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[45]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[45]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[46]_s0  (
	.D(Data[46]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[46]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[46]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[47]_s0  (
	.D(Data[47]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[47]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[47]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[48]_s0  (
	.D(Data[48]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[48]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[48]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[49]_s0  (
	.D(Data[49]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[49]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[49]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[50]_s0  (
	.D(Data[50]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[50]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[50]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[51]_s0  (
	.D(Data[51]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[51]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[51]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[52]_s0  (
	.D(Data[52]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[52]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[52]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[53]_s0  (
	.D(Data[53]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[53]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[53]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[54]_s0  (
	.D(Data[54]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[54]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[54]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[55]_s0  (
	.D(Data[55]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[55]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[55]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[56]_s0  (
	.D(Data[56]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[56]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[56]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[57]_s0  (
	.D(Data[57]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[57]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[57]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[58]_s0  (
	.D(Data[58]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[58]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[58]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[59]_s0  (
	.D(Data[59]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[59]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[59]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[60]_s0  (
	.D(Data[60]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[60]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[60]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[61]_s0  (
	.D(Data[61]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[61]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[61]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[62]_s0  (
	.D(Data[62]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[62]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[62]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[63]_s0  (
	.D(Data[63]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[63]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[63]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[64]_s0  (
	.D(Data[64]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[64]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[64]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[65]_s0  (
	.D(Data[65]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[65]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[65]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[66]_s0  (
	.D(Data[66]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[66]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[66]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[67]_s0  (
	.D(Data[67]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[67]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[67]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[68]_s0  (
	.D(Data[68]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[68]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[68]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[69]_s0  (
	.D(Data[69]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[69]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[69]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[70]_s0  (
	.D(Data[70]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[70]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[70]_s0 .INIT=1'b0;
DFFRE \fifo_sc_inst/mem_mem_RAMREG_7_G[71]_s0  (
	.D(Data[71]),
	.CLK(Clk),
	.CE(\fifo_sc_inst/mem_665 ),
	.RESET(GND),
	.Q(\fifo_sc_inst/mem_mem_RAMREG_7_G[71]_3 )
);
defparam \fifo_sc_inst/mem_mem_RAMREG_7_G[71]_s0 .INIT=1'b0;
ALU \fifo_sc_inst/n341_s0  (
	.I0(\fifo_sc_inst/rbin_next_0_7 ),
	.I1(\fifo_sc_inst/wbin [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\fifo_sc_inst/n341_3 ),
	.SUM(\fifo_sc_inst/n341_1_SUM )
);
defparam \fifo_sc_inst/n341_s0 .ALU_MODE=3;
ALU \fifo_sc_inst/n342_s0  (
	.I0(\fifo_sc_inst/rbin_next [1]),
	.I1(\fifo_sc_inst/wbin [1]),
	.I3(GND),
	.CIN(\fifo_sc_inst/n341_3 ),
	.COUT(\fifo_sc_inst/n342_3 ),
	.SUM(\fifo_sc_inst/n342_1_SUM )
);
defparam \fifo_sc_inst/n342_s0 .ALU_MODE=3;
ALU \fifo_sc_inst/n343_s0  (
	.I0(\fifo_sc_inst/rbin_next [2]),
	.I1(\fifo_sc_inst/wbin [2]),
	.I3(GND),
	.CIN(\fifo_sc_inst/n342_3 ),
	.COUT(\fifo_sc_inst/n343_3 ),
	.SUM(\fifo_sc_inst/n343_1_SUM )
);
defparam \fifo_sc_inst/n343_s0 .ALU_MODE=3;
ALU \fifo_sc_inst/n344_s0  (
	.I0(\fifo_sc_inst/rbin_next [3]),
	.I1(\fifo_sc_inst/wbin [3]),
	.I3(GND),
	.CIN(\fifo_sc_inst/n343_3 ),
	.COUT(\fifo_sc_inst/n344_3 ),
	.SUM(\fifo_sc_inst/n344_1_SUM )
);
defparam \fifo_sc_inst/n344_s0 .ALU_MODE=3;
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_3_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_3_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_3_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_3_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_3_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_3_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_10_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_10_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_10_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_10_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_10_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_10_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_17_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_17_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_17_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_17_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_17_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_17_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_24_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_24_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_24_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_24_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_24_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_24_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_31_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_31_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_31_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_31_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_31_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_31_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_38_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_38_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_38_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_38_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_38_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_38_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_45_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_45_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_45_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_45_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_45_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_45_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_52_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_52_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_52_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_52_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_52_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_52_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_59_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_59_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_59_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_59_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_59_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_59_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_66_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_66_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_66_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_66_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_66_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_66_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_73_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_73_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_73_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_73_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_73_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_73_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_80_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_80_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_80_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_80_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_80_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_80_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_87_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_87_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_87_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_87_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_87_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_87_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_94_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_94_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_94_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_94_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_94_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_94_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_101_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_101_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_101_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_101_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_101_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_101_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_108_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_108_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_108_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_108_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_108_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_108_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_115_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_115_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_115_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_115_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_115_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_115_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_122_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_122_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_122_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_122_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_122_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_122_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_129_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_129_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_129_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_129_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_129_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_129_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_136_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_136_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_136_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_136_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_136_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_136_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_143_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_143_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_143_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_143_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_143_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_143_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_150_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_150_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_150_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_150_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_150_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_150_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_157_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_157_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_157_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_157_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_157_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_157_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_164_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_164_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_164_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_164_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_164_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_164_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_171_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_171_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_171_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_171_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_171_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_171_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_178_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_178_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_178_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_178_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_178_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_178_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_185_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_185_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_185_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_185_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_185_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_185_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_192_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_192_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_192_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_192_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_192_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_192_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_199_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_199_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_199_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_199_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_199_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_199_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_206_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_206_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_206_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_206_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_206_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_206_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_213_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_213_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_213_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_213_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_213_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_213_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_220_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_220_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_220_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_220_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_220_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_220_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_227_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_227_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_227_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_227_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_227_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_227_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_234_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_234_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_234_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_234_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_234_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_234_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_241_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_241_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_241_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_241_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_241_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_241_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_248_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_248_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_248_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_248_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_248_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_248_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_255_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_255_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_255_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_255_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_255_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_255_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_262_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_262_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_262_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_262_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_262_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_262_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_269_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_269_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_269_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_269_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_269_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_269_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_276_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_276_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_276_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_276_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_276_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_276_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_283_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_283_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_283_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_283_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_283_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_283_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_290_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_290_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_290_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_290_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_290_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_290_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_297_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_297_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_297_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_297_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_297_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_297_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_304_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_304_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_304_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_304_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_304_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_304_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_311_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_311_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_311_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_311_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_311_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_311_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_318_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_318_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_318_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_318_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_318_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_318_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_325_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_325_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_325_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_325_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_325_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_325_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_332_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_332_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_332_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_332_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_332_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_332_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_339_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_339_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_339_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_339_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_339_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_339_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_346_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_346_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_346_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_346_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_346_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_346_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_353_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_353_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_353_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_353_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_353_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_353_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_360_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_360_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_360_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_360_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_360_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_360_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_367_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_367_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_367_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_367_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_367_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_367_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_374_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_374_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_374_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_374_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_374_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_374_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_381_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_381_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_381_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_381_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_381_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_381_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_388_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_388_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_388_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_388_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_388_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_388_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_395_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_395_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_395_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_395_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_395_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_395_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_402_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_402_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_402_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_402_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_402_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_402_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_409_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_409_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_409_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_409_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_409_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_409_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_416_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_416_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_416_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_416_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_416_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_416_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_423_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_423_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_423_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_423_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_423_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_423_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_430_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_430_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_430_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_430_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_430_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_430_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_437_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_437_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_437_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_437_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_437_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_437_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_444_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_444_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_444_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_444_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_444_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_444_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_451_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_451_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_451_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_451_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_451_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_451_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_458_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_458_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_458_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_458_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_458_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_458_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_465_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_465_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_465_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_465_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_465_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_465_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_472_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_472_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_472_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_472_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_472_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_472_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_479_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_479_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_479_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_479_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_479_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_479_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_486_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_486_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_486_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_486_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_486_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_486_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_493_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_493_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_493_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_493_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_493_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_493_G[2]_16 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s1  (
	.I0(\fifo_sc_inst/mem_RAMOUT_500_G[2]_18 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_500_G[2]_20 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_500_G[2]_14 )
);
MUX2_LUT5 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s2  (
	.I0(\fifo_sc_inst/mem_RAMOUT_500_G[2]_22 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_500_G[2]_24 ),
	.S0(\fifo_sc_inst/rbin_next [1]),
	.O(\fifo_sc_inst/mem_RAMOUT_500_G[2]_16 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_0_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_3_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_3_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_0_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_7_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_10_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_10_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_7_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_14_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_17_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_17_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_14_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_21_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_24_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_24_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_21_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_28_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_31_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_31_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_28_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_35_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_38_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_38_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_35_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_42_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_45_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_45_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_42_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_49_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_52_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_52_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_49_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_56_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_59_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_59_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_56_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_63_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_66_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_66_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_63_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_70_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_73_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_73_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_70_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_77_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_80_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_80_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_77_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_84_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_87_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_87_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_84_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_91_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_94_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_94_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_91_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_98_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_101_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_101_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_98_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_105_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_108_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_108_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_105_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_112_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_115_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_115_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_112_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_119_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_122_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_122_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_119_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_126_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_129_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_129_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_126_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_133_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_136_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_136_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_133_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_140_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_143_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_143_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_140_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_147_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_150_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_150_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_147_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_154_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_157_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_157_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_154_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_161_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_164_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_164_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_161_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_168_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_171_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_171_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_168_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_175_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_178_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_178_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_175_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_182_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_185_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_185_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_182_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_189_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_192_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_192_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_189_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_196_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_199_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_199_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_196_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_203_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_206_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_206_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_203_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_210_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_213_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_213_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_210_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_217_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_220_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_220_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_217_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_224_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_227_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_227_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_224_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_231_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_234_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_234_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_231_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_238_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_241_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_241_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_238_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_245_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_248_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_248_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_245_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_252_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_255_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_255_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_252_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_259_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_262_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_262_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_259_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_266_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_269_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_269_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_266_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_273_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_276_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_276_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_273_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_280_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_283_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_283_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_280_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_287_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_290_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_290_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_287_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_294_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_297_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_297_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_294_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_301_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_304_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_304_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_301_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_308_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_311_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_311_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_308_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_315_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_318_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_318_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_315_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_322_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_325_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_325_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_322_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_329_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_332_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_332_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_329_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_336_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_339_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_339_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_336_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_343_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_346_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_346_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_343_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_350_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_353_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_353_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_350_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_357_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_360_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_360_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_357_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_364_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_367_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_367_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_364_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_371_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_374_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_374_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_371_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_378_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_381_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_381_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_378_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_385_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_388_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_388_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_385_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_392_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_395_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_395_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_392_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_399_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_402_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_402_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_399_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_406_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_409_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_409_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_406_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_413_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_416_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_416_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_413_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_420_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_423_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_423_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_420_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_427_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_430_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_430_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_427_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_434_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_437_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_437_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_434_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_441_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_444_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_444_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_441_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_448_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_451_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_451_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_448_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_455_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_458_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_458_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_455_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_462_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_465_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_465_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_462_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_469_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_472_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_472_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_469_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_476_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_479_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_479_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_476_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_483_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_486_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_486_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_483_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_490_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_493_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_493_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_490_G[0]_4 )
);
MUX2_LUT6 \fifo_sc_inst/mem_RAMOUT_497_G[0]_s0  (
	.I0(\fifo_sc_inst/mem_RAMOUT_500_G[2]_14 ),
	.I1(\fifo_sc_inst/mem_RAMOUT_500_G[2]_16 ),
	.S0(\fifo_sc_inst/rbin_next_0_7 ),
	.O(\fifo_sc_inst/mem_RAMOUT_497_G[0]_4 )
);
LUT1 \fifo_sc_inst/rempty_val_s1  (
	.I0(\fifo_sc_inst/n344_3 ),
	.F(\fifo_sc_inst/rempty_val_5 )
);
defparam \fifo_sc_inst/rempty_val_s1 .INIT=2'h1;
endmodule
