{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../project_2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "aula2_0": ""
    },
    "components": {
      "aula2_0": {
        "vlnv": "xilinx.com:module_ref:aula2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_aula2_0_0",
        "xci_path": "ip/design_1_aula2_0_0/design_1_aula2_0_0.xci",
        "inst_hier_path": "aula2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "aula2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i0": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "i1": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "sel": {
            "direction": "I"
          },
          "o0": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      }
    }
  }
}