Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 29 01:11:18 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.212        0.000                      0                  352        0.117        0.000                      0                  352        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.212        0.000                      0                  352        0.117        0.000                      0                  352        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.780%)  route 3.358ns (80.220%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.519     9.515    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.780%)  route 3.358ns (80.220%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.519     9.515    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.780%)  route 3.358ns (80.220%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.519     9.515    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.828ns (19.780%)  route 3.358ns (80.220%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.519     9.515    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.796%)  route 3.355ns (80.204%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.515     9.511    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.796%)  route 3.355ns (80.204%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.515     9.511    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.796%)  route 3.355ns (80.204%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.515     9.511    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.887%)  route 3.336ns (80.113%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.496     9.492    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.887%)  route 3.336ns (80.113%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.496     9.492    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.828ns (19.887%)  route 3.336ns (80.113%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.726     5.329    nolabel_line77/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDRE                                         r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  nolabel_line77/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=12, routed)          0.914     6.698    nolabel_line77/U_BIT_COUNTER/counter_out[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.822 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.137     7.959    nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.083 f  nolabel_line77/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.789     8.872    U_RECEIVER_TXD/U_FSM/Q_reg[2]
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.496     9.492    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.589    15.011    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X3Y105         FDRE (Setup_fdre_C_R)       -0.429    14.727    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_D1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.513    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  U_D1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_D1/q_reg[1]/Q
                         net (fo=2, routed)           0.065     1.720    U_D2/D[1]
    SLICE_X2Y114         FDRE                                         r  U_D2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.866     2.031    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  U_D2/q_reg[1]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.076     1.602    U_D2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_D2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.513    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_D2/q_reg[4]/Q
                         net (fo=2, routed)           0.056     1.710    U_D3/D[4]
    SLICE_X3Y115         FDRE                                         r  U_D3/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D3/q_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.078     1.591    U_D3/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.513    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_D2/q_reg[0]/Q
                         net (fo=2, routed)           0.056     1.710    U_D3/D[0]
    SLICE_X3Y115         FDRE                                         r  U_D3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D3/q_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.076     1.589    U_D3/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_D2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.512    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  U_D2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_D2/q_reg[2]/Q
                         net (fo=2, routed)           0.059     1.712    U_D3/D[2]
    SLICE_X4Y114         FDRE                                         r  U_D3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     2.028    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  U_D3/q_reg[2]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.076     1.588    U_D3/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_D2/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.512    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  U_D2/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_D2/q_reg[6]/Q
                         net (fo=2, routed)           0.074     1.727    U_D3/D[6]
    SLICE_X4Y114         FDRE                                         r  U_D3/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     2.028    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  U_D3/q_reg[6]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.078     1.590    U_D3/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_RECEIVER_RTERM/U_FSM/data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D0/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.925%)  route 0.070ns (33.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.512    U_RECEIVER_RTERM/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y115         FDSE                                         r  U_RECEIVER_RTERM/U_FSM/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDSE (Prop_fdse_C_Q)         0.141     1.653 r  U_RECEIVER_RTERM/U_FSM/data_reg[2]/Q
                         net (fo=2, routed)           0.070     1.723    U_D0/data_reg[7][2]
    SLICE_X4Y115         FDRE                                         r  U_D0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.861     2.027    U_D0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  U_D0/q_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.047     1.572    U_D0/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_D2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.513    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_D2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_D2/q_reg[3]/Q
                         net (fo=2, routed)           0.056     1.733    U_D3/D[3]
    SLICE_X2Y115         FDRE                                         r  U_D3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_D3/q_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.064     1.577    U_D3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_D0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.025%)  route 0.130ns (47.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.512    U_D0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  U_D0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_D0/q_reg[3]/Q
                         net (fo=2, routed)           0.130     1.783    U_D1/D[3]
    SLICE_X3Y114         FDRE                                         r  U_D1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.866     2.031    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  U_D1/q_reg[3]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.070     1.621    U_D1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_D2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D3/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.513    U_D2/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_D2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U_D2/q_reg[7]/Q
                         net (fo=2, routed)           0.067     1.744    U_D3/D[7]
    SLICE_X2Y115         FDRE                                         r  U_D3/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     2.030    U_D3/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  U_D3/q_reg[7]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.064     1.577    U_D3/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_D0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.512    U_D0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  U_D0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  U_D0/q_reg[2]/Q
                         net (fo=2, routed)           0.121     1.774    U_D1/D[2]
    SLICE_X4Y114         FDRE                                         r  U_D1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.862     2.028    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  U_D1/q_reg[2]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y114         FDRE (Hold_fdre_C_D)         0.066     1.593    U_D1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    U_D0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    U_D0/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y115    U_D3/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    U_D0/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    U_D3/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    U_D3/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_D3/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    U_D3/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y113    U_DISPCTL/U_CLKENB/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    U_DISPCTL/U_CLKENB/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y114    U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    U_DISPCTL/U_CLKENB/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_DISPCTL/U_CLKENB/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    U_DISPCTL/U_CLKENB/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_DISPCTL/U_CLKENB/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    U_DISPCTL/U_CLKENB/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y115    U_D0/q_reg[6]/C



