$date
  Tue Apr 12 20:41:31 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module vhdl_p2 $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 4 # r[3:0] $end
$var reg 3 $ op[2:0] $end
$upscope $end
$enddefinitions $end
#0
b0100 !
b0001 "
b0000 #
b000 $
#10000000
b1111 #
b001 $
#20000000
b0011 #
b010 $
#30000000
b0101 #
b011 $
#40000000
b0000 #
b100 $
#50000000
b1111 #
b101 $
#60000000
b0101 #
b110 $
#70000000
b1010 #
b111 $
#80000000
b0000 #
b000 $
