{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541609165503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541609165538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 10:46:05 2018 " "Processing started: Wed Nov 07 10:46:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541609165538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609165538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609165539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1541609168217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART_tx.v " "Can't analyze file -- file UART_tx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1541609182096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rcv.sv(16) " "Verilog HDL Declaration information at UART_rcv.sv(16): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609182102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rcv " "Found entity 1: UART_rcv" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise16_AuthBlck/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609182110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise16_AuthBlck/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise16_AuthBlck/PB_release.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n Auth_blk_DE0.sv(4) " "Verilog HDL Declaration information at Auth_blk_DE0.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609182122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auth_blk_de0.sv 1 1 " "Found 1 design units, including 1 entities, in source file auth_blk_de0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Auth_blk_DE0 " "Found entity 1: Auth_blk_DE0" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auth_blk.sv 1 1 " "Found 1 design units, including 1 entities, in source file auth_blk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Auth_blk " "Found entity 1: Auth_blk" {  } { { "Auth_blk.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX Auth_blk_DE0.sv(28) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(28): created implicit net for \"RX\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trmt Auth_blk_DE0.sv(33) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(33): created implicit net for \"trmt\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done Auth_blk_DE0.sv(44) " "Verilog HDL Implicit Net warning at Auth_blk_DE0.sv(44): created implicit net for \"tx_done\"" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Auth_blk_DE0 " "Elaborating entity \"Auth_blk_DE0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541609182309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auth_blk Auth_blk:iDUT " "Elaborating entity \"Auth_blk\" for hierarchy \"Auth_blk:iDUT\"" {  } { { "Auth_blk_DE0.sv" "iDUT" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rcv Auth_blk:iDUT\|UART_rcv:receiver " "Elaborating entity \"UART_rcv\" for hierarchy \"Auth_blk:iDUT\|UART_rcv:receiver\"" {  } { { "Auth_blk.sv" "receiver" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rcv.sv(81) " "Verilog HDL assignment warning at UART_rcv.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609182456 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 UART_rcv.sv(100) " "Verilog HDL assignment warning at UART_rcv.sv(100): truncated value with size 32 to match size of target (12)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UART_rcv.sv(116) " "Verilog HDL warning at UART_rcv.sv(116): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 116 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "UART_rcv.sv(117) " "Verilog HDL warning at UART_rcv.sv(117): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 117 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_shft_reg UART_rcv.sv(111) " "Verilog HDL Always Construct warning at UART_rcv.sv(111): inferring latch(es) for variable \"rx_shft_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[0\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[0\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[1\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[1\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[2\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[2\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[3\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[3\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182458 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[4\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[4\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182460 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[5\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[5\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182460 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[6\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[6\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182460 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[7\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[7\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182460 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_shft_reg\[8\] UART_rcv.sv(111) " "Inferred latch for \"rx_shft_reg\[8\]\" at UART_rcv.sv(111)" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609182460 "|Auth_blk_DE0|Auth_blk:iDUT|UART_rcv:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "Auth_blk_DE0.sv" "iPB" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "Auth_blk_DE0.sv" "iRST" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "transmitting TRANSMITTING uart_tx.sv(14) " "Verilog HDL Declaration information at uart_tx.sv(14): object \"transmitting\" differs only in case from object \"TRANSMITTING\" in the same scope" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541609182558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.sv 1 1 " "Using design file uart_tx.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541609182559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1541609182559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:iTX\"" {  } { { "Auth_blk_DE0.sv" "iTX" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609182559 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clr_done uart_tx.sv(9) " "Verilog HDL warning at uart_tx.sv(9): object clr_done used but never assigned" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541609182575 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(89) " "Verilog HDL assignment warning at uart_tx.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609182575 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(108) " "Verilog HDL assignment warning at uart_tx.sv(108): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541609182575 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clr_done 0 uart_tx.sv(9) " "Net \"clr_done\" at uart_tx.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541609182575 "|Auth_blk_DE0|UART_tx:iTX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.sv" "" { Text "I:/ece551/exercise16_AuthBlck/uart_tx.sv" 121 -1 0 } } { "PB_release.sv" "" { Text "I:/ece551/exercise16_AuthBlck/PB_release.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541609184052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541609184053 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609184110 "|Auth_blk_DE0|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609184110 "|Auth_blk_DE0|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609184110 "|Auth_blk_DE0|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609184110 "|Auth_blk_DE0|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541609184110 "|Auth_blk_DE0|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541609184110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541609184200 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541609184741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.map.smsg " "Generated suppressed messages file I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609184919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541609185866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541609185866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541609186504 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541609186504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541609186504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541609186504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541609186751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 10:46:26 2018 " "Processing ended: Wed Nov 07 10:46:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541609186751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541609186751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541609186751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541609186751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541609190660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541609190698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 10:46:28 2018 " "Processing started: Wed Nov 07 10:46:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541609190698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541609190698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541609190698 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541609191470 ""}
{ "Info" "0" "" "Project  = Auth_blk_DE0" {  } {  } 0 0 "Project  = Auth_blk_DE0" 0 0 "Fitter" 0 0 1541609191470 ""}
{ "Info" "0" "" "Revision = Auth_blk_DE0" {  } {  } 0 0 "Revision = Auth_blk_DE0" 0 0 "Fitter" 0 0 1541609191470 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541609191780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Auth_blk_DE0 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Auth_blk_DE0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541609191899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541609192109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541609192110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541609192340 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541609192360 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541609193132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541609193132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541609193132 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541609193132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 303 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541609193134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 305 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541609193134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 307 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541609193134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 309 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541609193134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 311 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541609193134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541609193134 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541609193138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541609195254 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX16.SDC " "Synopsys Design Constraints File file not found: 'EX16.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541609195255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541609195256 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1541609195259 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1541609195259 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541609195262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[1\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[1\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[3\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[3\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[4\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[4\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 102 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[5\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[5\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 103 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[8\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[8\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 106 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[9\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[9\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 107 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[10\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[10\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 108 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[11\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[11\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 109 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[2\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[2\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 100 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[6\] " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[6\]" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195274 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1541609195274 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541609195274 ""}  } { { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 296 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541609195274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Auth_blk:iDUT\|UART_rcv:receiver\|LessThan0~3  " "Automatically promoted node Auth_blk:iDUT\|UART_rcv:receiver\|LessThan0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[10\]~6 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[10\]~6" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 149 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Equal2~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Equal2~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 99 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 182 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector14~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector14~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector12~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector12~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector11~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector11~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector10~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector10~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector7~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector7~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 202 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector6~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector6~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector1~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector1~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Auth_blk:iDUT\|UART_rcv:receiver\|Selector2~0 " "Destination node Auth_blk:iDUT\|UART_rcv:receiver\|Selector2~0" {  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541609195276 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1541609195276 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541609195276 ""}  } { { "UART_rcv.sv" "" { Text "I:/ece551/exercise16_AuthBlck/UART_rcv.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541609195276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541609196092 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541609196093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541609196093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541609196094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541609196095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541609196095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541609196095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541609196096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541609196096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541609196097 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541609196097 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541609196111 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541609196207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541609197463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541609197518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541609197532 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541609198315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541609198326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541609199156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y0 X42_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } { { "loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10"} { { 12 { 0 ""} 32 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541609200727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541609200727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541609201791 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541609201791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541609201795 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541609202438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541609202443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541609204263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541609204263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541609204467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541609204781 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rider_off 3.3-V LVTTL M1 " "Pin rider_off uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { rider_off } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rider_off" } } } } { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541609204997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "auth 3.3-V LVTTL M15 " "Pin auth uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { auth } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "auth" } } } } { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 6 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541609204997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL R8 " "Pin clk uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 17 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541609204997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL J15 " "Pin RST_n uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { RST_n } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 18 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541609204997 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB 3.3-V LVTTL E1 " "Pin PB uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/pin_planner.ppl" { PB } } } { "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB" } } } } { "Auth_blk_DE0.sv" "" { Text "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/exercise16_AuthBlck/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1541609204997 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1541609204997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.fit.smsg " "Generated suppressed messages file I:/ece551/exercise16_AuthBlck/Auth_blk_DE0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541609205139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5580 " "Peak virtual memory: 5580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541609208037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 10:46:48 2018 " "Processing ended: Wed Nov 07 10:46:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541609208037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541609208037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541609208037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541609208037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541609211232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541609211267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 10:46:51 2018 " "Processing started: Wed Nov 07 10:46:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541609211267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541609211267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Auth_blk_DE0 -c Auth_blk_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541609211267 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541609213698 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541609213793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541609214807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 10:46:54 2018 " "Processing ended: Wed Nov 07 10:46:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541609214807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541609214807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541609214807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541609214807 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541609215720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541609217900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541609217937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 07 10:46:56 2018 " "Processing started: Wed Nov 07 10:46:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541609217937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609217937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Auth_blk_DE0 -c Auth_blk_DE0 " "Command: quartus_sta Auth_blk_DE0 -c Auth_blk_DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609217937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1541609218758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609219661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609219838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609219838 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX16.SDC " "Synopsys Design Constraints File file not found: 'EX16.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220576 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541609220577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " "create_clock -period 1.000 -name Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1541609220577 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220577 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220581 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1541609220583 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541609220760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1541609220873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.422 " "Worst-case setup slack is -3.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609220951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609220951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.422            -105.333 clk  " "   -3.422            -105.333 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609220951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.472              -2.703 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "   -0.472              -2.703 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609220951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609220951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.113               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 clk  " "    0.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.264 " "Worst-case recovery slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264             -19.664 clk  " "   -1.264             -19.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.435 " "Worst-case removal slack is 1.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.435               0.000 clk  " "    1.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.000 clk  " "   -3.000             -54.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.241               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609221377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541609221897 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221897 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541609221973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609221995 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609222519 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609222877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1541609222955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609222955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.974 " "Worst-case setup slack is -2.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.974             -89.658 clk  " "   -2.974             -89.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -1.524 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "   -0.333              -1.524 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.113               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.098 " "Worst-case recovery slack is -1.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098             -17.000 clk  " "   -1.098             -17.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.373 " "Worst-case removal slack is 1.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 clk  " "    1.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.000 clk  " "   -3.000             -54.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.343               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609223332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541609223816 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609223816 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541609223890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1541609224240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.591 " "Worst-case setup slack is -1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591             -40.256 clk  " "   -1.591             -40.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.139               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.074 " "Worst-case hold slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.074 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "   -0.074              -0.074 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 clk  " "    0.086               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.933 " "Worst-case recovery slack is -0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -14.794 clk  " "   -0.933             -14.794 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.423 " "Worst-case removal slack is 1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 clk  " "    1.423               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -66.718 clk  " "   -3.000             -66.718 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\]  " "    0.241               0.000 Auth_blk:iDUT\|UART_rcv:receiver\|baud_cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541609224638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609224638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541609225119 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609225119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609228504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609228504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541609229401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 07 10:47:09 2018 " "Processing ended: Wed Nov 07 10:47:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541609229401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541609229401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541609229401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609229401 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541609232563 ""}
