-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_ce1 : OUT STD_LOGIC;
    x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight0_ce0 : OUT STD_LOGIC;
    weight0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight0_ce1 : OUT STD_LOGIC;
    weight0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    bias0_ce0 : OUT STD_LOGIC;
    bias0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weight1_ce0 : OUT STD_LOGIC;
    weight1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weight1_ce1 : OUT STD_LOGIC;
    weight1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    bias1_ce0 : OUT STD_LOGIC;
    bias1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    weight2_ce0 : OUT STD_LOGIC;
    weight2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias2_ce0 : OUT STD_LOGIC;
    bias2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weight3_ce0 : OUT STD_LOGIC;
    weight3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    weight3_ce1 : OUT STD_LOGIC;
    weight3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    bias3_ce0 : OUT STD_LOGIC;
    bias3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    y_ce0 : OUT STD_LOGIC;
    y_we0 : OUT STD_LOGIC;
    y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cnn_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_top_cnn_top,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.566700,HLS_SYN_LAT=125757,HLS_SYN_TPT=none,HLS_SYN_MEM=54,HLS_SYN_DSP=0,HLS_SYN_FF=16994,HLS_SYN_LUT=17163,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (33 downto 0) := "0000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (33 downto 0) := "0000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (33 downto 0) := "0000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (33 downto 0) := "0000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (33 downto 0) := "0000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (33 downto 0) := "0000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (33 downto 0) := "0001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (33 downto 0) := "0010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (33 downto 0) := "0100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (33 downto 0) := "1000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal x_assign_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_reg_531 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal x_assign_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_1_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_2_reg_551 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal x_assign_2_load_3_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_4_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal x_assign_2_load_5_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_6_reg_591 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal x_assign_2_load_7_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_8_reg_611 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal x_assign_2_load_9_reg_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_10_reg_631 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal x_assign_2_load_11_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_12_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal x_assign_2_load_13_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_14_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal x_assign_2_load_15_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_16_reg_691 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal x_assign_2_load_17_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_18_reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal x_assign_2_load_19_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_20_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal x_assign_2_load_21_reg_736 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_22_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal x_assign_2_load_23_reg_756 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_24_reg_771 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal x_assign_2_load_25_reg_776 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_26_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal x_assign_2_load_27_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_28_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal x_assign_2_load_29_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_load_30_reg_831 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal x_assign_2_load_31_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla1_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_i_ce0 : STD_LOGIC;
    signal vla1_i_we0 : STD_LOGIC;
    signal vla1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla42_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla42_i_ce0 : STD_LOGIC;
    signal vla42_i_we0 : STD_LOGIC;
    signal vla42_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla42_i_ce1 : STD_LOGIC;
    signal vla42_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla42_i_ce2 : STD_LOGIC;
    signal vla42_i_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla42_i_ce3 : STD_LOGIC;
    signal vla42_i_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla73_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal vla73_i_ce0 : STD_LOGIC;
    signal vla73_i_we0 : STD_LOGIC;
    signal vla73_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla73_i_ce1 : STD_LOGIC;
    signal vla73_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla104_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal vla104_i_ce0 : STD_LOGIC;
    signal vla104_i_we0 : STD_LOGIC;
    signal vla104_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla135_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal vla135_i_ce0 : STD_LOGIC;
    signal vla135_i_we0 : STD_LOGIC;
    signal vla135_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla135_i_ce1 : STD_LOGIC;
    signal vla135_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla135_i_ce2 : STD_LOGIC;
    signal vla135_i_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla135_i_ce3 : STD_LOGIC;
    signal vla135_i_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla166_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal vla166_i_ce0 : STD_LOGIC;
    signal vla166_i_we0 : STD_LOGIC;
    signal vla166_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_ce0 : STD_LOGIC;
    signal x_assign_we0 : STD_LOGIC;
    signal x_assign_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_2_ce0 : STD_LOGIC;
    signal x_assign_2_we0 : STD_LOGIC;
    signal x_assign_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_2_ce1 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_ap_start : STD_LOGIC;
    signal grp_conv2d_1_fu_415_ap_done : STD_LOGIC;
    signal grp_conv2d_1_fu_415_ap_idle : STD_LOGIC;
    signal grp_conv2d_1_fu_415_ap_ready : STD_LOGIC;
    signal grp_conv2d_1_fu_415_x_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv2d_1_fu_415_x_ce0 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_x_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv2d_1_fu_415_x_ce1 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_weight0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv2d_1_fu_415_weight0_ce0 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_weight0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv2d_1_fu_415_weight0_ce1 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_bias0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_fu_415_bias0_ce0 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_y_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv2d_1_fu_415_y_ce0 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_y_we0 : STD_LOGIC;
    signal grp_conv2d_1_fu_415_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_conv2d_1_fu_415_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_845_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_conv2d_1_fu_415_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_conv2d_1_fu_415_grp_fu_853_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_853_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_1_fu_415_grp_fu_853_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_idle : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_ready : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_we0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_ap_start : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_ap_done : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_ap_idle : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_ap_ready : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_x_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool2d_1_fu_433_x_ce0 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_x_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool2d_1_fu_433_x_ce1 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_x_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool2d_1_fu_433_x_ce2 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_x_address3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxpool2d_1_fu_433_x_ce3 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_y_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_maxpool2d_1_fu_433_y_ce0 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_y_we0 : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_grp_fu_861_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_861_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_861_p_ce : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_grp_fu_865_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_865_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_865_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_865_p_ce : STD_LOGIC;
    signal grp_maxpool2d_1_fu_433_grp_fu_869_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_869_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_869_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_1_fu_433_grp_fu_869_p_ce : STD_LOGIC;
    signal grp_conv2d_2_fu_439_ap_start : STD_LOGIC;
    signal grp_conv2d_2_fu_439_ap_done : STD_LOGIC;
    signal grp_conv2d_2_fu_439_ap_idle : STD_LOGIC;
    signal grp_conv2d_2_fu_439_ap_ready : STD_LOGIC;
    signal grp_conv2d_2_fu_439_x_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv2d_2_fu_439_x_ce0 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_x_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv2d_2_fu_439_x_ce1 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_weight1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_2_fu_439_weight1_ce0 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_weight1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv2d_2_fu_439_weight1_ce1 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_bias1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_conv2d_2_fu_439_bias1_ce0 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_y_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv2d_2_fu_439_y_ce0 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_y_we0 : STD_LOGIC;
    signal grp_conv2d_2_fu_439_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_conv2d_2_fu_439_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_845_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_conv2d_2_fu_439_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_873_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_conv2d_2_fu_439_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_conv2d_2_fu_439_grp_fu_853_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_853_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv2d_2_fu_439_grp_fu_853_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_idle : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_ready : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_we0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_maxpool2d_fu_455_ap_start : STD_LOGIC;
    signal grp_maxpool2d_fu_455_ap_done : STD_LOGIC;
    signal grp_maxpool2d_fu_455_ap_idle : STD_LOGIC;
    signal grp_maxpool2d_fu_455_ap_ready : STD_LOGIC;
    signal grp_maxpool2d_fu_455_x_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool2d_fu_455_x_ce0 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_x_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool2d_fu_455_x_ce1 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_x_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool2d_fu_455_x_ce2 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_x_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_maxpool2d_fu_455_x_ce3 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxpool2d_fu_455_y_ce0 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_y_we0 : STD_LOGIC;
    signal grp_maxpool2d_fu_455_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_maxpool2d_fu_455_grp_fu_861_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_861_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_861_p_ce : STD_LOGIC;
    signal grp_maxpool2d_fu_455_grp_fu_865_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_865_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_865_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_865_p_ce : STD_LOGIC;
    signal grp_maxpool2d_fu_455_grp_fu_869_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_869_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_869_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_maxpool2d_fu_455_grp_fu_869_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_idle : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_ready : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_we0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_idle : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_ready : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_we0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_idle : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_ready : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce1 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_ce0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_we0 : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_ce : STD_LOGIC;
    signal grp_conv2d_1_fu_415_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_maxpool2d_1_fu_433_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_conv2d_2_fu_439_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_maxpool2d_fu_455_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_fu_841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_ce : STD_LOGIC;
    signal grp_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_ce : STD_LOGIC;
    signal grp_fu_849_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_ce : STD_LOGIC;
    signal grp_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_ce : STD_LOGIC;
    signal grp_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_857_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_ce : STD_LOGIC;
    signal grp_fu_857_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_861_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_861_ce : STD_LOGIC;
    signal grp_fu_861_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_865_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_ce : STD_LOGIC;
    signal grp_fu_865_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_869_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_869_ce : STD_LOGIC;
    signal grp_fu_869_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_873_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_873_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_top_conv2d_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_ce1 : OUT STD_LOGIC;
        x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight0_ce0 : OUT STD_LOGIC;
        weight0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        weight0_ce1 : OUT STD_LOGIC;
        weight0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        bias0_ce0 : OUT STD_LOGIC;
        bias0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC;
        grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        vla1_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        vla1_i_ce0 : OUT STD_LOGIC;
        vla1_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        vla42_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        vla42_i_ce0 : OUT STD_LOGIC;
        vla42_i_we0 : OUT STD_LOGIC;
        vla42_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_maxpool2d_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_ce1 : OUT STD_LOGIC;
        x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_ce2 : OUT STD_LOGIC;
        x_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_ce3 : OUT STD_LOGIC;
        x_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC;
        grp_fu_861_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_861_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_861_p_ce : OUT STD_LOGIC;
        grp_fu_865_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_865_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_865_p_ce : OUT STD_LOGIC;
        grp_fu_869_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_869_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_869_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_conv2d_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_ce1 : OUT STD_LOGIC;
        x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weight1_ce0 : OUT STD_LOGIC;
        weight1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weight1_ce1 : OUT STD_LOGIC;
        weight1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        bias1_ce0 : OUT STD_LOGIC;
        bias1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC;
        grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        vla104_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        vla104_i_ce0 : OUT STD_LOGIC;
        vla104_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        vla135_i_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        vla135_i_ce0 : OUT STD_LOGIC;
        vla135_i_we0 : OUT STD_LOGIC;
        vla135_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_maxpool2d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce1 : OUT STD_LOGIC;
        x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce2 : OUT STD_LOGIC;
        x_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce3 : OUT STD_LOGIC;
        x_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC;
        grp_fu_861_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_861_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_861_p_ce : OUT STD_LOGIC;
        grp_fu_865_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_865_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_865_p_ce : OUT STD_LOGIC;
        grp_fu_869_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_869_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_869_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        vla166_i_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        vla166_i_ce0 : OUT STD_LOGIC;
        vla166_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        weight2_ce0 : OUT STD_LOGIC;
        weight2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias2_ce0 : OUT STD_LOGIC;
        bias2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_assign_ce0 : OUT STD_LOGIC;
        x_assign_we0 : OUT STD_LOGIC;
        x_assign_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_assign_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_assign_ce0 : OUT STD_LOGIC;
        x_assign_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_assign_2_ce0 : OUT STD_LOGIC;
        x_assign_2_we0 : OUT STD_LOGIC;
        x_assign_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weight3_ce0 : OUT STD_LOGIC;
        weight3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weight3_ce1 : OUT STD_LOGIC;
        weight3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_assign_2_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        bias3_ce0 : OUT STD_LOGIC;
        bias3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC;
        grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cnn_top_vla1_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_vla104_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_vla166_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_x_assign_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_top_x_assign_2_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    vla1_i_U : component cnn_top_vla1_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3136,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla1_i_address0,
        ce0 => vla1_i_ce0,
        we0 => vla1_i_we0,
        d0 => grp_conv2d_1_fu_415_y_d0,
        q0 => vla1_i_q0);

    vla42_i_U : component cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3136,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla42_i_address0,
        ce0 => vla42_i_ce0,
        we0 => vla42_i_we0,
        d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_d0,
        q0 => vla42_i_q0,
        address1 => grp_maxpool2d_1_fu_433_x_address1,
        ce1 => vla42_i_ce1,
        q1 => vla42_i_q1,
        address2 => grp_maxpool2d_1_fu_433_x_address2,
        ce2 => vla42_i_ce2,
        q2 => vla42_i_q2,
        address3 => grp_maxpool2d_1_fu_433_x_address3,
        ce3 => vla42_i_ce3,
        q3 => vla42_i_q3);

    vla73_i_U : component cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla73_i_address0,
        ce0 => vla73_i_ce0,
        we0 => vla73_i_we0,
        d0 => grp_maxpool2d_1_fu_433_y_d0,
        q0 => vla73_i_q0,
        address1 => grp_conv2d_2_fu_439_x_address1,
        ce1 => vla73_i_ce1,
        q1 => vla73_i_q1);

    vla104_i_U : component cnn_top_vla104_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1568,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla104_i_address0,
        ce0 => vla104_i_ce0,
        we0 => vla104_i_we0,
        d0 => grp_conv2d_2_fu_439_y_d0,
        q0 => vla104_i_q0);

    vla135_i_U : component cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1568,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla135_i_address0,
        ce0 => vla135_i_ce0,
        we0 => vla135_i_we0,
        d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_d0,
        q0 => vla135_i_q0,
        address1 => grp_maxpool2d_fu_455_x_address1,
        ce1 => vla135_i_ce1,
        q1 => vla135_i_q1,
        address2 => grp_maxpool2d_fu_455_x_address2,
        ce2 => vla135_i_ce2,
        q2 => vla135_i_q2,
        address3 => grp_maxpool2d_fu_455_x_address3,
        ce3 => vla135_i_ce3,
        q3 => vla135_i_q3);

    vla166_i_U : component cnn_top_vla166_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 392,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => vla166_i_address0,
        ce0 => vla166_i_ce0,
        we0 => vla166_i_we0,
        d0 => grp_maxpool2d_fu_455_y_d0,
        q0 => vla166_i_q0);

    x_assign_U : component cnn_top_x_assign_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => x_assign_address0,
        ce0 => x_assign_ce0,
        we0 => x_assign_we0,
        d0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_d0,
        q0 => x_assign_q0);

    x_assign_2_U : component cnn_top_x_assign_2_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => x_assign_2_address0,
        ce0 => x_assign_2_ce0,
        we0 => x_assign_2_we0,
        d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_d0,
        q0 => x_assign_2_q0,
        address1 => x_assign_2_address1,
        ce1 => x_assign_2_ce1,
        q1 => x_assign_2_q1);

    grp_conv2d_1_fu_415 : component cnn_top_conv2d_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2d_1_fu_415_ap_start,
        ap_done => grp_conv2d_1_fu_415_ap_done,
        ap_idle => grp_conv2d_1_fu_415_ap_idle,
        ap_ready => grp_conv2d_1_fu_415_ap_ready,
        x_address0 => grp_conv2d_1_fu_415_x_address0,
        x_ce0 => grp_conv2d_1_fu_415_x_ce0,
        x_q0 => x_q0,
        x_address1 => grp_conv2d_1_fu_415_x_address1,
        x_ce1 => grp_conv2d_1_fu_415_x_ce1,
        x_q1 => x_q1,
        weight0_address0 => grp_conv2d_1_fu_415_weight0_address0,
        weight0_ce0 => grp_conv2d_1_fu_415_weight0_ce0,
        weight0_q0 => weight0_q0,
        weight0_address1 => grp_conv2d_1_fu_415_weight0_address1,
        weight0_ce1 => grp_conv2d_1_fu_415_weight0_ce1,
        weight0_q1 => weight0_q1,
        bias0_address0 => grp_conv2d_1_fu_415_bias0_address0,
        bias0_ce0 => grp_conv2d_1_fu_415_bias0_ce0,
        bias0_q0 => bias0_q0,
        y_address0 => grp_conv2d_1_fu_415_y_address0,
        y_ce0 => grp_conv2d_1_fu_415_y_ce0,
        y_we0 => grp_conv2d_1_fu_415_y_we0,
        y_d0 => grp_conv2d_1_fu_415_y_d0,
        grp_fu_841_p_din0 => grp_conv2d_1_fu_415_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_conv2d_1_fu_415_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_conv2d_1_fu_415_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_conv2d_1_fu_415_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_conv2d_1_fu_415_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_conv2d_1_fu_415_grp_fu_845_p_din1,
        grp_fu_845_p_opcode => grp_conv2d_1_fu_415_grp_fu_845_p_opcode,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_conv2d_1_fu_415_grp_fu_845_p_ce,
        grp_fu_849_p_din0 => grp_conv2d_1_fu_415_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_conv2d_1_fu_415_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_conv2d_1_fu_415_grp_fu_849_p_ce,
        grp_fu_853_p_din0 => grp_conv2d_1_fu_415_grp_fu_853_p_din0,
        grp_fu_853_p_din1 => grp_conv2d_1_fu_415_grp_fu_853_p_din1,
        grp_fu_853_p_dout0 => grp_fu_853_p2,
        grp_fu_853_p_ce => grp_conv2d_1_fu_415_grp_fu_853_p_ce);

    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427 : component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start,
        ap_done => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done,
        ap_idle => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_idle,
        ap_ready => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_ready,
        vla1_i_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_address0,
        vla1_i_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_ce0,
        vla1_i_q0 => vla1_i_q0,
        vla42_i_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_address0,
        vla42_i_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_ce0,
        vla42_i_we0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_we0,
        vla42_i_d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_d0,
        grp_fu_857_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_ce);

    grp_maxpool2d_1_fu_433 : component cnn_top_maxpool2d_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_maxpool2d_1_fu_433_ap_start,
        ap_done => grp_maxpool2d_1_fu_433_ap_done,
        ap_idle => grp_maxpool2d_1_fu_433_ap_idle,
        ap_ready => grp_maxpool2d_1_fu_433_ap_ready,
        x_address0 => grp_maxpool2d_1_fu_433_x_address0,
        x_ce0 => grp_maxpool2d_1_fu_433_x_ce0,
        x_q0 => vla42_i_q0,
        x_address1 => grp_maxpool2d_1_fu_433_x_address1,
        x_ce1 => grp_maxpool2d_1_fu_433_x_ce1,
        x_q1 => vla42_i_q1,
        x_address2 => grp_maxpool2d_1_fu_433_x_address2,
        x_ce2 => grp_maxpool2d_1_fu_433_x_ce2,
        x_q2 => vla42_i_q2,
        x_address3 => grp_maxpool2d_1_fu_433_x_address3,
        x_ce3 => grp_maxpool2d_1_fu_433_x_ce3,
        x_q3 => vla42_i_q3,
        y_address0 => grp_maxpool2d_1_fu_433_y_address0,
        y_ce0 => grp_maxpool2d_1_fu_433_y_ce0,
        y_we0 => grp_maxpool2d_1_fu_433_y_we0,
        y_d0 => grp_maxpool2d_1_fu_433_y_d0,
        grp_fu_857_p_din0 => grp_maxpool2d_1_fu_433_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_maxpool2d_1_fu_433_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_maxpool2d_1_fu_433_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_maxpool2d_1_fu_433_grp_fu_857_p_ce,
        grp_fu_861_p_din0 => grp_maxpool2d_1_fu_433_grp_fu_861_p_din0,
        grp_fu_861_p_din1 => grp_maxpool2d_1_fu_433_grp_fu_861_p_din1,
        grp_fu_861_p_opcode => grp_maxpool2d_1_fu_433_grp_fu_861_p_opcode,
        grp_fu_861_p_dout0 => grp_fu_861_p2,
        grp_fu_861_p_ce => grp_maxpool2d_1_fu_433_grp_fu_861_p_ce,
        grp_fu_865_p_din0 => grp_maxpool2d_1_fu_433_grp_fu_865_p_din0,
        grp_fu_865_p_din1 => grp_maxpool2d_1_fu_433_grp_fu_865_p_din1,
        grp_fu_865_p_opcode => grp_maxpool2d_1_fu_433_grp_fu_865_p_opcode,
        grp_fu_865_p_dout0 => grp_fu_865_p2,
        grp_fu_865_p_ce => grp_maxpool2d_1_fu_433_grp_fu_865_p_ce,
        grp_fu_869_p_din0 => grp_maxpool2d_1_fu_433_grp_fu_869_p_din0,
        grp_fu_869_p_din1 => grp_maxpool2d_1_fu_433_grp_fu_869_p_din1,
        grp_fu_869_p_opcode => grp_maxpool2d_1_fu_433_grp_fu_869_p_opcode,
        grp_fu_869_p_dout0 => grp_fu_869_p2,
        grp_fu_869_p_ce => grp_maxpool2d_1_fu_433_grp_fu_869_p_ce);

    grp_conv2d_2_fu_439 : component cnn_top_conv2d_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv2d_2_fu_439_ap_start,
        ap_done => grp_conv2d_2_fu_439_ap_done,
        ap_idle => grp_conv2d_2_fu_439_ap_idle,
        ap_ready => grp_conv2d_2_fu_439_ap_ready,
        x_address0 => grp_conv2d_2_fu_439_x_address0,
        x_ce0 => grp_conv2d_2_fu_439_x_ce0,
        x_q0 => vla73_i_q0,
        x_address1 => grp_conv2d_2_fu_439_x_address1,
        x_ce1 => grp_conv2d_2_fu_439_x_ce1,
        x_q1 => vla73_i_q1,
        weight1_address0 => grp_conv2d_2_fu_439_weight1_address0,
        weight1_ce0 => grp_conv2d_2_fu_439_weight1_ce0,
        weight1_q0 => weight1_q0,
        weight1_address1 => grp_conv2d_2_fu_439_weight1_address1,
        weight1_ce1 => grp_conv2d_2_fu_439_weight1_ce1,
        weight1_q1 => weight1_q1,
        bias1_address0 => grp_conv2d_2_fu_439_bias1_address0,
        bias1_ce0 => grp_conv2d_2_fu_439_bias1_ce0,
        bias1_q0 => bias1_q0,
        y_address0 => grp_conv2d_2_fu_439_y_address0,
        y_ce0 => grp_conv2d_2_fu_439_y_ce0,
        y_we0 => grp_conv2d_2_fu_439_y_we0,
        y_d0 => grp_conv2d_2_fu_439_y_d0,
        grp_fu_841_p_din0 => grp_conv2d_2_fu_439_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_conv2d_2_fu_439_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_conv2d_2_fu_439_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_conv2d_2_fu_439_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_conv2d_2_fu_439_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_conv2d_2_fu_439_grp_fu_845_p_din1,
        grp_fu_845_p_opcode => grp_conv2d_2_fu_439_grp_fu_845_p_opcode,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_conv2d_2_fu_439_grp_fu_845_p_ce,
        grp_fu_873_p_din0 => grp_conv2d_2_fu_439_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_conv2d_2_fu_439_grp_fu_873_p_din1,
        grp_fu_873_p_opcode => grp_conv2d_2_fu_439_grp_fu_873_p_opcode,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_conv2d_2_fu_439_grp_fu_873_p_ce,
        grp_fu_849_p_din0 => grp_conv2d_2_fu_439_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_conv2d_2_fu_439_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_conv2d_2_fu_439_grp_fu_849_p_ce,
        grp_fu_853_p_din0 => grp_conv2d_2_fu_439_grp_fu_853_p_din0,
        grp_fu_853_p_din1 => grp_conv2d_2_fu_439_grp_fu_853_p_din1,
        grp_fu_853_p_dout0 => grp_fu_853_p2,
        grp_fu_853_p_ce => grp_conv2d_2_fu_439_grp_fu_853_p_ce);

    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449 : component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start,
        ap_done => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done,
        ap_idle => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_idle,
        ap_ready => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_ready,
        vla104_i_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_address0,
        vla104_i_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_ce0,
        vla104_i_q0 => vla104_i_q0,
        vla135_i_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_address0,
        vla135_i_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_ce0,
        vla135_i_we0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_we0,
        vla135_i_d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_d0,
        grp_fu_857_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_ce);

    grp_maxpool2d_fu_455 : component cnn_top_maxpool2d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_maxpool2d_fu_455_ap_start,
        ap_done => grp_maxpool2d_fu_455_ap_done,
        ap_idle => grp_maxpool2d_fu_455_ap_idle,
        ap_ready => grp_maxpool2d_fu_455_ap_ready,
        x_address0 => grp_maxpool2d_fu_455_x_address0,
        x_ce0 => grp_maxpool2d_fu_455_x_ce0,
        x_q0 => vla135_i_q0,
        x_address1 => grp_maxpool2d_fu_455_x_address1,
        x_ce1 => grp_maxpool2d_fu_455_x_ce1,
        x_q1 => vla135_i_q1,
        x_address2 => grp_maxpool2d_fu_455_x_address2,
        x_ce2 => grp_maxpool2d_fu_455_x_ce2,
        x_q2 => vla135_i_q2,
        x_address3 => grp_maxpool2d_fu_455_x_address3,
        x_ce3 => grp_maxpool2d_fu_455_x_ce3,
        x_q3 => vla135_i_q3,
        y_address0 => grp_maxpool2d_fu_455_y_address0,
        y_ce0 => grp_maxpool2d_fu_455_y_ce0,
        y_we0 => grp_maxpool2d_fu_455_y_we0,
        y_d0 => grp_maxpool2d_fu_455_y_d0,
        grp_fu_857_p_din0 => grp_maxpool2d_fu_455_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_maxpool2d_fu_455_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_maxpool2d_fu_455_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_maxpool2d_fu_455_grp_fu_857_p_ce,
        grp_fu_861_p_din0 => grp_maxpool2d_fu_455_grp_fu_861_p_din0,
        grp_fu_861_p_din1 => grp_maxpool2d_fu_455_grp_fu_861_p_din1,
        grp_fu_861_p_opcode => grp_maxpool2d_fu_455_grp_fu_861_p_opcode,
        grp_fu_861_p_dout0 => grp_fu_861_p2,
        grp_fu_861_p_ce => grp_maxpool2d_fu_455_grp_fu_861_p_ce,
        grp_fu_865_p_din0 => grp_maxpool2d_fu_455_grp_fu_865_p_din0,
        grp_fu_865_p_din1 => grp_maxpool2d_fu_455_grp_fu_865_p_din1,
        grp_fu_865_p_opcode => grp_maxpool2d_fu_455_grp_fu_865_p_opcode,
        grp_fu_865_p_dout0 => grp_fu_865_p2,
        grp_fu_865_p_ce => grp_maxpool2d_fu_455_grp_fu_865_p_ce,
        grp_fu_869_p_din0 => grp_maxpool2d_fu_455_grp_fu_869_p_din0,
        grp_fu_869_p_din1 => grp_maxpool2d_fu_455_grp_fu_869_p_din1,
        grp_fu_869_p_opcode => grp_maxpool2d_fu_455_grp_fu_869_p_opcode,
        grp_fu_869_p_dout0 => grp_fu_869_p2,
        grp_fu_869_p_ce => grp_maxpool2d_fu_455_grp_fu_869_p_ce);

    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461 : component cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start,
        ap_done => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done,
        ap_idle => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_idle,
        ap_ready => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_ready,
        vla166_i_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_address0,
        vla166_i_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_ce0,
        vla166_i_q0 => vla166_i_q0,
        weight2_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_address0,
        weight2_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_ce0,
        weight2_q0 => weight2_q0,
        bias2_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_address0,
        bias2_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_ce0,
        bias2_q0 => bias2_q0,
        x_assign_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_address0,
        x_assign_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_ce0,
        x_assign_we0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_we0,
        x_assign_d0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_d0,
        grp_fu_841_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_ce,
        grp_fu_849_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_ce);

    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471 : component cnn_top_cnn_top_Pipeline_VITIS_LOOP_110_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start,
        ap_done => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done,
        ap_idle => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_idle,
        ap_ready => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_ready,
        x_assign_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_address0,
        x_assign_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_ce0,
        x_assign_q0 => x_assign_q0,
        x_assign_2_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_address0,
        x_assign_2_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_ce0,
        x_assign_2_we0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_we0,
        x_assign_2_d0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_d0,
        grp_fu_857_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_ce);

    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477 : component cnn_top_cnn_top_Pipeline_VITIS_LOOP_73_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start,
        ap_done => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done,
        ap_idle => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_idle,
        ap_ready => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_ready,
        weight3_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address0,
        weight3_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce0,
        weight3_q0 => weight3_q0,
        weight3_address1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address1,
        weight3_ce1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce1,
        weight3_q1 => weight3_q1,
        x_assign_2_load => x_assign_2_load_reg_531,
        x_assign_2_load_1 => x_assign_2_load_1_reg_536,
        x_assign_2_load_2 => x_assign_2_load_2_reg_551,
        x_assign_2_load_3 => x_assign_2_load_3_reg_556,
        x_assign_2_load_4 => x_assign_2_load_4_reg_571,
        x_assign_2_load_5 => x_assign_2_load_5_reg_576,
        x_assign_2_load_6 => x_assign_2_load_6_reg_591,
        x_assign_2_load_7 => x_assign_2_load_7_reg_596,
        x_assign_2_load_8 => x_assign_2_load_8_reg_611,
        x_assign_2_load_9 => x_assign_2_load_9_reg_616,
        x_assign_2_load_10 => x_assign_2_load_10_reg_631,
        x_assign_2_load_11 => x_assign_2_load_11_reg_636,
        x_assign_2_load_12 => x_assign_2_load_12_reg_651,
        x_assign_2_load_13 => x_assign_2_load_13_reg_656,
        x_assign_2_load_14 => x_assign_2_load_14_reg_671,
        x_assign_2_load_15 => x_assign_2_load_15_reg_676,
        x_assign_2_load_16 => x_assign_2_load_16_reg_691,
        x_assign_2_load_17 => x_assign_2_load_17_reg_696,
        x_assign_2_load_18 => x_assign_2_load_18_reg_711,
        x_assign_2_load_19 => x_assign_2_load_19_reg_716,
        x_assign_2_load_20 => x_assign_2_load_20_reg_731,
        x_assign_2_load_21 => x_assign_2_load_21_reg_736,
        x_assign_2_load_22 => x_assign_2_load_22_reg_751,
        x_assign_2_load_23 => x_assign_2_load_23_reg_756,
        x_assign_2_load_24 => x_assign_2_load_24_reg_771,
        x_assign_2_load_25 => x_assign_2_load_25_reg_776,
        x_assign_2_load_26 => x_assign_2_load_26_reg_791,
        x_assign_2_load_27 => x_assign_2_load_27_reg_796,
        x_assign_2_load_28 => x_assign_2_load_28_reg_811,
        x_assign_2_load_29 => x_assign_2_load_29_reg_816,
        x_assign_2_load_30 => x_assign_2_load_30_reg_831,
        x_assign_2_load_31 => x_assign_2_load_31_reg_836,
        bias3_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_address0,
        bias3_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_ce0,
        bias3_q0 => bias3_q0,
        y_address0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_address0,
        y_ce0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_ce0,
        y_we0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_we0,
        y_d0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_d0,
        grp_fu_841_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din1,
        grp_fu_845_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_opcode,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_ce,
        grp_fu_873_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din1,
        grp_fu_873_p_opcode => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_opcode,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_ce,
        grp_fu_849_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din1,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_ce,
        grp_fu_853_p_din0 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din0,
        grp_fu_853_p_din1 => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din1,
        grp_fu_853_p_dout0 => grp_fu_853_p2,
        grp_fu_853_p_ce => grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_ce);

    fadd_32ns_32ns_32_5_full_dsp_1_U87 : component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_841_p0,
        din1 => grp_fu_841_p1,
        ce => grp_fu_841_ce,
        dout => grp_fu_841_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U88 : component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_845_p0,
        din1 => grp_fu_845_p1,
        ce => grp_fu_845_ce,
        dout => grp_fu_845_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U89 : component cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_849_p0,
        din1 => grp_fu_849_p1,
        ce => grp_fu_849_ce,
        dout => grp_fu_849_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U90 : component cnn_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_853_p0,
        din1 => grp_fu_853_p1,
        ce => grp_fu_853_ce,
        dout => grp_fu_853_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U91 : component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_857_p0,
        din1 => grp_fu_857_p1,
        ce => grp_fu_857_ce,
        opcode => grp_fu_857_opcode,
        dout => grp_fu_857_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U92 : component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_861_p0,
        din1 => grp_fu_861_p1,
        ce => grp_fu_861_ce,
        opcode => grp_fu_861_opcode,
        dout => grp_fu_861_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U93 : component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_865_p0,
        din1 => grp_fu_865_p1,
        ce => grp_fu_865_ce,
        opcode => grp_fu_865_opcode,
        dout => grp_fu_865_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U94 : component cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_869_p0,
        din1 => grp_fu_869_p1,
        ce => grp_fu_869_ce,
        opcode => grp_fu_869_opcode,
        dout => grp_fu_869_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U95 : component cnn_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_873_p0,
        din1 => grp_fu_873_p1,
        ce => grp_fu_873_ce,
        dout => grp_fu_873_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_1_fu_415_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2d_1_fu_415_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_conv2d_1_fu_415_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_1_fu_415_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_1_fu_415_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv2d_2_fu_439_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv2d_2_fu_439_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_conv2d_2_fu_439_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv2d_2_fu_439_ap_ready = ap_const_logic_1)) then 
                    grp_conv2d_2_fu_439_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool2d_1_fu_433_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_maxpool2d_1_fu_433_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_maxpool2d_1_fu_433_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool2d_1_fu_433_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool2d_1_fu_433_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxpool2d_fu_455_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_maxpool2d_fu_455_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_maxpool2d_fu_455_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxpool2d_fu_455_ap_ready = ap_const_logic_1)) then 
                    grp_maxpool2d_fu_455_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                x_assign_2_load_10_reg_631 <= x_assign_2_q1;
                x_assign_2_load_11_reg_636 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                x_assign_2_load_12_reg_651 <= x_assign_2_q1;
                x_assign_2_load_13_reg_656 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                x_assign_2_load_14_reg_671 <= x_assign_2_q1;
                x_assign_2_load_15_reg_676 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                x_assign_2_load_16_reg_691 <= x_assign_2_q1;
                x_assign_2_load_17_reg_696 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                x_assign_2_load_18_reg_711 <= x_assign_2_q1;
                x_assign_2_load_19_reg_716 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                x_assign_2_load_1_reg_536 <= x_assign_2_q0;
                x_assign_2_load_reg_531 <= x_assign_2_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                x_assign_2_load_20_reg_731 <= x_assign_2_q1;
                x_assign_2_load_21_reg_736 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                x_assign_2_load_22_reg_751 <= x_assign_2_q1;
                x_assign_2_load_23_reg_756 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                x_assign_2_load_24_reg_771 <= x_assign_2_q1;
                x_assign_2_load_25_reg_776 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                x_assign_2_load_26_reg_791 <= x_assign_2_q1;
                x_assign_2_load_27_reg_796 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                x_assign_2_load_28_reg_811 <= x_assign_2_q1;
                x_assign_2_load_29_reg_816 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                x_assign_2_load_2_reg_551 <= x_assign_2_q1;
                x_assign_2_load_3_reg_556 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                x_assign_2_load_30_reg_831 <= x_assign_2_q1;
                x_assign_2_load_31_reg_836 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                x_assign_2_load_4_reg_571 <= x_assign_2_q1;
                x_assign_2_load_5_reg_576 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                x_assign_2_load_6_reg_591 <= x_assign_2_q1;
                x_assign_2_load_7_reg_596 <= x_assign_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                x_assign_2_load_8_reg_611 <= x_assign_2_q1;
                x_assign_2_load_9_reg_616 <= x_assign_2_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_conv2d_1_fu_415_ap_done, grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done, grp_maxpool2d_1_fu_433_ap_done, grp_conv2d_2_fu_439_ap_done, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done, grp_maxpool2d_fu_455_ap_done, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state34)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_conv2d_1_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_maxpool2d_1_fu_433_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_conv2d_2_fu_439_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_maxpool2d_fu_455_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done)
    begin
        if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_maxpool2d_fu_455_ap_done)
    begin
        if ((grp_maxpool2d_fu_455_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done)
    begin
        if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done)
    begin
        if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_conv2d_1_fu_415_ap_done)
    begin
        if ((grp_conv2d_1_fu_415_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done)
    begin
        if ((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done)
    begin
        if ((grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_maxpool2d_1_fu_433_ap_done)
    begin
        if ((grp_maxpool2d_1_fu_433_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_conv2d_2_fu_439_ap_done)
    begin
        if ((grp_conv2d_2_fu_439_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done, ap_CS_fsm_state34)
    begin
        if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done, ap_CS_fsm_state34)
    begin
        if (((grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias0_address0 <= grp_conv2d_1_fu_415_bias0_address0;
    bias0_ce0 <= grp_conv2d_1_fu_415_bias0_ce0;
    bias1_address0 <= grp_conv2d_2_fu_439_bias1_address0;
    bias1_ce0 <= grp_conv2d_2_fu_439_bias1_ce0;
    bias2_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_address0;
    bias2_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_bias2_ce0;
    bias3_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_address0;
    bias3_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_bias3_ce0;
    grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_ap_start_reg;
    grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_ap_start_reg;
    grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_ap_start_reg;
    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_ap_start_reg;
    grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_ap_start_reg;
    grp_conv2d_1_fu_415_ap_start <= grp_conv2d_1_fu_415_ap_start_reg;
    grp_conv2d_2_fu_439_ap_start <= grp_conv2d_2_fu_439_ap_start_reg;

    grp_fu_841_ce_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_841_p_ce, grp_conv2d_2_fu_439_grp_fu_841_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_841_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_841_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_841_ce <= grp_conv2d_2_fu_439_grp_fu_841_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_841_ce <= grp_conv2d_1_fu_415_grp_fu_841_p_ce;
        else 
            grp_fu_841_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_841_p0_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_841_p_din0, grp_conv2d_2_fu_439_grp_fu_841_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_841_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_841_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_841_p0 <= grp_conv2d_2_fu_439_grp_fu_841_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_841_p0 <= grp_conv2d_1_fu_415_grp_fu_841_p_din0;
        else 
            grp_fu_841_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_841_p1_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_841_p_din1, grp_conv2d_2_fu_439_grp_fu_841_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_841_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_841_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_841_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_841_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_841_p1 <= grp_conv2d_2_fu_439_grp_fu_841_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_841_p1 <= grp_conv2d_1_fu_415_grp_fu_841_p_din1;
        else 
            grp_fu_841_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_ce_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_845_p_ce, grp_conv2d_2_fu_439_grp_fu_845_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_845_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_845_ce <= grp_conv2d_2_fu_439_grp_fu_845_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_845_ce <= grp_conv2d_1_fu_415_grp_fu_845_p_ce;
        else 
            grp_fu_845_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_845_p0_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_845_p_din0, grp_conv2d_2_fu_439_grp_fu_845_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_845_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_845_p0 <= grp_conv2d_2_fu_439_grp_fu_845_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_845_p0 <= grp_conv2d_1_fu_415_grp_fu_845_p_din0;
        else 
            grp_fu_845_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_p1_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_845_p_din1, grp_conv2d_2_fu_439_grp_fu_845_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_845_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_845_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_845_p1 <= grp_conv2d_2_fu_439_grp_fu_845_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_845_p1 <= grp_conv2d_1_fu_415_grp_fu_845_p_din1;
        else 
            grp_fu_845_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_ce_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_849_p_ce, grp_conv2d_2_fu_439_grp_fu_849_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_849_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_849_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_849_ce <= grp_conv2d_2_fu_439_grp_fu_849_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_849_ce <= grp_conv2d_1_fu_415_grp_fu_849_p_ce;
        else 
            grp_fu_849_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_849_p0_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_849_p_din0, grp_conv2d_2_fu_439_grp_fu_849_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_849_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_849_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_849_p0 <= grp_conv2d_2_fu_439_grp_fu_849_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_849_p0 <= grp_conv2d_1_fu_415_grp_fu_849_p_din0;
        else 
            grp_fu_849_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_p1_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_849_p_din1, grp_conv2d_2_fu_439_grp_fu_849_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_849_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_849_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_849_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_grp_fu_849_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_849_p1 <= grp_conv2d_2_fu_439_grp_fu_849_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_849_p1 <= grp_conv2d_1_fu_415_grp_fu_849_p_din1;
        else 
            grp_fu_849_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_853_ce_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_853_p_ce, grp_conv2d_2_fu_439_grp_fu_853_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_853_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_853_ce <= grp_conv2d_2_fu_439_grp_fu_853_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_853_ce <= grp_conv2d_1_fu_415_grp_fu_853_p_ce;
        else 
            grp_fu_853_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_853_p0_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_853_p_din0, grp_conv2d_2_fu_439_grp_fu_853_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_853_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_853_p0 <= grp_conv2d_2_fu_439_grp_fu_853_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_853_p0 <= grp_conv2d_1_fu_415_grp_fu_853_p_din0;
        else 
            grp_fu_853_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_853_p1_assign_proc : process(grp_conv2d_1_fu_415_grp_fu_853_p_din1, grp_conv2d_2_fu_439_grp_fu_853_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_853_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_853_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_853_p1 <= grp_conv2d_2_fu_439_grp_fu_853_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_853_p1 <= grp_conv2d_1_fu_415_grp_fu_853_p_din1;
        else 
            grp_fu_853_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_857_ce_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_ce, grp_maxpool2d_1_fu_433_grp_fu_857_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_ce, grp_maxpool2d_fu_455_grp_fu_857_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_857_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_857_ce <= grp_maxpool2d_fu_455_grp_fu_857_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_857_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_857_ce <= grp_maxpool2d_1_fu_433_grp_fu_857_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_857_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_ce;
        else 
            grp_fu_857_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_857_opcode_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_opcode, grp_maxpool2d_1_fu_433_grp_fu_857_p_opcode, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_opcode, grp_maxpool2d_fu_455_grp_fu_857_p_opcode, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_857_opcode <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_857_opcode <= grp_maxpool2d_fu_455_grp_fu_857_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_857_opcode <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_857_opcode <= grp_maxpool2d_1_fu_433_grp_fu_857_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_857_opcode <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_opcode;
        else 
            grp_fu_857_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_857_p0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din0, grp_maxpool2d_1_fu_433_grp_fu_857_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din0, grp_maxpool2d_fu_455_grp_fu_857_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_857_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_857_p0 <= grp_maxpool2d_fu_455_grp_fu_857_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_857_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_857_p0 <= grp_maxpool2d_1_fu_433_grp_fu_857_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_857_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din0;
        else 
            grp_fu_857_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_857_p1_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din1, grp_maxpool2d_1_fu_433_grp_fu_857_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din1, grp_maxpool2d_fu_455_grp_fu_857_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_857_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_grp_fu_857_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_857_p1 <= grp_maxpool2d_fu_455_grp_fu_857_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_857_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_grp_fu_857_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_857_p1 <= grp_maxpool2d_1_fu_433_grp_fu_857_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_857_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_grp_fu_857_p_din1;
        else 
            grp_fu_857_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_861_ce_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_861_p_ce, grp_maxpool2d_fu_455_grp_fu_861_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_861_ce <= grp_maxpool2d_fu_455_grp_fu_861_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_861_ce <= grp_maxpool2d_1_fu_433_grp_fu_861_p_ce;
        else 
            grp_fu_861_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_861_opcode_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_861_p_opcode, grp_maxpool2d_fu_455_grp_fu_861_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_861_opcode <= grp_maxpool2d_fu_455_grp_fu_861_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_861_opcode <= grp_maxpool2d_1_fu_433_grp_fu_861_p_opcode;
        else 
            grp_fu_861_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_861_p0_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_861_p_din0, grp_maxpool2d_fu_455_grp_fu_861_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_861_p0 <= grp_maxpool2d_fu_455_grp_fu_861_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_861_p0 <= grp_maxpool2d_1_fu_433_grp_fu_861_p_din0;
        else 
            grp_fu_861_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_861_p1_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_861_p_din1, grp_maxpool2d_fu_455_grp_fu_861_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_861_p1 <= grp_maxpool2d_fu_455_grp_fu_861_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_861_p1 <= grp_maxpool2d_1_fu_433_grp_fu_861_p_din1;
        else 
            grp_fu_861_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_ce_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_865_p_ce, grp_maxpool2d_fu_455_grp_fu_865_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_865_ce <= grp_maxpool2d_fu_455_grp_fu_865_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_865_ce <= grp_maxpool2d_1_fu_433_grp_fu_865_p_ce;
        else 
            grp_fu_865_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_865_opcode_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_865_p_opcode, grp_maxpool2d_fu_455_grp_fu_865_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_865_opcode <= grp_maxpool2d_fu_455_grp_fu_865_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_865_opcode <= grp_maxpool2d_1_fu_433_grp_fu_865_p_opcode;
        else 
            grp_fu_865_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_865_p0_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_865_p_din0, grp_maxpool2d_fu_455_grp_fu_865_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_865_p0 <= grp_maxpool2d_fu_455_grp_fu_865_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_865_p0 <= grp_maxpool2d_1_fu_433_grp_fu_865_p_din0;
        else 
            grp_fu_865_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_p1_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_865_p_din1, grp_maxpool2d_fu_455_grp_fu_865_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_865_p1 <= grp_maxpool2d_fu_455_grp_fu_865_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_865_p1 <= grp_maxpool2d_1_fu_433_grp_fu_865_p_din1;
        else 
            grp_fu_865_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_869_ce_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_869_p_ce, grp_maxpool2d_fu_455_grp_fu_869_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_869_ce <= grp_maxpool2d_fu_455_grp_fu_869_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_869_ce <= grp_maxpool2d_1_fu_433_grp_fu_869_p_ce;
        else 
            grp_fu_869_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_869_opcode_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_869_p_opcode, grp_maxpool2d_fu_455_grp_fu_869_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_869_opcode <= grp_maxpool2d_fu_455_grp_fu_869_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_869_opcode <= grp_maxpool2d_1_fu_433_grp_fu_869_p_opcode;
        else 
            grp_fu_869_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_869_p0_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_869_p_din0, grp_maxpool2d_fu_455_grp_fu_869_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_869_p0 <= grp_maxpool2d_fu_455_grp_fu_869_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_869_p0 <= grp_maxpool2d_1_fu_433_grp_fu_869_p_din0;
        else 
            grp_fu_869_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_869_p1_assign_proc : process(grp_maxpool2d_1_fu_433_grp_fu_869_p_din1, grp_maxpool2d_fu_455_grp_fu_869_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_869_p1 <= grp_maxpool2d_fu_455_grp_fu_869_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_869_p1 <= grp_maxpool2d_1_fu_433_grp_fu_869_p_din1;
        else 
            grp_fu_869_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_873_ce_assign_proc : process(grp_conv2d_2_fu_439_grp_fu_873_p_ce, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_ce, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_873_ce <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_873_ce <= grp_conv2d_2_fu_439_grp_fu_873_p_ce;
        else 
            grp_fu_873_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_873_p0_assign_proc : process(grp_conv2d_2_fu_439_grp_fu_873_p_din0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_873_p0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_873_p0 <= grp_conv2d_2_fu_439_grp_fu_873_p_din0;
        else 
            grp_fu_873_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_873_p1_assign_proc : process(grp_conv2d_2_fu_439_grp_fu_873_p_din1, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_873_p1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_grp_fu_873_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_873_p1 <= grp_conv2d_2_fu_439_grp_fu_873_p_din1;
        else 
            grp_fu_873_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_maxpool2d_1_fu_433_ap_start <= grp_maxpool2d_1_fu_433_ap_start_reg;
    grp_maxpool2d_fu_455_ap_start <= grp_maxpool2d_fu_455_ap_start_reg;

    vla104_i_address0_assign_proc : process(grp_conv2d_2_fu_439_y_address0, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            vla104_i_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla104_i_address0 <= grp_conv2d_2_fu_439_y_address0;
        else 
            vla104_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    vla104_i_ce0_assign_proc : process(grp_conv2d_2_fu_439_y_ce0, grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            vla104_i_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla104_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla104_i_ce0 <= grp_conv2d_2_fu_439_y_ce0;
        else 
            vla104_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla104_i_we0_assign_proc : process(grp_conv2d_2_fu_439_y_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla104_i_we0 <= grp_conv2d_2_fu_439_y_we0;
        else 
            vla104_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vla135_i_address0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_address0, grp_maxpool2d_fu_455_x_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla135_i_address0 <= grp_maxpool2d_fu_455_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            vla135_i_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_address0;
        else 
            vla135_i_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    vla135_i_ce0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_ce0, grp_maxpool2d_fu_455_x_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla135_i_ce0 <= grp_maxpool2d_fu_455_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            vla135_i_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_ce0;
        else 
            vla135_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla135_i_ce1_assign_proc : process(grp_maxpool2d_fu_455_x_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla135_i_ce1 <= grp_maxpool2d_fu_455_x_ce1;
        else 
            vla135_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    vla135_i_ce2_assign_proc : process(grp_maxpool2d_fu_455_x_ce2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla135_i_ce2 <= grp_maxpool2d_fu_455_x_ce2;
        else 
            vla135_i_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    vla135_i_ce3_assign_proc : process(grp_maxpool2d_fu_455_x_ce3, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla135_i_ce3 <= grp_maxpool2d_fu_455_x_ce3;
        else 
            vla135_i_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    vla135_i_we0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            vla135_i_we0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_14_fu_449_vla135_i_we0;
        else 
            vla135_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vla166_i_address0_assign_proc : process(grp_maxpool2d_fu_455_y_address0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            vla166_i_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla166_i_address0 <= grp_maxpool2d_fu_455_y_address0;
        else 
            vla166_i_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    vla166_i_ce0_assign_proc : process(grp_maxpool2d_fu_455_y_ce0, grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            vla166_i_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_vla166_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla166_i_ce0 <= grp_maxpool2d_fu_455_y_ce0;
        else 
            vla166_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla166_i_we0_assign_proc : process(grp_maxpool2d_fu_455_y_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            vla166_i_we0 <= grp_maxpool2d_fu_455_y_we0;
        else 
            vla166_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vla1_i_address0_assign_proc : process(grp_conv2d_1_fu_415_y_address0, grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vla1_i_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            vla1_i_address0 <= grp_conv2d_1_fu_415_y_address0;
        else 
            vla1_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    vla1_i_ce0_assign_proc : process(grp_conv2d_1_fu_415_y_ce0, grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vla1_i_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla1_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            vla1_i_ce0 <= grp_conv2d_1_fu_415_y_ce0;
        else 
            vla1_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla1_i_we0_assign_proc : process(grp_conv2d_1_fu_415_y_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            vla1_i_we0 <= grp_conv2d_1_fu_415_y_we0;
        else 
            vla1_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vla42_i_address0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_address0, grp_maxpool2d_1_fu_433_x_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla42_i_address0 <= grp_maxpool2d_1_fu_433_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vla42_i_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_address0;
        else 
            vla42_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    vla42_i_ce0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_ce0, grp_maxpool2d_1_fu_433_x_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla42_i_ce0 <= grp_maxpool2d_1_fu_433_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vla42_i_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_ce0;
        else 
            vla42_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla42_i_ce1_assign_proc : process(grp_maxpool2d_1_fu_433_x_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla42_i_ce1 <= grp_maxpool2d_1_fu_433_x_ce1;
        else 
            vla42_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    vla42_i_ce2_assign_proc : process(grp_maxpool2d_1_fu_433_x_ce2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla42_i_ce2 <= grp_maxpool2d_1_fu_433_x_ce2;
        else 
            vla42_i_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    vla42_i_ce3_assign_proc : process(grp_maxpool2d_1_fu_433_x_ce3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla42_i_ce3 <= grp_maxpool2d_1_fu_433_x_ce3;
        else 
            vla42_i_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    vla42_i_we0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            vla42_i_we0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_1_fu_427_vla42_i_we0;
        else 
            vla42_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    vla73_i_address0_assign_proc : process(grp_maxpool2d_1_fu_433_y_address0, grp_conv2d_2_fu_439_x_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla73_i_address0 <= grp_conv2d_2_fu_439_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla73_i_address0 <= grp_maxpool2d_1_fu_433_y_address0;
        else 
            vla73_i_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    vla73_i_ce0_assign_proc : process(grp_maxpool2d_1_fu_433_y_ce0, grp_conv2d_2_fu_439_x_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla73_i_ce0 <= grp_conv2d_2_fu_439_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla73_i_ce0 <= grp_maxpool2d_1_fu_433_y_ce0;
        else 
            vla73_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla73_i_ce1_assign_proc : process(grp_conv2d_2_fu_439_x_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            vla73_i_ce1 <= grp_conv2d_2_fu_439_x_ce1;
        else 
            vla73_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    vla73_i_we0_assign_proc : process(grp_maxpool2d_1_fu_433_y_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla73_i_we0 <= grp_maxpool2d_1_fu_433_y_we0;
        else 
            vla73_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    weight0_address0 <= grp_conv2d_1_fu_415_weight0_address0;
    weight0_address1 <= grp_conv2d_1_fu_415_weight0_address1;
    weight0_ce0 <= grp_conv2d_1_fu_415_weight0_ce0;
    weight0_ce1 <= grp_conv2d_1_fu_415_weight0_ce1;
    weight1_address0 <= grp_conv2d_2_fu_439_weight1_address0;
    weight1_address1 <= grp_conv2d_2_fu_439_weight1_address1;
    weight1_ce0 <= grp_conv2d_2_fu_439_weight1_ce0;
    weight1_ce1 <= grp_conv2d_2_fu_439_weight1_ce1;
    weight2_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_address0;
    weight2_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_weight2_ce0;
    weight3_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address0;
    weight3_address1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_address1;
    weight3_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce0;
    weight3_ce1 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_weight3_ce1;
    x_address0 <= grp_conv2d_1_fu_415_x_address0;
    x_address1 <= grp_conv2d_1_fu_415_x_address1;

    x_assign_2_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_address0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            x_assign_2_address0 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            x_assign_2_address0 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            x_assign_2_address0 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            x_assign_2_address0 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            x_assign_2_address0 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            x_assign_2_address0 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            x_assign_2_address0 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            x_assign_2_address0 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            x_assign_2_address0 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            x_assign_2_address0 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            x_assign_2_address0 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            x_assign_2_address0 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            x_assign_2_address0 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            x_assign_2_address0 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            x_assign_2_address0 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            x_assign_2_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            x_assign_2_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_address0;
        else 
            x_assign_2_address0 <= "XXXXX";
        end if; 
    end process;


    x_assign_2_address1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            x_assign_2_address1 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            x_assign_2_address1 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            x_assign_2_address1 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            x_assign_2_address1 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            x_assign_2_address1 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            x_assign_2_address1 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            x_assign_2_address1 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            x_assign_2_address1 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            x_assign_2_address1 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            x_assign_2_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            x_assign_2_address1 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            x_assign_2_address1 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            x_assign_2_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            x_assign_2_address1 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            x_assign_2_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            x_assign_2_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            x_assign_2_address1 <= "XXXXX";
        end if; 
    end process;


    x_assign_2_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_ce0, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            x_assign_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            x_assign_2_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_ce0;
        else 
            x_assign_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_assign_2_ce1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            x_assign_2_ce1 <= ap_const_logic_1;
        else 
            x_assign_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_assign_2_we0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            x_assign_2_we0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_2_we0;
        else 
            x_assign_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_assign_address0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_address0, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            x_assign_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            x_assign_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_address0;
        else 
            x_assign_address0 <= "XXXXX";
        end if; 
    end process;


    x_assign_ce0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_ce0, grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            x_assign_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_110_15_fu_471_x_assign_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            x_assign_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_ce0;
        else 
            x_assign_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_assign_we0_assign_proc : process(grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            x_assign_we0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_76_2_fu_461_x_assign_we0;
        else 
            x_assign_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_ce0 <= grp_conv2d_1_fu_415_x_ce0;
    x_ce1 <= grp_conv2d_1_fu_415_x_ce1;
    y_address0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_address0;
    y_ce0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_ce0;
    y_d0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_d0;
    y_we0 <= grp_cnn_top_Pipeline_VITIS_LOOP_73_1_fu_477_y_we0;
end behav;
