
GPS_Debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b48  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08004d40  08004d40  00014d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d88  08004d88  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004d88  08004d88  00014d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d90  08004d90  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d90  08004d90  00014d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d94  08004d94  00014d94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004d98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  20000078  08004e10  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08004e10  00020244  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1a0  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002048  00000000  00000000  0002c246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  0002e290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007e8  00000000  00000000  0002eb30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029487  00000000  00000000  0002f318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a971  00000000  00000000  0005879f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000efa6c  00000000  00000000  00063110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00152b7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002674  00000000  00000000  00152bd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000078 	.word	0x20000078
 8000214:	00000000 	.word	0x00000000
 8000218:	08004d28 	.word	0x08004d28

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000007c 	.word	0x2000007c
 8000234:	08004d28 	.word	0x08004d28

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000248:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800024c:	f000 b96e 	b.w	800052c <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	468c      	mov	ip, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	f040 8083 	bne.w	800037e <__udivmoddi4+0x116>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d947      	bls.n	800030e <__udivmoddi4+0xa6>
 800027e:	fab2 f282 	clz	r2, r2
 8000282:	b142      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000284:	f1c2 0020 	rsb	r0, r2, #32
 8000288:	fa24 f000 	lsr.w	r0, r4, r0
 800028c:	4091      	lsls	r1, r2
 800028e:	4097      	lsls	r7, r2
 8000290:	ea40 0c01 	orr.w	ip, r0, r1
 8000294:	4094      	lsls	r4, r2
 8000296:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	fbbc f6f8 	udiv	r6, ip, r8
 80002a0:	fa1f fe87 	uxth.w	lr, r7
 80002a4:	fb08 c116 	mls	r1, r8, r6, ip
 80002a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ac:	fb06 f10e 	mul.w	r1, r6, lr
 80002b0:	4299      	cmp	r1, r3
 80002b2:	d909      	bls.n	80002c8 <__udivmoddi4+0x60>
 80002b4:	18fb      	adds	r3, r7, r3
 80002b6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ba:	f080 8119 	bcs.w	80004f0 <__udivmoddi4+0x288>
 80002be:	4299      	cmp	r1, r3
 80002c0:	f240 8116 	bls.w	80004f0 <__udivmoddi4+0x288>
 80002c4:	3e02      	subs	r6, #2
 80002c6:	443b      	add	r3, r7
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d0:	fb08 3310 	mls	r3, r8, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002dc:	45a6      	cmp	lr, r4
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x8c>
 80002e0:	193c      	adds	r4, r7, r4
 80002e2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002e6:	f080 8105 	bcs.w	80004f4 <__udivmoddi4+0x28c>
 80002ea:	45a6      	cmp	lr, r4
 80002ec:	f240 8102 	bls.w	80004f4 <__udivmoddi4+0x28c>
 80002f0:	3802      	subs	r0, #2
 80002f2:	443c      	add	r4, r7
 80002f4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002f8:	eba4 040e 	sub.w	r4, r4, lr
 80002fc:	2600      	movs	r6, #0
 80002fe:	b11d      	cbz	r5, 8000308 <__udivmoddi4+0xa0>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c5 4300 	strd	r4, r3, [r5]
 8000308:	4631      	mov	r1, r6
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xaa>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	2a00      	cmp	r2, #0
 8000318:	d150      	bne.n	80003bc <__udivmoddi4+0x154>
 800031a:	1bcb      	subs	r3, r1, r7
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	fa1f f887 	uxth.w	r8, r7
 8000324:	2601      	movs	r6, #1
 8000326:	fbb3 fcfe 	udiv	ip, r3, lr
 800032a:	0c21      	lsrs	r1, r4, #16
 800032c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000330:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000334:	fb08 f30c 	mul.w	r3, r8, ip
 8000338:	428b      	cmp	r3, r1
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0xe4>
 800033c:	1879      	adds	r1, r7, r1
 800033e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0xe2>
 8000344:	428b      	cmp	r3, r1
 8000346:	f200 80e9 	bhi.w	800051c <__udivmoddi4+0x2b4>
 800034a:	4684      	mov	ip, r0
 800034c:	1ac9      	subs	r1, r1, r3
 800034e:	b2a3      	uxth	r3, r4
 8000350:	fbb1 f0fe 	udiv	r0, r1, lr
 8000354:	fb0e 1110 	mls	r1, lr, r0, r1
 8000358:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800035c:	fb08 f800 	mul.w	r8, r8, r0
 8000360:	45a0      	cmp	r8, r4
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x10c>
 8000364:	193c      	adds	r4, r7, r4
 8000366:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x10a>
 800036c:	45a0      	cmp	r8, r4
 800036e:	f200 80d9 	bhi.w	8000524 <__udivmoddi4+0x2bc>
 8000372:	4618      	mov	r0, r3
 8000374:	eba4 0408 	sub.w	r4, r4, r8
 8000378:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800037c:	e7bf      	b.n	80002fe <__udivmoddi4+0x96>
 800037e:	428b      	cmp	r3, r1
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x12e>
 8000382:	2d00      	cmp	r5, #0
 8000384:	f000 80b1 	beq.w	80004ea <__udivmoddi4+0x282>
 8000388:	2600      	movs	r6, #0
 800038a:	e9c5 0100 	strd	r0, r1, [r5]
 800038e:	4630      	mov	r0, r6
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	fab3 f683 	clz	r6, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d14a      	bne.n	8000434 <__udivmoddi4+0x1cc>
 800039e:	428b      	cmp	r3, r1
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0x140>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 80b8 	bhi.w	8000518 <__udivmoddi4+0x2b0>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb61 0103 	sbc.w	r1, r1, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	468c      	mov	ip, r1
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0a8      	beq.n	8000308 <__udivmoddi4+0xa0>
 80003b6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ba:	e7a5      	b.n	8000308 <__udivmoddi4+0xa0>
 80003bc:	f1c2 0320 	rsb	r3, r2, #32
 80003c0:	fa20 f603 	lsr.w	r6, r0, r3
 80003c4:	4097      	lsls	r7, r2
 80003c6:	fa01 f002 	lsl.w	r0, r1, r2
 80003ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003ce:	40d9      	lsrs	r1, r3
 80003d0:	4330      	orrs	r0, r6
 80003d2:	0c03      	lsrs	r3, r0, #16
 80003d4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003e4:	fb06 f108 	mul.w	r1, r6, r8
 80003e8:	4299      	cmp	r1, r3
 80003ea:	fa04 f402 	lsl.w	r4, r4, r2
 80003ee:	d909      	bls.n	8000404 <__udivmoddi4+0x19c>
 80003f0:	18fb      	adds	r3, r7, r3
 80003f2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003f6:	f080 808d 	bcs.w	8000514 <__udivmoddi4+0x2ac>
 80003fa:	4299      	cmp	r1, r3
 80003fc:	f240 808a 	bls.w	8000514 <__udivmoddi4+0x2ac>
 8000400:	3e02      	subs	r6, #2
 8000402:	443b      	add	r3, r7
 8000404:	1a5b      	subs	r3, r3, r1
 8000406:	b281      	uxth	r1, r0
 8000408:	fbb3 f0fe 	udiv	r0, r3, lr
 800040c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000410:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000414:	fb00 f308 	mul.w	r3, r0, r8
 8000418:	428b      	cmp	r3, r1
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x1c4>
 800041c:	1879      	adds	r1, r7, r1
 800041e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000422:	d273      	bcs.n	800050c <__udivmoddi4+0x2a4>
 8000424:	428b      	cmp	r3, r1
 8000426:	d971      	bls.n	800050c <__udivmoddi4+0x2a4>
 8000428:	3802      	subs	r0, #2
 800042a:	4439      	add	r1, r7
 800042c:	1acb      	subs	r3, r1, r3
 800042e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000432:	e778      	b.n	8000326 <__udivmoddi4+0xbe>
 8000434:	f1c6 0c20 	rsb	ip, r6, #32
 8000438:	fa03 f406 	lsl.w	r4, r3, r6
 800043c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000440:	431c      	orrs	r4, r3
 8000442:	fa20 f70c 	lsr.w	r7, r0, ip
 8000446:	fa01 f306 	lsl.w	r3, r1, r6
 800044a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800044e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000452:	431f      	orrs	r7, r3
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	fbb1 f9fe 	udiv	r9, r1, lr
 800045a:	fa1f f884 	uxth.w	r8, r4
 800045e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000462:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000466:	fb09 fa08 	mul.w	sl, r9, r8
 800046a:	458a      	cmp	sl, r1
 800046c:	fa02 f206 	lsl.w	r2, r2, r6
 8000470:	fa00 f306 	lsl.w	r3, r0, r6
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x220>
 8000476:	1861      	adds	r1, r4, r1
 8000478:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800047c:	d248      	bcs.n	8000510 <__udivmoddi4+0x2a8>
 800047e:	458a      	cmp	sl, r1
 8000480:	d946      	bls.n	8000510 <__udivmoddi4+0x2a8>
 8000482:	f1a9 0902 	sub.w	r9, r9, #2
 8000486:	4421      	add	r1, r4
 8000488:	eba1 010a 	sub.w	r1, r1, sl
 800048c:	b2bf      	uxth	r7, r7
 800048e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000492:	fb0e 1110 	mls	r1, lr, r0, r1
 8000496:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800049a:	fb00 f808 	mul.w	r8, r0, r8
 800049e:	45b8      	cmp	r8, r7
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x24a>
 80004a2:	19e7      	adds	r7, r4, r7
 80004a4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004a8:	d22e      	bcs.n	8000508 <__udivmoddi4+0x2a0>
 80004aa:	45b8      	cmp	r8, r7
 80004ac:	d92c      	bls.n	8000508 <__udivmoddi4+0x2a0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4427      	add	r7, r4
 80004b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004b6:	eba7 0708 	sub.w	r7, r7, r8
 80004ba:	fba0 8902 	umull	r8, r9, r0, r2
 80004be:	454f      	cmp	r7, r9
 80004c0:	46c6      	mov	lr, r8
 80004c2:	4649      	mov	r1, r9
 80004c4:	d31a      	bcc.n	80004fc <__udivmoddi4+0x294>
 80004c6:	d017      	beq.n	80004f8 <__udivmoddi4+0x290>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x27a>
 80004ca:	ebb3 020e 	subs.w	r2, r3, lr
 80004ce:	eb67 0701 	sbc.w	r7, r7, r1
 80004d2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004d6:	40f2      	lsrs	r2, r6
 80004d8:	ea4c 0202 	orr.w	r2, ip, r2
 80004dc:	40f7      	lsrs	r7, r6
 80004de:	e9c5 2700 	strd	r2, r7, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	462e      	mov	r6, r5
 80004ec:	4628      	mov	r0, r5
 80004ee:	e70b      	b.n	8000308 <__udivmoddi4+0xa0>
 80004f0:	4606      	mov	r6, r0
 80004f2:	e6e9      	b.n	80002c8 <__udivmoddi4+0x60>
 80004f4:	4618      	mov	r0, r3
 80004f6:	e6fd      	b.n	80002f4 <__udivmoddi4+0x8c>
 80004f8:	4543      	cmp	r3, r8
 80004fa:	d2e5      	bcs.n	80004c8 <__udivmoddi4+0x260>
 80004fc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000500:	eb69 0104 	sbc.w	r1, r9, r4
 8000504:	3801      	subs	r0, #1
 8000506:	e7df      	b.n	80004c8 <__udivmoddi4+0x260>
 8000508:	4608      	mov	r0, r1
 800050a:	e7d2      	b.n	80004b2 <__udivmoddi4+0x24a>
 800050c:	4660      	mov	r0, ip
 800050e:	e78d      	b.n	800042c <__udivmoddi4+0x1c4>
 8000510:	4681      	mov	r9, r0
 8000512:	e7b9      	b.n	8000488 <__udivmoddi4+0x220>
 8000514:	4666      	mov	r6, ip
 8000516:	e775      	b.n	8000404 <__udivmoddi4+0x19c>
 8000518:	4630      	mov	r0, r6
 800051a:	e74a      	b.n	80003b2 <__udivmoddi4+0x14a>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	4439      	add	r1, r7
 8000522:	e713      	b.n	800034c <__udivmoddi4+0xe4>
 8000524:	3802      	subs	r0, #2
 8000526:	443c      	add	r4, r7
 8000528:	e724      	b.n	8000374 <__udivmoddi4+0x10c>
 800052a:	bf00      	nop

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <_ZN5NEOM811GetInstanceEv>:

extern UART_HandleTypeDef huart4;

NEOM8* NEOM8::gpsInstance = nullptr;

NEOM8* NEOM8::GetInstance() {
 8000530:	b598      	push	{r3, r4, r7, lr}
 8000532:	af00      	add	r7, sp, #0
	if (!gpsInstance) {
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d10a      	bne.n	8000552 <_ZN5NEOM811GetInstanceEv+0x22>
		gpsInstance = new NEOM8 {};
 800053c:	f44f 607d 	mov.w	r0, #4048	; 0xfd0
 8000540:	f004 faa5 	bl	8004a8e <_Znwj>
 8000544:	4603      	mov	r3, r0
 8000546:	461c      	mov	r4, r3
 8000548:	4620      	mov	r0, r4
 800054a:	f000 f819 	bl	8000580 <_ZN5NEOM8C1Ev>
 800054e:	4b03      	ldr	r3, [pc, #12]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000550:	601c      	str	r4, [r3, #0]
	}

	return gpsInstance;
 8000552:	4b02      	ldr	r3, [pc, #8]	; (800055c <_ZN5NEOM811GetInstanceEv+0x2c>)
 8000554:	681b      	ldr	r3, [r3, #0]
}
 8000556:	4618      	mov	r0, r3
 8000558:	bd98      	pop	{r3, r4, r7, pc}
 800055a:	bf00      	nop
 800055c:	20000094 	.word	0x20000094

08000560 <_ZN3GpsC1Ev>:
	bool ggaDataIsNew; //Position, altitude, time, and number of satellites
	bool vtgDataIsNew; //Groundspeed and Heading

};

class Gps
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	4a04      	ldr	r2, [pc, #16]	; (800057c <_ZN3GpsC1Ev+0x1c>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4618      	mov	r0, r3
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057a:	4770      	bx	lr
 800057c:	08004d64 	.word	0x08004d64

08000580 <_ZN5NEOM8C1Ev>:

NEOM8::NEOM8() : gpsData {},
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
				 configured {false},
				 dataAvailable {false} {
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ffe8 	bl	8000560 <_ZN3GpsC1Ev>
 8000590:	4a12      	ldr	r2, [pc, #72]	; (80005dc <_ZN5NEOM8C1Ev+0x5c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2200      	movs	r2, #0
 800059a:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2200      	movs	r2, #0
 80005a2:	f883 2fa5 	strb.w	r2, [r3, #4005]	; 0xfa5
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 80005ac:	2228      	movs	r2, #40	; 0x28
 80005ae:	2100      	movs	r1, #0
 80005b0:	4618      	mov	r0, r3
 80005b2:	f004 fae3 	bl	8004b7c <memset>
//
//	HAL_UART_Transmit_DMA(&huart4, (uint8_t*) PMTK_API_SET_FIX_CTL_5HZ, sizeof(PMTK_API_SET_FIX_CTL_5HZ));
//
//	HAL_UART_Transmit_DMA(&huart4, (uint8_t*) PMTK_ENABLE_WAAS, sizeof(PMTK_ENABLE_WAAS));

	configured = true;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2201      	movs	r2, #1
 80005ba:	f883 2fa5 	strb.w	r2, [r3, #4005]	; 0xfa5

	HAL_UART_Receive_DMA(&huart4, byte_collection_buffer, GPS_UART_BUFFER_SIZE);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	f603 1364 	addw	r3, r3, #2404	; 0x964
 80005c4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80005c8:	4619      	mov	r1, r3
 80005ca:	4805      	ldr	r0, [pc, #20]	; (80005e0 <_ZN5NEOM8C1Ev+0x60>)
 80005cc:	f003 faa0 	bl	8003b10 <HAL_UART_Receive_DMA>
}
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4618      	mov	r0, r3
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	08004d58 	.word	0x08004d58
 80005e0:	200000dc 	.word	0x200000dc

080005e4 <HAL_UART_RxCpltCallback>:

/**
 * Method is called when our uart buffer (byte_collection_buffer) is full
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	NEOM8 * neoM8N = NEOM8::GetInstance();
 80005ec:	f7ff ffa0 	bl	8000530 <_ZN5NEOM811GetInstanceEv>
 80005f0:	60f8      	str	r0, [r7, #12]

//	neoM8N->copy_buffer(neoM8N->get_byte_collection_buffer());

	HAL_UART_Receive_DMA(&huart4, neoM8N->get_byte_collection_buffer(), GPS_UART_BUFFER_SIZE);
 80005f2:	68f8      	ldr	r0, [r7, #12]
 80005f4:	f000 f80e 	bl	8000614 <_ZN5NEOM826get_byte_collection_bufferEv>
 80005f8:	4603      	mov	r3, r0
 80005fa:	f44f 7248 	mov.w	r2, #800	; 0x320
 80005fe:	4619      	mov	r1, r3
 8000600:	4803      	ldr	r0, [pc, #12]	; (8000610 <HAL_UART_RxCpltCallback+0x2c>)
 8000602:	f003 fa85 	bl	8003b10 <HAL_UART_Receive_DMA>
}
 8000606:	bf00      	nop
 8000608:	3710      	adds	r7, #16
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200000dc 	.word	0x200000dc

08000614 <_ZN5NEOM826get_byte_collection_bufferEv>:

void NEOM8::copy_buffer(uint8_t * buffer) {
	memcpy(byte_collection_buffer, buffer, GPS_UART_BUFFER_SIZE);
}

uint8_t* NEOM8::get_byte_collection_buffer() {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	return byte_collection_buffer;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f603 1364 	addw	r3, r3, #2404	; 0x964
}
 8000622:	4618      	mov	r0, r3
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <_ZN5NEOM818is_check_sum_validEPh>:

bool NEOM8::is_check_sum_valid(uint8_t* string){
 800062e:	b580      	push	{r7, lr}
 8000630:	b084      	sub	sp, #16
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
 8000636:	6039      	str	r1, [r7, #0]
    uint16_t i = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	81fb      	strh	r3, [r7, #14]
    uint8_t checksum = 0;
 800063c:	2300      	movs	r3, #0
 800063e:	737b      	strb	r3, [r7, #13]

    while(string[i] != '*'){
 8000640:	89fb      	ldrh	r3, [r7, #14]
 8000642:	683a      	ldr	r2, [r7, #0]
 8000644:	4413      	add	r3, r2
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b2a      	cmp	r3, #42	; 0x2a
 800064a:	d00a      	beq.n	8000662 <_ZN5NEOM818is_check_sum_validEPh+0x34>
        checksum ^= string[i];
 800064c:	89fb      	ldrh	r3, [r7, #14]
 800064e:	683a      	ldr	r2, [r7, #0]
 8000650:	4413      	add	r3, r2
 8000652:	781a      	ldrb	r2, [r3, #0]
 8000654:	7b7b      	ldrb	r3, [r7, #13]
 8000656:	4053      	eors	r3, r2
 8000658:	737b      	strb	r3, [r7, #13]
        i++;
 800065a:	89fb      	ldrh	r3, [r7, #14]
 800065c:	3301      	adds	r3, #1
 800065e:	81fb      	strh	r3, [r7, #14]
    while(string[i] != '*'){
 8000660:	e7ee      	b.n	8000640 <_ZN5NEOM818is_check_sum_validEPh+0x12>
    }
    i++;
 8000662:	89fb      	ldrh	r3, [r7, #14]
 8000664:	3301      	adds	r3, #1
 8000666:	81fb      	strh	r3, [r7, #14]

    return uint8_to_hex((checksum & 0xF0) >> 4) == string[i] &&  uint8_to_hex(checksum & 0x0F) == string[i+1];
 8000668:	7b7b      	ldrb	r3, [r7, #13]
 800066a:	091b      	lsrs	r3, r3, #4
 800066c:	b2db      	uxtb	r3, r3
 800066e:	4619      	mov	r1, r3
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f000 f81f 	bl	80006b4 <_ZN5NEOM812uint8_to_hexEj>
 8000676:	4603      	mov	r3, r0
 8000678:	4619      	mov	r1, r3
 800067a:	89fb      	ldrh	r3, [r7, #14]
 800067c:	683a      	ldr	r2, [r7, #0]
 800067e:	4413      	add	r3, r2
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4299      	cmp	r1, r3
 8000684:	d111      	bne.n	80006aa <_ZN5NEOM818is_check_sum_validEPh+0x7c>
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f003 030f 	and.w	r3, r3, #15
 800068c:	4619      	mov	r1, r3
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f000 f810 	bl	80006b4 <_ZN5NEOM812uint8_to_hexEj>
 8000694:	4603      	mov	r3, r0
 8000696:	4619      	mov	r1, r3
 8000698:	89fb      	ldrh	r3, [r7, #14]
 800069a:	3301      	adds	r3, #1
 800069c:	683a      	ldr	r2, [r7, #0]
 800069e:	4413      	add	r3, r2
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	4299      	cmp	r1, r3
 80006a4:	d101      	bne.n	80006aa <_ZN5NEOM818is_check_sum_validEPh+0x7c>
 80006a6:	2301      	movs	r3, #1
 80006a8:	e000      	b.n	80006ac <_ZN5NEOM818is_check_sum_validEPh+0x7e>
 80006aa:	2300      	movs	r3, #0
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <_ZN5NEOM812uint8_to_hexEj>:

uint8_t NEOM8::uint8_to_hex(unsigned int checkSumHalf) {
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
    uint8_t uint8_tOut = 0;
 80006be:	2300      	movs	r3, #0
 80006c0:	73fb      	strb	r3, [r7, #15]

    if (checkSumHalf >= 0 && checkSumHalf <= 9){
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	d804      	bhi.n	80006d2 <_ZN5NEOM812uint8_to_hexEj+0x1e>
        uint8_tOut = checkSumHalf + 0x30;
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	3330      	adds	r3, #48	; 0x30
 80006ce:	73fb      	strb	r3, [r7, #15]
 80006d0:	e009      	b.n	80006e6 <_ZN5NEOM812uint8_to_hexEj+0x32>
    }
    else if (checkSumHalf >= 0xA && checkSumHalf <= 0xF){
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	2b09      	cmp	r3, #9
 80006d6:	d906      	bls.n	80006e6 <_ZN5NEOM812uint8_to_hexEj+0x32>
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	2b0f      	cmp	r3, #15
 80006dc:	d803      	bhi.n	80006e6 <_ZN5NEOM812uint8_to_hexEj+0x32>
        uint8_tOut = checkSumHalf + 0x37;
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	3337      	adds	r3, #55	; 0x37
 80006e4:	73fb      	strb	r3, [r7, #15]
    }
    return uint8_tOut;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <_ZN5NEOM812ascii_to_hexEh>:

uint8_t NEOM8::ascii_to_hex(uint8_t asciiSymbol) {
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	460b      	mov	r3, r1
 80006fe:	70fb      	strb	r3, [r7, #3]
    uint8_t hexOut = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	73fb      	strb	r3, [r7, #15]
    if (asciiSymbol == 0x2E)
 8000704:	78fb      	ldrb	r3, [r7, #3]
 8000706:	2b2e      	cmp	r3, #46	; 0x2e
 8000708:	d102      	bne.n	8000710 <_ZN5NEOM812ascii_to_hexEh+0x1c>
        hexOut = 0x10;
 800070a:	2310      	movs	r3, #16
 800070c:	73fb      	strb	r3, [r7, #15]
 800070e:	e012      	b.n	8000736 <_ZN5NEOM812ascii_to_hexEh+0x42>
    else if (asciiSymbol >= 0x30 && asciiSymbol <= 0x39){
 8000710:	78fb      	ldrb	r3, [r7, #3]
 8000712:	2b2f      	cmp	r3, #47	; 0x2f
 8000714:	d906      	bls.n	8000724 <_ZN5NEOM812ascii_to_hexEh+0x30>
 8000716:	78fb      	ldrb	r3, [r7, #3]
 8000718:	2b39      	cmp	r3, #57	; 0x39
 800071a:	d803      	bhi.n	8000724 <_ZN5NEOM812ascii_to_hexEh+0x30>
        hexOut = asciiSymbol - 0x30;
 800071c:	78fb      	ldrb	r3, [r7, #3]
 800071e:	3b30      	subs	r3, #48	; 0x30
 8000720:	73fb      	strb	r3, [r7, #15]
 8000722:	e008      	b.n	8000736 <_ZN5NEOM812ascii_to_hexEh+0x42>
    }
    else if (asciiSymbol >= 0x41 && asciiSymbol <= 0x46){
 8000724:	78fb      	ldrb	r3, [r7, #3]
 8000726:	2b40      	cmp	r3, #64	; 0x40
 8000728:	d905      	bls.n	8000736 <_ZN5NEOM812ascii_to_hexEh+0x42>
 800072a:	78fb      	ldrb	r3, [r7, #3]
 800072c:	2b46      	cmp	r3, #70	; 0x46
 800072e:	d802      	bhi.n	8000736 <_ZN5NEOM812ascii_to_hexEh+0x42>
        hexOut = asciiSymbol - 0x37; //Letter "F"(ASCII 0x46) becomes 0xF
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	3b37      	subs	r3, #55	; 0x37
 8000734:	73fb      	strb	r3, [r7, #15]
    }
    return hexOut;
 8000736:	7bfb      	ldrb	r3, [r7, #15]
}
 8000738:	4618      	mov	r0, r3
 800073a:	3714      	adds	r7, #20
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr

08000744 <_ZN5NEOM813parse_gpsDataEv>:

void NEOM8::parse_gpsData() {
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	static bool currently_parsing = false;
	static uint16_t buffer_index = 0;

	for (int i = 0; i < GPS_UART_BUFFER_SIZE; i++) {
 800074c:	2300      	movs	r3, #0
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8000756:	da7e      	bge.n	8000856 <_ZN5NEOM813parse_gpsDataEv+0x112>
		if (byte_collection_buffer[i] == '$') { //Beginning of Packet
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	4413      	add	r3, r2
 800075e:	f603 1364 	addw	r3, r3, #2404	; 0x964
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b24      	cmp	r3, #36	; 0x24
 8000766:	d106      	bne.n	8000776 <_ZN5NEOM813parse_gpsDataEv+0x32>
			currently_parsing = true;
 8000768:	4b79      	ldr	r3, [pc, #484]	; (8000950 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
			buffer_index = 0;
 800076e:	4b79      	ldr	r3, [pc, #484]	; (8000954 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 8000770:	2200      	movs	r2, #0
 8000772:	801a      	strh	r2, [r3, #0]
 8000774:	e06b      	b.n	800084e <_ZN5NEOM813parse_gpsDataEv+0x10a>
		} else if (byte_collection_buffer[i] == '\r') { //End of Packet
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	4413      	add	r3, r2
 800077c:	f603 1364 	addw	r3, r3, #2404	; 0x964
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b0d      	cmp	r3, #13
 8000784:	d141      	bne.n	800080a <_ZN5NEOM813parse_gpsDataEv+0xc6>
			 if (strncmp((char*) GPS_GGA_MESSAGE, (char*) uart_buffer, 5) == 0){
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f203 6344 	addw	r3, r3, #1604	; 0x644
 800078c:	2205      	movs	r2, #5
 800078e:	4619      	mov	r1, r3
 8000790:	4871      	ldr	r0, [pc, #452]	; (8000958 <_ZN5NEOM813parse_gpsDataEv+0x214>)
 8000792:	f004 faa9 	bl	8004ce8 <strncmp>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d10e      	bne.n	80007ba <_ZN5NEOM813parse_gpsDataEv+0x76>
				memcpy(gga_buffer, uart_buffer, GPS_UART_BUFFER_SIZE);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	1d18      	adds	r0, r3, #4
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007a6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007aa:	4619      	mov	r1, r3
 80007ac:	f004 f9d8 	bl	8004b60 <memcpy>
				gpsData.ggaDataIsNew = true;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	2201      	movs	r2, #1
 80007b4:	f883 2fcb 	strb.w	r2, [r3, #4043]	; 0xfcb
 80007b8:	e019      	b.n	80007ee <_ZN5NEOM813parse_gpsDataEv+0xaa>
			 } else if (strncmp((char*) GPS_VTG_MESSAGE, (char*) uart_buffer, 5) == 0){
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007c0:	2205      	movs	r2, #5
 80007c2:	4619      	mov	r1, r3
 80007c4:	4865      	ldr	r0, [pc, #404]	; (800095c <_ZN5NEOM813parse_gpsDataEv+0x218>)
 80007c6:	f004 fa8f 	bl	8004ce8 <strncmp>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d10e      	bne.n	80007ee <_ZN5NEOM813parse_gpsDataEv+0xaa>
				memcpy(vtg_buffer, uart_buffer, GPS_UART_BUFFER_SIZE);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f503 7049 	add.w	r0, r3, #804	; 0x324
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	f203 6344 	addw	r3, r3, #1604	; 0x644
 80007dc:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007e0:	4619      	mov	r1, r3
 80007e2:	f004 f9bd 	bl	8004b60 <memcpy>
				gpsData.vtgDataIsNew = true;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2201      	movs	r2, #1
 80007ea:	f883 2fcc 	strb.w	r2, [r3, #4044]	; 0xfcc
			 }
			 currently_parsing = false;
 80007ee:	4b58      	ldr	r3, [pc, #352]	; (8000950 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]

			 // Exit if we find both of the messages to not waste time on computation
			 if (gpsData.ggaDataIsNew && gpsData.vtgDataIsNew) {
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	f893 3fcb 	ldrb.w	r3, [r3, #4043]	; 0xfcb
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d027      	beq.n	800084e <_ZN5NEOM813parse_gpsDataEv+0x10a>
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f893 3fcc 	ldrb.w	r3, [r3, #4044]	; 0xfcc
 8000804:	2b00      	cmp	r3, #0
 8000806:	d022      	beq.n	800084e <_ZN5NEOM813parse_gpsDataEv+0x10a>
				 break;
 8000808:	e025      	b.n	8000856 <_ZN5NEOM813parse_gpsDataEv+0x112>
			 }
		} else if (currently_parsing){
 800080a:	4b51      	ldr	r3, [pc, #324]	; (8000950 <_ZN5NEOM813parse_gpsDataEv+0x20c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d01d      	beq.n	800084e <_ZN5NEOM813parse_gpsDataEv+0x10a>
			uart_buffer[buffer_index] = byte_collection_buffer[i];
 8000812:	4b50      	ldr	r3, [pc, #320]	; (8000954 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	4619      	mov	r1, r3
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	4413      	add	r3, r2
 800081e:	f603 1364 	addw	r3, r3, #2404	; 0x964
 8000822:	781a      	ldrb	r2, [r3, #0]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	440b      	add	r3, r1
 8000828:	f883 2644 	strb.w	r2, [r3, #1604]	; 0x644
			buffer_index = (buffer_index + 1) % GPS_UART_BUFFER_SIZE; //make sure we dont cause a segmentation fault here
 800082c:	4b49      	ldr	r3, [pc, #292]	; (8000954 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 800082e:	881b      	ldrh	r3, [r3, #0]
 8000830:	3301      	adds	r3, #1
 8000832:	4a4b      	ldr	r2, [pc, #300]	; (8000960 <_ZN5NEOM813parse_gpsDataEv+0x21c>)
 8000834:	fb82 1203 	smull	r1, r2, r2, r3
 8000838:	1211      	asrs	r1, r2, #8
 800083a:	17da      	asrs	r2, r3, #31
 800083c:	1a8a      	subs	r2, r1, r2
 800083e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000842:	fb01 f202 	mul.w	r2, r1, r2
 8000846:	1a9a      	subs	r2, r3, r2
 8000848:	b292      	uxth	r2, r2
 800084a:	4b42      	ldr	r3, [pc, #264]	; (8000954 <_ZN5NEOM813parse_gpsDataEv+0x210>)
 800084c:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < GPS_UART_BUFFER_SIZE; i++) {
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	3301      	adds	r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	e77c      	b.n	8000750 <_ZN5NEOM813parse_gpsDataEv+0xc>
		}
	}

	if (!gpsData.ggaDataIsNew && !gpsData.vtgDataIsNew){ //if no data has been copied over
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	f893 3fcb 	ldrb.w	r3, [r3, #4043]	; 0xfcb
 800085c:	f083 0301 	eor.w	r3, r3, #1
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d007      	beq.n	8000876 <_ZN5NEOM813parse_gpsDataEv+0x132>
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	f893 3fcc 	ldrb.w	r3, [r3, #4044]	; 0xfcc
 800086c:	f083 0301 	eor.w	r3, r3, #1
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d168      	bne.n	8000948 <_ZN5NEOM813parse_gpsDataEv+0x204>
		return;
	}

	if (gpsData.ggaDataIsNew){
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	f893 3fcb 	ldrb.w	r3, [r3, #4043]	; 0xfcb
 800087c:	2b00      	cmp	r3, #0
 800087e:	d02f      	beq.n	80008e0 <_ZN5NEOM813parse_gpsDataEv+0x19c>
		gpsData.ggaDataIsNew = false;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	f883 2fcb 	strb.w	r2, [r3, #4043]	; 0xfcb
		if (is_check_sum_valid(gga_buffer)){
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3304      	adds	r3, #4
 800088c:	4619      	mov	r1, r3
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f7ff fecd 	bl	800062e <_ZN5NEOM818is_check_sum_validEPh>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d01e      	beq.n	80008d8 <_ZN5NEOM813parse_gpsDataEv+0x194>
			dataAvailable = false;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2200      	movs	r2, #0
 800089e:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
			parse_gga(gga_buffer);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3304      	adds	r3, #4
 80008a6:	4619      	mov	r1, r3
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f000 f971 	bl	8000b90 <_ZN5NEOM89parse_ggaEPh>
			dataAvailable = true;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2201      	movs	r2, #1
 80008b2:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
			gpsData.dataIsNew = true;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2201      	movs	r2, #1
 80008ba:	f883 2fc9 	strb.w	r2, [r3, #4041]	; 0xfc9
			gpsData.timeIsNew = true;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	2201      	movs	r2, #1
 80008c2:	f883 2fca 	strb.w	r2, [r3, #4042]	; 0xfca
			gpsData.ggaDataIsNew = true;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2201      	movs	r2, #1
 80008ca:	f883 2fcb 	strb.w	r2, [r3, #4043]	; 0xfcb
			gpsData.sensorStatus = 0;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	f883 2fc8 	strb.w	r2, [r3, #4040]	; 0xfc8
 80008d6:	e003      	b.n	80008e0 <_ZN5NEOM813parse_gpsDataEv+0x19c>
		} else {
			gpsData.sensorStatus = 1;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2201      	movs	r2, #1
 80008dc:	f883 2fc8 	strb.w	r2, [r3, #4040]	; 0xfc8
		}
	}

	if (gpsData.vtgDataIsNew){
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	f893 3fcc 	ldrb.w	r3, [r3, #4044]	; 0xfcc
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d02f      	beq.n	800094a <_ZN5NEOM813parse_gpsDataEv+0x206>
		gpsData.vtgDataIsNew = false;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2200      	movs	r2, #0
 80008ee:	f883 2fcc 	strb.w	r2, [r3, #4044]	; 0xfcc
		if (is_check_sum_valid(vtg_buffer)){
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	f503 7349 	add.w	r3, r3, #804	; 0x324
 80008f8:	4619      	mov	r1, r3
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff fe97 	bl	800062e <_ZN5NEOM818is_check_sum_validEPh>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d01b      	beq.n	800093e <_ZN5NEOM813parse_gpsDataEv+0x1fa>
			dataAvailable = false;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2200      	movs	r2, #0
 800090a:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
			parse_vtg(vtg_buffer);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8000914:	4619      	mov	r1, r3
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f000 f824 	bl	8000964 <_ZN5NEOM89parse_vtgEPh>
			dataAvailable = true;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
			gpsData.dataIsNew = true;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2201      	movs	r2, #1
 8000928:	f883 2fc9 	strb.w	r2, [r3, #4041]	; 0xfc9
			gpsData.vtgDataIsNew = true;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2201      	movs	r2, #1
 8000930:	f883 2fcc 	strb.w	r2, [r3, #4044]	; 0xfcc
			gpsData.sensorStatus = 0;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2200      	movs	r2, #0
 8000938:	f883 2fc8 	strb.w	r2, [r3, #4040]	; 0xfc8
 800093c:	e005      	b.n	800094a <_ZN5NEOM813parse_gpsDataEv+0x206>
		} else {
			gpsData.sensorStatus = 1;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2201      	movs	r2, #1
 8000942:	f883 2fc8 	strb.w	r2, [r3, #4040]	; 0xfc8
 8000946:	e000      	b.n	800094a <_ZN5NEOM813parse_gpsDataEv+0x206>
		return;
 8000948:	bf00      	nop
		}
	}
}
 800094a:	3710      	adds	r7, #16
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000098 	.word	0x20000098
 8000954:	2000009a 	.word	0x2000009a
 8000958:	08004d40 	.word	0x08004d40
 800095c:	08004d48 	.word	0x08004d48
 8000960:	51eb851f 	.word	0x51eb851f

08000964 <_ZN5NEOM89parse_vtgEPh>:

void NEOM8::parse_vtg(uint8_t* data) {
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	; 0x28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
	//static so that we dont allocate these variables every time
	static uint8_t rawHeading[6] = {0, 0, 0, 0, 0, 0};
	static uint8_t rawGroundSpeed[8] = {0, 0, 0, 0, 0, 0, 0, 0};

	int comma = 0;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;
 8000972:	2300      	movs	r3, #0
 8000974:	623b      	str	r3, [r7, #32]
	int j = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]

	while (data[j] != '*') {
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	683a      	ldr	r2, [r7, #0]
 800097e:	4413      	add	r3, r2
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b2a      	cmp	r3, #42	; 0x2a
 8000984:	d032      	beq.n	80009ec <_ZN5NEOM89parse_vtgEPh+0x88>
		uint8_t numData = ascii_to_hex(data[j]);
 8000986:	69fb      	ldr	r3, [r7, #28]
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	4413      	add	r3, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	4619      	mov	r1, r3
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	f7ff feaf 	bl	80006f4 <_ZN5NEOM812ascii_to_hexEh>
 8000996:	4603      	mov	r3, r0
 8000998:	73fb      	strb	r3, [r7, #15]
		if (data[j] == ',') {
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	683a      	ldr	r2, [r7, #0]
 800099e:	4413      	add	r3, r2
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b2c      	cmp	r3, #44	; 0x2c
 80009a4:	d104      	bne.n	80009b0 <_ZN5NEOM89parse_vtgEPh+0x4c>
			comma++;
 80009a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a8:	3301      	adds	r3, #1
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
			i = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	623b      	str	r3, [r7, #32]
		}

		if (comma == 1 && (i != 0)) {
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d108      	bne.n	80009c8 <_ZN5NEOM89parse_vtgEPh+0x64>
 80009b6:	6a3b      	ldr	r3, [r7, #32]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d005      	beq.n	80009c8 <_ZN5NEOM89parse_vtgEPh+0x64>
			rawHeading[i] = numData;
 80009bc:	4a6f      	ldr	r2, [pc, #444]	; (8000b7c <_ZN5NEOM89parse_vtgEPh+0x218>)
 80009be:	6a3b      	ldr	r3, [r7, #32]
 80009c0:	4413      	add	r3, r2
 80009c2:	7bfa      	ldrb	r2, [r7, #15]
 80009c4:	701a      	strb	r2, [r3, #0]
 80009c6:	e00a      	b.n	80009de <_ZN5NEOM89parse_vtgEPh+0x7a>
		} else if (comma == 7 && (i != 0)) {
 80009c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ca:	2b07      	cmp	r3, #7
 80009cc:	d107      	bne.n	80009de <_ZN5NEOM89parse_vtgEPh+0x7a>
 80009ce:	6a3b      	ldr	r3, [r7, #32]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d004      	beq.n	80009de <_ZN5NEOM89parse_vtgEPh+0x7a>
			rawGroundSpeed[i] = numData;
 80009d4:	4a6a      	ldr	r2, [pc, #424]	; (8000b80 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 80009d6:	6a3b      	ldr	r3, [r7, #32]
 80009d8:	4413      	add	r3, r2
 80009da:	7bfa      	ldrb	r2, [r7, #15]
 80009dc:	701a      	strb	r2, [r3, #0]
		}

		i++;
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	3301      	adds	r3, #1
 80009e2:	623b      	str	r3, [r7, #32]
		j++;
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	3301      	adds	r3, #1
 80009e8:	61fb      	str	r3, [r7, #28]
	while (data[j] != '*') {
 80009ea:	e7c6      	b.n	800097a <_ZN5NEOM89parse_vtgEPh+0x16>
	}

	i = 1;
 80009ec:	2301      	movs	r3, #1
 80009ee:	623b      	str	r3, [r7, #32]
	long int multiplier = 10;
 80009f0:	230a      	movs	r3, #10
 80009f2:	61bb      	str	r3, [r7, #24]
	int decimalPoint = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	617b      	str	r3, [r7, #20]

	gpsData.heading = 0;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2200      	movs	r2, #0
 80009fc:	f8a3 2fc4 	strh.w	r2, [r3, #4036]	; 0xfc4
	float tHeading = 0;
 8000a00:	f04f 0300 	mov.w	r3, #0
 8000a04:	613b      	str	r3, [r7, #16]
	for (i = 1; i < 6; i++) //this code first generates an 5 digit decimal number
 8000a06:	2301      	movs	r3, #1
 8000a08:	623b      	str	r3, [r7, #32]
 8000a0a:	6a3b      	ldr	r3, [r7, #32]
 8000a0c:	2b05      	cmp	r3, #5
 8000a0e:	dc27      	bgt.n	8000a60 <_ZN5NEOM89parse_vtgEPh+0xfc>
	{
		if (rawHeading[i] == 0x10)//check for decimal point
 8000a10:	4a5a      	ldr	r2, [pc, #360]	; (8000b7c <_ZN5NEOM89parse_vtgEPh+0x218>)
 8000a12:	6a3b      	ldr	r3, [r7, #32]
 8000a14:	4413      	add	r3, r2
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b10      	cmp	r3, #16
 8000a1a:	d102      	bne.n	8000a22 <_ZN5NEOM89parse_vtgEPh+0xbe>
		{
			decimalPoint = i;
 8000a1c:	6a3b      	ldr	r3, [r7, #32]
 8000a1e:	617b      	str	r3, [r7, #20]
 8000a20:	e01a      	b.n	8000a58 <_ZN5NEOM89parse_vtgEPh+0xf4>
		} else {
			tHeading += (float) (rawHeading[i]*100000 / multiplier);
 8000a22:	4a56      	ldr	r2, [pc, #344]	; (8000b7c <_ZN5NEOM89parse_vtgEPh+0x218>)
 8000a24:	6a3b      	ldr	r3, [r7, #32]
 8000a26:	4413      	add	r3, r2
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	4b55      	ldr	r3, [pc, #340]	; (8000b84 <_ZN5NEOM89parse_vtgEPh+0x220>)
 8000a2e:	fb03 f202 	mul.w	r2, r3, r2
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a38:	ee07 3a90 	vmov	s15, r3
 8000a3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a40:	ed97 7a04 	vldr	s14, [r7, #16]
 8000a44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a48:	edc7 7a04 	vstr	s15, [r7, #16]
			multiplier *= 10;
 8000a4c:	69ba      	ldr	r2, [r7, #24]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	4413      	add	r3, r2
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 6; i++) //this code first generates an 5 digit decimal number
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	623b      	str	r3, [r7, #32]
 8000a5e:	e7d4      	b.n	8000a0a <_ZN5NEOM89parse_vtgEPh+0xa6>
		}
	}
	decimalPoint = decimalPoint - 2;
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	3b02      	subs	r3, #2
 8000a64:	617b      	str	r3, [r7, #20]
	multiplier = 10000;
 8000a66:	f242 7310 	movw	r3, #10000	; 0x2710
 8000a6a:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	dd0b      	ble.n	8000a8a <_ZN5NEOM89parse_vtgEPh+0x126>
	{
		multiplier = multiplier / 10;
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	4a44      	ldr	r2, [pc, #272]	; (8000b88 <_ZN5NEOM89parse_vtgEPh+0x224>)
 8000a76:	fb82 1203 	smull	r1, r2, r2, r3
 8000a7a:	1092      	asrs	r2, r2, #2
 8000a7c:	17db      	asrs	r3, r3, #31
 8000a7e:	1ad3      	subs	r3, r2, r3
 8000a80:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	3b01      	subs	r3, #1
 8000a86:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000a88:	e7f0      	b.n	8000a6c <_ZN5NEOM89parse_vtgEPh+0x108>
	}
	gpsData.heading = (int)(tHeading / multiplier);
 8000a8a:	69bb      	ldr	r3, [r7, #24]
 8000a8c:	ee07 3a90 	vmov	s15, r3
 8000a90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a94:	edd7 6a04 	vldr	s13, [r7, #16]
 8000a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000aa0:	ee17 3a90 	vmov	r3, s15
 8000aa4:	b21a      	sxth	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f8a3 2fc4 	strh.w	r2, [r3, #4036]	; 0xfc4

	//	//calculate speed - tricky because of unknown 1-3 digits preceeding the decimal
	i = 1;
 8000aac:	2301      	movs	r3, #1
 8000aae:	623b      	str	r3, [r7, #32]
	multiplier = 10;
 8000ab0:	230a      	movs	r3, #10
 8000ab2:	61bb      	str	r3, [r7, #24]
	decimalPoint = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
	gpsData.groundSpeed = 0;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 8000abe:	f04f 0200 	mov.w	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
	for (i = 1; i < 7; i++) //this code first generates an 6 digit decimal number
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	623b      	str	r3, [r7, #32]
 8000ac8:	6a3b      	ldr	r3, [r7, #32]
 8000aca:	2b06      	cmp	r3, #6
 8000acc:	dc2d      	bgt.n	8000b2a <_ZN5NEOM89parse_vtgEPh+0x1c6>
	{
		if (rawGroundSpeed[i] == 0x10)//check for decimal point
 8000ace:	4a2c      	ldr	r2, [pc, #176]	; (8000b80 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b10      	cmp	r3, #16
 8000ad8:	d102      	bne.n	8000ae0 <_ZN5NEOM89parse_vtgEPh+0x17c>
		{
			decimalPoint = i;
 8000ada:	6a3b      	ldr	r3, [r7, #32]
 8000adc:	617b      	str	r3, [r7, #20]
 8000ade:	e020      	b.n	8000b22 <_ZN5NEOM89parse_vtgEPh+0x1be>
		} else {
			gpsData.groundSpeed += (float) (rawGroundSpeed[i]*1000000 / multiplier);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 8000ae6:	ed93 7a00 	vldr	s14, [r3]
 8000aea:	4a25      	ldr	r2, [pc, #148]	; (8000b80 <_ZN5NEOM89parse_vtgEPh+0x21c>)
 8000aec:	6a3b      	ldr	r3, [r7, #32]
 8000aee:	4413      	add	r3, r2
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <_ZN5NEOM89parse_vtgEPh+0x228>)
 8000af6:	fb03 f202 	mul.w	r2, r3, r2
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b00:	ee07 3a90 	vmov	s15, r3
 8000b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 8000b12:	edc3 7a00 	vstr	s15, [r3]
			multiplier = multiplier * 10;
 8000b16:	69ba      	ldr	r2, [r7, #24]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	4413      	add	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 7; i++) //this code first generates an 6 digit decimal number
 8000b22:	6a3b      	ldr	r3, [r7, #32]
 8000b24:	3301      	adds	r3, #1
 8000b26:	623b      	str	r3, [r7, #32]
 8000b28:	e7ce      	b.n	8000ac8 <_ZN5NEOM89parse_vtgEPh+0x164>
		}
	}
	decimalPoint = decimalPoint - 2;
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	3b02      	subs	r3, #2
 8000b2e:	617b      	str	r3, [r7, #20]
	multiplier = 100000;
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <_ZN5NEOM89parse_vtgEPh+0x220>)
 8000b32:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	dd0b      	ble.n	8000b52 <_ZN5NEOM89parse_vtgEPh+0x1ee>
	{
		multiplier = multiplier / 10;
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	4a12      	ldr	r2, [pc, #72]	; (8000b88 <_ZN5NEOM89parse_vtgEPh+0x224>)
 8000b3e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b42:	1092      	asrs	r2, r2, #2
 8000b44:	17db      	asrs	r3, r3, #31
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	3b01      	subs	r3, #1
 8000b4e:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divdes it according to the placement of the decimal
 8000b50:	e7f0      	b.n	8000b34 <_ZN5NEOM89parse_vtgEPh+0x1d0>
	}
	gpsData.groundSpeed = gpsData.groundSpeed / multiplier;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 8000b58:	edd3 6a00 	vldr	s13, [r3]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	ee07 3a90 	vmov	s15, r3
 8000b62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 8000b70:	edc3 7a00 	vstr	s15, [r3]
}
 8000b74:	bf00      	nop
 8000b76:	3728      	adds	r7, #40	; 0x28
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000009c 	.word	0x2000009c
 8000b80:	200000a4 	.word	0x200000a4
 8000b84:	000186a0 	.word	0x000186a0
 8000b88:	66666667 	.word	0x66666667
 8000b8c:	000f4240 	.word	0x000f4240

08000b90 <_ZN5NEOM89parse_ggaEPh>:

void NEOM8::parse_gga(uint8_t* data) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
	int comma = 0; //comma counting so that we know what header we're parsing for
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0; //index for the current position of the field value
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	623b      	str	r3, [r7, #32]
	int j = 0; //7th uint8_tacter is where data will start. index for the byte index in the counter
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	61fb      	str	r3, [r7, #28]
	static uint8_t rawAltitude[8] = {0, 0, 0, 0, 0, 0, 0, 0};
	static uint8_t latitudeNS = 0;
	static uint8_t longitudeEW = 0;
	static uint8_t positionFix = 0;

	while (data[j] != '*') {
 8000ba6:	69fb      	ldr	r3, [r7, #28]
 8000ba8:	683a      	ldr	r2, [r7, #0]
 8000baa:	4413      	add	r3, r2
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b2a      	cmp	r3, #42	; 0x2a
 8000bb0:	f000 808c 	beq.w	8000ccc <_ZN5NEOM89parse_ggaEPh+0x13c>
		uint8_t numData = ascii_to_hex(data[j]);
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	4413      	add	r3, r2
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff fd98 	bl	80006f4 <_ZN5NEOM812ascii_to_hexEh>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	73fb      	strb	r3, [r7, #15]

		if (data[j] == ',') {
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b2c      	cmp	r3, #44	; 0x2c
 8000bd2:	d104      	bne.n	8000bde <_ZN5NEOM89parse_ggaEPh+0x4e>
			comma++;
 8000bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	627b      	str	r3, [r7, #36]	; 0x24
			i = 0;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	623b      	str	r3, [r7, #32]
		}

		if ((comma == 1) && (i != 0)) {
 8000bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d108      	bne.n	8000bf6 <_ZN5NEOM89parse_ggaEPh+0x66>
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d005      	beq.n	8000bf6 <_ZN5NEOM89parse_ggaEPh+0x66>
			rawTime[i] = numData;
 8000bea:	4a30      	ldr	r2, [pc, #192]	; (8000cac <_ZN5NEOM89parse_ggaEPh+0x11c>)
 8000bec:	6a3b      	ldr	r3, [r7, #32]
 8000bee:	4413      	add	r3, r2
 8000bf0:	7bfa      	ldrb	r2, [r7, #15]
 8000bf2:	701a      	strb	r2, [r3, #0]
 8000bf4:	e052      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>
		} else if ((comma == 2) && (i != 0)) {
 8000bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf8:	2b02      	cmp	r3, #2
 8000bfa:	d108      	bne.n	8000c0e <_ZN5NEOM89parse_ggaEPh+0x7e>
 8000bfc:	6a3b      	ldr	r3, [r7, #32]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d005      	beq.n	8000c0e <_ZN5NEOM89parse_ggaEPh+0x7e>
			rawLatitude[i] = numData;
 8000c02:	4a2b      	ldr	r2, [pc, #172]	; (8000cb0 <_ZN5NEOM89parse_ggaEPh+0x120>)
 8000c04:	6a3b      	ldr	r3, [r7, #32]
 8000c06:	4413      	add	r3, r2
 8000c08:	7bfa      	ldrb	r2, [r7, #15]
 8000c0a:	701a      	strb	r2, [r3, #0]
 8000c0c:	e046      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 3) && (i != 0)) {
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c10:	2b03      	cmp	r3, #3
 8000c12:	d109      	bne.n	8000c28 <_ZN5NEOM89parse_ggaEPh+0x98>
 8000c14:	6a3b      	ldr	r3, [r7, #32]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d006      	beq.n	8000c28 <_ZN5NEOM89parse_ggaEPh+0x98>
			latitudeNS = data[j];
 8000c1a:	69fb      	ldr	r3, [r7, #28]
 8000c1c:	683a      	ldr	r2, [r7, #0]
 8000c1e:	4413      	add	r3, r2
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	4b24      	ldr	r3, [pc, #144]	; (8000cb4 <_ZN5NEOM89parse_ggaEPh+0x124>)
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	e039      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 4) && (i != 0)) {
 8000c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d108      	bne.n	8000c40 <_ZN5NEOM89parse_ggaEPh+0xb0>
 8000c2e:	6a3b      	ldr	r3, [r7, #32]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d005      	beq.n	8000c40 <_ZN5NEOM89parse_ggaEPh+0xb0>
			rawLongitude[i] = numData;
 8000c34:	4a20      	ldr	r2, [pc, #128]	; (8000cb8 <_ZN5NEOM89parse_ggaEPh+0x128>)
 8000c36:	6a3b      	ldr	r3, [r7, #32]
 8000c38:	4413      	add	r3, r2
 8000c3a:	7bfa      	ldrb	r2, [r7, #15]
 8000c3c:	701a      	strb	r2, [r3, #0]
 8000c3e:	e02d      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 5) && (i != 0)) {
 8000c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c42:	2b05      	cmp	r3, #5
 8000c44:	d109      	bne.n	8000c5a <_ZN5NEOM89parse_ggaEPh+0xca>
 8000c46:	6a3b      	ldr	r3, [r7, #32]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d006      	beq.n	8000c5a <_ZN5NEOM89parse_ggaEPh+0xca>
			longitudeEW = data[j];
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	683a      	ldr	r2, [r7, #0]
 8000c50:	4413      	add	r3, r2
 8000c52:	781a      	ldrb	r2, [r3, #0]
 8000c54:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <_ZN5NEOM89parse_ggaEPh+0x12c>)
 8000c56:	701a      	strb	r2, [r3, #0]
 8000c58:	e020      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 6) && (i != 0)) {
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5c:	2b06      	cmp	r3, #6
 8000c5e:	d106      	bne.n	8000c6e <_ZN5NEOM89parse_ggaEPh+0xde>
 8000c60:	6a3b      	ldr	r3, [r7, #32]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d003      	beq.n	8000c6e <_ZN5NEOM89parse_ggaEPh+0xde>
			positionFix = numData;
 8000c66:	4a16      	ldr	r2, [pc, #88]	; (8000cc0 <_ZN5NEOM89parse_ggaEPh+0x130>)
 8000c68:	7bfb      	ldrb	r3, [r7, #15]
 8000c6a:	7013      	strb	r3, [r2, #0]
 8000c6c:	e016      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>

		} else if ((comma == 7) && (i != 0)) {
 8000c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c70:	2b07      	cmp	r3, #7
 8000c72:	d108      	bne.n	8000c86 <_ZN5NEOM89parse_ggaEPh+0xf6>
 8000c74:	6a3b      	ldr	r3, [r7, #32]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d005      	beq.n	8000c86 <_ZN5NEOM89parse_ggaEPh+0xf6>
			rawSatellites[i] = numData;
 8000c7a:	4a12      	ldr	r2, [pc, #72]	; (8000cc4 <_ZN5NEOM89parse_ggaEPh+0x134>)
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	4413      	add	r3, r2
 8000c80:	7bfa      	ldrb	r2, [r7, #15]
 8000c82:	701a      	strb	r2, [r3, #0]
 8000c84:	e00a      	b.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>
		} else  if ((comma == 9) && (i != 0)) {
 8000c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c88:	2b09      	cmp	r3, #9
 8000c8a:	d107      	bne.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d004      	beq.n	8000c9c <_ZN5NEOM89parse_ggaEPh+0x10c>
			rawAltitude[i] = numData;
 8000c92:	4a0d      	ldr	r2, [pc, #52]	; (8000cc8 <_ZN5NEOM89parse_ggaEPh+0x138>)
 8000c94:	6a3b      	ldr	r3, [r7, #32]
 8000c96:	4413      	add	r3, r2
 8000c98:	7bfa      	ldrb	r2, [r7, #15]
 8000c9a:	701a      	strb	r2, [r3, #0]
		}

		i++;
 8000c9c:	6a3b      	ldr	r3, [r7, #32]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	623b      	str	r3, [r7, #32]
		j++;
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	61fb      	str	r3, [r7, #28]
	while (data[j] != '*') {
 8000ca8:	e77d      	b.n	8000ba6 <_ZN5NEOM89parse_ggaEPh+0x16>
 8000caa:	bf00      	nop
 8000cac:	200000ac 	.word	0x200000ac
 8000cb0:	200000b8 	.word	0x200000b8
 8000cb4:	200000d8 	.word	0x200000d8
 8000cb8:	200000c4 	.word	0x200000c4
 8000cbc:	200000d9 	.word	0x200000d9
 8000cc0:	200000da 	.word	0x200000da
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	200000d0 	.word	0x200000d0
	}

	//now we've got all the valid data placed in our buffers. Modify gps data struct to match

	//calculate time
	gpsData.utcTime = (float) rawTime[1] * 100000;
 8000ccc:	4bd6      	ldr	r3, [pc, #856]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000cce:	785b      	ldrb	r3, [r3, #1]
 8000cd0:	ee07 3a90 	vmov	s15, r3
 8000cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cd8:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 800102c <_ZN5NEOM89parse_ggaEPh+0x49c>
 8000cdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000ce6:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[2] * 10000;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000cf0:	ed93 7a00 	vldr	s14, [r3]
 8000cf4:	4bcc      	ldr	r3, [pc, #816]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000cf6:	789b      	ldrb	r3, [r3, #2]
 8000cf8:	ee07 3a90 	vmov	s15, r3
 8000cfc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d00:	eddf 6acb 	vldr	s13, [pc, #812]	; 8001030 <_ZN5NEOM89parse_ggaEPh+0x4a0>
 8000d04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d12:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[3] * 1000;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d1c:	ed93 7a00 	vldr	s14, [r3]
 8000d20:	4bc1      	ldr	r3, [pc, #772]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d22:	78db      	ldrb	r3, [r3, #3]
 8000d24:	ee07 3a90 	vmov	s15, r3
 8000d28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d2c:	eddf 6ac1 	vldr	s13, [pc, #772]	; 8001034 <_ZN5NEOM89parse_ggaEPh+0x4a4>
 8000d30:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d3e:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[4] * 100;
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d48:	ed93 7a00 	vldr	s14, [r3]
 8000d4c:	4bb6      	ldr	r3, [pc, #728]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d4e:	791b      	ldrb	r3, [r3, #4]
 8000d50:	ee07 3a90 	vmov	s15, r3
 8000d54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d58:	eddf 6ab7 	vldr	s13, [pc, #732]	; 8001038 <_ZN5NEOM89parse_ggaEPh+0x4a8>
 8000d5c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d6a:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[5] * 10;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d74:	ed93 7a00 	vldr	s14, [r3]
 8000d78:	4bab      	ldr	r3, [pc, #684]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000d7a:	795b      	ldrb	r3, [r3, #5]
 8000d7c:	ee07 3a90 	vmov	s15, r3
 8000d80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d84:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8000d88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000d96:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[6] * 1;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000da0:	ed93 7a00 	vldr	s14, [r3]
 8000da4:	4ba0      	ldr	r3, [pc, #640]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000da6:	799b      	ldrb	r3, [r3, #6]
 8000da8:	ee07 3a90 	vmov	s15, r3
 8000dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000dba:	edc3 7a00 	vstr	s15, [r3]
	//Decimal Point
	gpsData.utcTime += (float) rawTime[8] * 0.1;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000dc4:	edd3 7a00 	vldr	s15, [r3]
 8000dc8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000dcc:	4b96      	ldr	r3, [pc, #600]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000dce:	7a1b      	ldrb	r3, [r3, #8]
 8000dd0:	ee07 3a90 	vmov	s15, r3
 8000dd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dd8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ddc:	ed9f 5b88 	vldr	d5, [pc, #544]	; 8001000 <_ZN5NEOM89parse_ggaEPh+0x470>
 8000de0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000de4:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000de8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000df2:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[9] * 0.01;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000dfc:	edd3 7a00 	vldr	s15, [r3]
 8000e00:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e04:	4b88      	ldr	r3, [pc, #544]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000e06:	7a5b      	ldrb	r3, [r3, #9]
 8000e08:	ee07 3a90 	vmov	s15, r3
 8000e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e10:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e14:	ed9f 5b7c 	vldr	d5, [pc, #496]	; 8001008 <_ZN5NEOM89parse_ggaEPh+0x478>
 8000e18:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e1c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e20:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000e2a:	edc3 7a00 	vstr	s15, [r3]
	gpsData.utcTime += (float) rawTime[10] * 0.001;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000e34:	edd3 7a00 	vldr	s15, [r3]
 8000e38:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e3c:	4b7a      	ldr	r3, [pc, #488]	; (8001028 <_ZN5NEOM89parse_ggaEPh+0x498>)
 8000e3e:	7a9b      	ldrb	r3, [r3, #10]
 8000e40:	ee07 3a90 	vmov	s15, r3
 8000e44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e4c:	ed9f 5b70 	vldr	d5, [pc, #448]	; 8001010 <_ZN5NEOM89parse_ggaEPh+0x480>
 8000e50:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e54:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8000e62:	edc3 7a00 	vstr	s15, [r3]

	//calculate latitude
	gpsData.latitude = rawLatitude[3]*10.0;
 8000e66:	4b75      	ldr	r3, [pc, #468]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000e68:	78db      	ldrb	r3, [r3, #3]
 8000e6a:	ee07 3a90 	vmov	s15, r3
 8000e6e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e72:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000e76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000e80:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[4]*1.0;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000e8a:	ed93 6b00 	vldr	d6, [r3]
 8000e8e:	4b6b      	ldr	r3, [pc, #428]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000e90:	791b      	ldrb	r3, [r3, #4]
 8000e92:	ee07 3a90 	vmov	s15, r3
 8000e96:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e9a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000ea4:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[6]*0.1;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000eae:	ed93 6b00 	vldr	d6, [r3]
 8000eb2:	4b62      	ldr	r3, [pc, #392]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000eb4:	799b      	ldrb	r3, [r3, #6]
 8000eb6:	ee07 3a90 	vmov	s15, r3
 8000eba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ebe:	ed9f 5b50 	vldr	d5, [pc, #320]	; 8001000 <_ZN5NEOM89parse_ggaEPh+0x470>
 8000ec2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000ec6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000ed0:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[7]*0.01;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000eda:	ed93 6b00 	vldr	d6, [r3]
 8000ede:	4b57      	ldr	r3, [pc, #348]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000ee0:	79db      	ldrb	r3, [r3, #7]
 8000ee2:	ee07 3a90 	vmov	s15, r3
 8000ee6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000eea:	ed9f 5b47 	vldr	d5, [pc, #284]	; 8001008 <_ZN5NEOM89parse_ggaEPh+0x478>
 8000eee:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000ef2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000efc:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[8]*0.001;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f06:	ed93 6b00 	vldr	d6, [r3]
 8000f0a:	4b4c      	ldr	r3, [pc, #304]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f0c:	7a1b      	ldrb	r3, [r3, #8]
 8000f0e:	ee07 3a90 	vmov	s15, r3
 8000f12:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f16:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8001010 <_ZN5NEOM89parse_ggaEPh+0x480>
 8000f1a:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f1e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f28:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[9]*0.0001;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f32:	ed93 6b00 	vldr	d6, [r3]
 8000f36:	4b41      	ldr	r3, [pc, #260]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f38:	7a5b      	ldrb	r3, [r3, #9]
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f42:	ed9f 5b35 	vldr	d5, [pc, #212]	; 8001018 <_ZN5NEOM89parse_ggaEPh+0x488>
 8000f46:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f4a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f54:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude /= 60;  //Converts from dd.mmmmmm to decimal degrees. (60 minutes in a degree)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f5e:	ed93 6b00 	vldr	d6, [r3]
 8000f62:	ed9f 5b2f 	vldr	d5, [pc, #188]	; 8001020 <_ZN5NEOM89parse_ggaEPh+0x490>
 8000f66:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f70:	ed83 7b00 	vstr	d7, [r3]
	//Then add the degrees (ranges from -90 to +90)
	gpsData.latitude += rawLatitude[1]*10.0;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f7a:	ed93 6b00 	vldr	d6, [r3]
 8000f7e:	4b2f      	ldr	r3, [pc, #188]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000f80:	785b      	ldrb	r3, [r3, #1]
 8000f82:	ee07 3a90 	vmov	s15, r3
 8000f86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f8a:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8000f8e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f92:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000f9c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.latitude += rawLatitude[2]*1.0;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000fa6:	ed93 6b00 	vldr	d6, [r3]
 8000faa:	4b24      	ldr	r3, [pc, #144]	; (800103c <_ZN5NEOM89parse_ggaEPh+0x4ac>)
 8000fac:	789b      	ldrb	r3, [r3, #2]
 8000fae:	ee07 3a90 	vmov	s15, r3
 8000fb2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000fb6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000fc0:	ed83 7b00 	vstr	d7, [r3]

	if (latitudeNS == 'S'){
 8000fc4:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <_ZN5NEOM89parse_ggaEPh+0x4b0>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b53      	cmp	r3, #83	; 0x53
 8000fca:	d10b      	bne.n	8000fe4 <_ZN5NEOM89parse_ggaEPh+0x454>
		gpsData.latitude *= -1;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000fd2:	ed93 7b00 	vldr	d7, [r3]
 8000fd6:	eeb1 7b47 	vneg.f64	d7, d7
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8000fe0:	ed83 7b00 	vstr	d7, [r3]
	}

	//calculate longitude
	gpsData.longitude = rawLongitude[4]*10.0;
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <_ZN5NEOM89parse_ggaEPh+0x4b4>)
 8000fe6:	791b      	ldrb	r3, [r3, #4]
 8000fe8:	ee07 3a90 	vmov	s15, r3
 8000fec:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ff0:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8000ff4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8000ffe:	e023      	b.n	8001048 <_ZN5NEOM89parse_ggaEPh+0x4b8>
 8001000:	9999999a 	.word	0x9999999a
 8001004:	3fb99999 	.word	0x3fb99999
 8001008:	47ae147b 	.word	0x47ae147b
 800100c:	3f847ae1 	.word	0x3f847ae1
 8001010:	d2f1a9fc 	.word	0xd2f1a9fc
 8001014:	3f50624d 	.word	0x3f50624d
 8001018:	eb1c432d 	.word	0xeb1c432d
 800101c:	3f1a36e2 	.word	0x3f1a36e2
 8001020:	00000000 	.word	0x00000000
 8001024:	404e0000 	.word	0x404e0000
 8001028:	200000ac 	.word	0x200000ac
 800102c:	47c35000 	.word	0x47c35000
 8001030:	461c4000 	.word	0x461c4000
 8001034:	447a0000 	.word	0x447a0000
 8001038:	42c80000 	.word	0x42c80000
 800103c:	200000b8 	.word	0x200000b8
 8001040:	200000d8 	.word	0x200000d8
 8001044:	200000c4 	.word	0x200000c4
 8001048:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[5]*1.0;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001052:	ed93 6b00 	vldr	d6, [r3]
 8001056:	4baa      	ldr	r3, [pc, #680]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001058:	795b      	ldrb	r3, [r3, #5]
 800105a:	ee07 3a90 	vmov	s15, r3
 800105e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001062:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 800106c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[7]*0.1;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001076:	ed93 6b00 	vldr	d6, [r3]
 800107a:	4ba1      	ldr	r3, [pc, #644]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 800107c:	79db      	ldrb	r3, [r3, #7]
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001086:	ed9f 5b92 	vldr	d5, [pc, #584]	; 80012d0 <_ZN5NEOM89parse_ggaEPh+0x740>
 800108a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800108e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001098:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[8]*0.01;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80010a2:	ed93 6b00 	vldr	d6, [r3]
 80010a6:	4b96      	ldr	r3, [pc, #600]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80010a8:	7a1b      	ldrb	r3, [r3, #8]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010b2:	ed9f 5b89 	vldr	d5, [pc, #548]	; 80012d8 <_ZN5NEOM89parse_ggaEPh+0x748>
 80010b6:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010ba:	ee36 7b07 	vadd.f64	d7, d6, d7
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80010c4:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[9]*0.001;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80010ce:	ed93 6b00 	vldr	d6, [r3]
 80010d2:	4b8b      	ldr	r3, [pc, #556]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80010d4:	7a5b      	ldrb	r3, [r3, #9]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010de:	ed9f 5b80 	vldr	d5, [pc, #512]	; 80012e0 <_ZN5NEOM89parse_ggaEPh+0x750>
 80010e2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010e6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80010f0:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[10]*0.0001;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80010fa:	ed93 6b00 	vldr	d6, [r3]
 80010fe:	4b80      	ldr	r3, [pc, #512]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001100:	7a9b      	ldrb	r3, [r3, #10]
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800110a:	ed9f 5b77 	vldr	d5, [pc, #476]	; 80012e8 <_ZN5NEOM89parse_ggaEPh+0x758>
 800110e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001112:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 800111c:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude /= 60;  //Converts from ddd.mmmmmm to decimal degrees. (60 minutes in a degree)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001126:	ed93 6b00 	vldr	d6, [r3]
 800112a:	ed9f 5b71 	vldr	d5, [pc, #452]	; 80012f0 <_ZN5NEOM89parse_ggaEPh+0x760>
 800112e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001138:	ed83 7b00 	vstr	d7, [r3]
	//Then add the degrees (ranges from -180 to +180)
	gpsData.longitude += rawLongitude[1]*100.0;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001142:	ed93 6b00 	vldr	d6, [r3]
 8001146:	4b6e      	ldr	r3, [pc, #440]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001148:	785b      	ldrb	r3, [r3, #1]
 800114a:	ee07 3a90 	vmov	s15, r3
 800114e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001152:	ed9f 5b69 	vldr	d5, [pc, #420]	; 80012f8 <_ZN5NEOM89parse_ggaEPh+0x768>
 8001156:	ee27 7b05 	vmul.f64	d7, d7, d5
 800115a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001164:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[2]*10.0;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 800116e:	ed93 6b00 	vldr	d6, [r3]
 8001172:	4b63      	ldr	r3, [pc, #396]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 8001174:	789b      	ldrb	r3, [r3, #2]
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800117e:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8001182:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001186:	ee36 7b07 	vadd.f64	d7, d6, d7
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001190:	ed83 7b00 	vstr	d7, [r3]
	gpsData.longitude += rawLongitude[3]*1.0;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 800119a:	ed93 6b00 	vldr	d6, [r3]
 800119e:	4b58      	ldr	r3, [pc, #352]	; (8001300 <_ZN5NEOM89parse_ggaEPh+0x770>)
 80011a0:	78db      	ldrb	r3, [r3, #3]
 80011a2:	ee07 3a90 	vmov	s15, r3
 80011a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80011aa:	ee36 7b07 	vadd.f64	d7, d6, d7
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80011b4:	ed83 7b00 	vstr	d7, [r3]

	if (longitudeEW == 'W'){
 80011b8:	4b52      	ldr	r3, [pc, #328]	; (8001304 <_ZN5NEOM89parse_ggaEPh+0x774>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b57      	cmp	r3, #87	; 0x57
 80011be:	d10b      	bne.n	80011d8 <_ZN5NEOM89parse_ggaEPh+0x648>
		gpsData.longitude *= -1;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80011c6:	ed93 7b00 	vldr	d7, [r3]
 80011ca:	eeb1 7b47 	vneg.f64	d7, d7
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 80011d4:	ed83 7b00 	vstr	d7, [r3]
	}

	//calculate satellites
	if (rawSatellites[2] == 10) gpsData.numSatellites = rawSatellites[1];
 80011d8:	4b4b      	ldr	r3, [pc, #300]	; (8001308 <_ZN5NEOM89parse_ggaEPh+0x778>)
 80011da:	789b      	ldrb	r3, [r3, #2]
 80011dc:	2b0a      	cmp	r3, #10
 80011de:	d105      	bne.n	80011ec <_ZN5NEOM89parse_ggaEPh+0x65c>
 80011e0:	4b49      	ldr	r3, [pc, #292]	; (8001308 <_ZN5NEOM89parse_ggaEPh+0x778>)
 80011e2:	785a      	ldrb	r2, [r3, #1]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f883 2fc6 	strb.w	r2, [r3, #4038]	; 0xfc6
 80011ea:	e00d      	b.n	8001208 <_ZN5NEOM89parse_ggaEPh+0x678>
	else gpsData.numSatellites = rawSatellites[1]*10 + rawSatellites[2];
 80011ec:	4b46      	ldr	r3, [pc, #280]	; (8001308 <_ZN5NEOM89parse_ggaEPh+0x778>)
 80011ee:	785b      	ldrb	r3, [r3, #1]
 80011f0:	461a      	mov	r2, r3
 80011f2:	0092      	lsls	r2, r2, #2
 80011f4:	4413      	add	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4b43      	ldr	r3, [pc, #268]	; (8001308 <_ZN5NEOM89parse_ggaEPh+0x778>)
 80011fc:	789b      	ldrb	r3, [r3, #2]
 80011fe:	4413      	add	r3, r2
 8001200:	b2da      	uxtb	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f883 2fc6 	strb.w	r2, [r3, #4038]	; 0xfc6

	//calculate altitude - tricky because of unknown 1-3 digits preceeding the decimal
	i = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	623b      	str	r3, [r7, #32]
	long int multiplier = 10;
 800120c:	230a      	movs	r3, #10
 800120e:	61bb      	str	r3, [r7, #24]
	int decimalPoint = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
	gpsData.altitude = 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	f8c3 2fc0 	str.w	r2, [r3, #4032]	; 0xfc0
	float tAltitude = 0;
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
	for (i = 1; i < 8; i++) //this code first generates an 6 digit decimal number
 8001222:	2301      	movs	r3, #1
 8001224:	623b      	str	r3, [r7, #32]
 8001226:	6a3b      	ldr	r3, [r7, #32]
 8001228:	2b07      	cmp	r3, #7
 800122a:	dc27      	bgt.n	800127c <_ZN5NEOM89parse_ggaEPh+0x6ec>
	{
		if (rawAltitude[i] == 0x10) //check for decimal point
 800122c:	4a37      	ldr	r2, [pc, #220]	; (800130c <_ZN5NEOM89parse_ggaEPh+0x77c>)
 800122e:	6a3b      	ldr	r3, [r7, #32]
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b10      	cmp	r3, #16
 8001236:	d102      	bne.n	800123e <_ZN5NEOM89parse_ggaEPh+0x6ae>
		{
			decimalPoint = i;
 8001238:	6a3b      	ldr	r3, [r7, #32]
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e01a      	b.n	8001274 <_ZN5NEOM89parse_ggaEPh+0x6e4>
		} else {
			tAltitude += (float) (rawAltitude[i]*1000000 / multiplier);
 800123e:	4a33      	ldr	r2, [pc, #204]	; (800130c <_ZN5NEOM89parse_ggaEPh+0x77c>)
 8001240:	6a3b      	ldr	r3, [r7, #32]
 8001242:	4413      	add	r3, r2
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	461a      	mov	r2, r3
 8001248:	4b31      	ldr	r3, [pc, #196]	; (8001310 <_ZN5NEOM89parse_ggaEPh+0x780>)
 800124a:	fb03 f202 	mul.w	r2, r3, r2
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	fb92 f3f3 	sdiv	r3, r2, r3
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800125c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001264:	edc7 7a04 	vstr	s15, [r7, #16]
			multiplier *= 10;
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4613      	mov	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4413      	add	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	61bb      	str	r3, [r7, #24]
	for (i = 1; i < 8; i++) //this code first generates an 6 digit decimal number
 8001274:	6a3b      	ldr	r3, [r7, #32]
 8001276:	3301      	adds	r3, #1
 8001278:	623b      	str	r3, [r7, #32]
 800127a:	e7d4      	b.n	8001226 <_ZN5NEOM89parse_ggaEPh+0x696>
		}
	}
	decimalPoint = decimalPoint - 2;
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	3b02      	subs	r3, #2
 8001280:	617b      	str	r3, [r7, #20]
	multiplier = 100000;
 8001282:	4b24      	ldr	r3, [pc, #144]	; (8001314 <_ZN5NEOM89parse_ggaEPh+0x784>)
 8001284:	61bb      	str	r3, [r7, #24]
	while (decimalPoint > 0) //then divides it according to the placement of the decimal
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	2b00      	cmp	r3, #0
 800128a:	dd0b      	ble.n	80012a4 <_ZN5NEOM89parse_ggaEPh+0x714>
	{
		multiplier = multiplier / 10;
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	4a22      	ldr	r2, [pc, #136]	; (8001318 <_ZN5NEOM89parse_ggaEPh+0x788>)
 8001290:	fb82 1203 	smull	r1, r2, r2, r3
 8001294:	1092      	asrs	r2, r2, #2
 8001296:	17db      	asrs	r3, r3, #31
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	61bb      	str	r3, [r7, #24]
		decimalPoint--;
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	3b01      	subs	r3, #1
 80012a0:	617b      	str	r3, [r7, #20]
	while (decimalPoint > 0) //then divides it according to the placement of the decimal
 80012a2:	e7f0      	b.n	8001286 <_ZN5NEOM89parse_ggaEPh+0x6f6>
	}
	gpsData.altitude = (int)(tAltitude / multiplier);
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	ee07 3a90 	vmov	s15, r3
 80012aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ae:	edd7 6a04 	vldr	s13, [r7, #16]
 80012b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ba:	ee17 2a90 	vmov	r2, s15
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	f8c3 2fc0 	str.w	r2, [r3, #4032]	; 0xfc0
}
 80012c4:	bf00      	nop
 80012c6:	3728      	adds	r7, #40	; 0x28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	f3af 8000 	nop.w
 80012d0:	9999999a 	.word	0x9999999a
 80012d4:	3fb99999 	.word	0x3fb99999
 80012d8:	47ae147b 	.word	0x47ae147b
 80012dc:	3f847ae1 	.word	0x3f847ae1
 80012e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80012e4:	3f50624d 	.word	0x3f50624d
 80012e8:	eb1c432d 	.word	0xeb1c432d
 80012ec:	3f1a36e2 	.word	0x3f1a36e2
 80012f0:	00000000 	.word	0x00000000
 80012f4:	404e0000 	.word	0x404e0000
 80012f8:	00000000 	.word	0x00000000
 80012fc:	40590000 	.word	0x40590000
 8001300:	200000c4 	.word	0x200000c4
 8001304:	200000d9 	.word	0x200000d9
 8001308:	20000000 	.word	0x20000000
 800130c:	200000d0 	.word	0x200000d0
 8001310:	000f4240 	.word	0x000f4240
 8001314:	000186a0 	.word	0x000186a0
 8001318:	66666667 	.word	0x66666667

0800131c <_ZN5NEOM89GetResultEP9GpsData_t>:

void NEOM8::GetResult(GpsData_t * Data) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]

	parse_gpsData();
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff fa0c 	bl	8000744 <_ZN5NEOM813parse_gpsDataEv>

	if (dataAvailable) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f893 3fa4 	ldrb.w	r3, [r3, #4004]	; 0xfa4
 8001332:	2b00      	cmp	r3, #0
 8001334:	d061      	beq.n	80013fa <_ZN5NEOM89GetResultEP9GpsData_t+0xde>
		Data->dataIsNew = gpsData.dataIsNew;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 2fc9 	ldrb.w	r2, [r3, #4041]	; 0xfc9
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		Data->ggaDataIsNew = gpsData.ggaDataIsNew;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 2fcb 	ldrb.w	r2, [r3, #4043]	; 0xfcb
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		Data->vtgDataIsNew = gpsData.vtgDataIsNew;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f893 2fcc 	ldrb.w	r2, [r3, #4044]	; 0xfcc
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		Data->latitude = gpsData.latitude;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f603 73a8 	addw	r3, r3, #4008	; 0xfa8
 8001360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001364:	6839      	ldr	r1, [r7, #0]
 8001366:	e9c1 2300 	strd	r2, r3, [r1]
		Data->longitude = gpsData.longitude;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f503 637b 	add.w	r3, r3, #4016	; 0xfb0
 8001370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001374:	6839      	ldr	r1, [r7, #0]
 8001376:	e9c1 2302 	strd	r2, r3, [r1, #8]
		Data->utcTime = gpsData.utcTime;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f603 73b8 	addw	r3, r3, #4024	; 0xfb8
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	611a      	str	r2, [r3, #16]
		Data->groundSpeed = gpsData.groundSpeed;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f603 73bc 	addw	r3, r3, #4028	; 0xfbc
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	615a      	str	r2, [r3, #20]
		Data->altitude = gpsData.altitude;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f8d3 2fc0 	ldr.w	r2, [r3, #4032]	; 0xfc0
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	619a      	str	r2, [r3, #24]
		Data->heading = gpsData.heading;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f9b3 2fc4 	ldrsh.w	r2, [r3, #4036]	; 0xfc4
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	839a      	strh	r2, [r3, #28]
		Data->numSatellites = gpsData.numSatellites;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f893 2fc6 	ldrb.w	r2, [r3, #4038]	; 0xfc6
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	779a      	strb	r2, [r3, #30]
		Data->fixStatus = gpsData.fixStatus;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 2fc7 	ldrb.w	r2, [r3, #4039]	; 0xfc7
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	77da      	strb	r2, [r3, #31]
		Data->sensorStatus = gpsData.sensorStatus;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 2fc8 	ldrb.w	r2, [r3, #4040]	; 0xfc8
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	f883 2020 	strb.w	r2, [r3, #32]
		Data->timeIsNew = gpsData.timeIsNew;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 2fca 	ldrb.w	r2, [r3, #4042]	; 0xfca
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

		gpsData.vtgDataIsNew = false;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2fcc 	strb.w	r2, [r3, #4044]	; 0xfcc
		gpsData.ggaDataIsNew = false;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2fcb 	strb.w	r2, [r3, #4043]	; 0xfcb
		gpsData.dataIsNew = false;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2fc9 	strb.w	r2, [r3, #4041]	; 0xfc9
		gpsData.timeIsNew = false;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	f883 2fca 	strb.w	r2, [r3, #4042]	; 0xfca
		dataAvailable = false;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2fa4 	strb.w	r2, [r3, #4004]	; 0xfa4
	}
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08c      	sub	sp, #48	; 0x30
 8001408:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800140a:	f000 fb66 	bl	8001ada <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140e:	f000 f835 	bl	800147c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001412:	f000 f921 	bl	8001658 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001416:	f000 f8f9 	bl	800160c <_ZL11MX_DMA_Initv>
  MX_UART4_Init();
 800141a:	f000 f8b9 	bl	8001590 <_ZL13MX_UART4_Initv>
  /* USER CODE BEGIN 2 */


  NEOM8 * gps = NEOM8::GetInstance();
 800141e:	f7ff f887 	bl	8000530 <_ZN5NEOM811GetInstanceEv>
 8001422:	62f8      	str	r0, [r7, #44]	; 0x2c

  GpsData_t gpsdata;
  gpsdata.dataIsNew = false;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  gpsdata.ggaDataIsNew = false;
 800142a:	2300      	movs	r3, #0
 800142c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  gpsdata.vtgDataIsNew = false;
 8001430:	2300      	movs	r3, #0
 8001432:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_7);
 8001436:	2180      	movs	r1, #128	; 0x80
 8001438:	480f      	ldr	r0, [pc, #60]	; (8001478 <main+0x74>)
 800143a:	f001 fa8c 	bl	8002956 <HAL_GPIO_TogglePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	gps->GetResult(&gpsdata);
 800143e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	463a      	mov	r2, r7
 8001446:	4611      	mov	r1, r2
 8001448:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800144a:	4798      	blx	r3

	if (gpsdata.ggaDataIsNew && gpsdata.vtgDataIsNew) {
 800144c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001450:	2b00      	cmp	r3, #0
 8001452:	d0f4      	beq.n	800143e <main+0x3a>
 8001454:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001458:	2b00      	cmp	r3, #0
 800145a:	d0f0      	beq.n	800143e <main+0x3a>
		HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_7);
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	4806      	ldr	r0, [pc, #24]	; (8001478 <main+0x74>)
 8001460:	f001 fa79 	bl	8002956 <HAL_GPIO_TogglePin>
		gpsdata.dataIsNew = false;
 8001464:	2300      	movs	r3, #0
 8001466:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		gpsdata.ggaDataIsNew = false;
 800146a:	2300      	movs	r3, #0
 800146c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		gpsdata.vtgDataIsNew = false;
 8001470:	2300      	movs	r3, #0
 8001472:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	gps->GetResult(&gpsdata);
 8001476:	e7e2      	b.n	800143e <main+0x3a>
 8001478:	40021000 	.word	0x40021000

0800147c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b0b8      	sub	sp, #224	; 0xe0
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001486:	2234      	movs	r2, #52	; 0x34
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f003 fb76 	bl	8004b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
 8001498:	605a      	str	r2, [r3, #4]
 800149a:	609a      	str	r2, [r3, #8]
 800149c:	60da      	str	r2, [r3, #12]
 800149e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014a0:	f107 0308 	add.w	r3, r7, #8
 80014a4:	2290      	movs	r2, #144	; 0x90
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 fb67 	bl	8004b7c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4b36      	ldr	r3, [pc, #216]	; (8001588 <_Z18SystemClock_Configv+0x10c>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a35      	ldr	r2, [pc, #212]	; (8001588 <_Z18SystemClock_Configv+0x10c>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <_Z18SystemClock_Configv+0x10c>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	607b      	str	r3, [r7, #4]
 80014c4:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014c6:	4b31      	ldr	r3, [pc, #196]	; (800158c <_Z18SystemClock_Configv+0x110>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014ce:	4a2f      	ldr	r2, [pc, #188]	; (800158c <_Z18SystemClock_Configv+0x110>)
 80014d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	4b2d      	ldr	r3, [pc, #180]	; (800158c <_Z18SystemClock_Configv+0x110>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014e2:	2302      	movs	r3, #2
 80014e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014e8:	2301      	movs	r3, #1
 80014ea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ee:	2310      	movs	r3, #16
 80014f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014fe:	4618      	mov	r0, r3
 8001500:	f001 fa44 	bl	800298c <HAL_RCC_OscConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	bf14      	ite	ne
 800150a:	2301      	movne	r3, #1
 800150c:	2300      	moveq	r3, #0
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <_Z18SystemClock_Configv+0x9c>
  {
    Error_Handler();
 8001514:	f000 f90c 	bl	8001730 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001518:	230f      	movs	r3, #15
 800151a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800151e:	2300      	movs	r3, #0
 8001520:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001524:	2300      	movs	r3, #0
 8001526:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001536:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f001 fcd3 	bl	8002ee8 <HAL_RCC_ClockConfig>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	bf14      	ite	ne
 8001548:	2301      	movne	r3, #1
 800154a:	2300      	moveq	r3, #0
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8001552:	f000 f8ed 	bl	8001730 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001556:	f44f 7300 	mov.w	r3, #512	; 0x200
 800155a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800155c:	2300      	movs	r3, #0
 800155e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	4618      	mov	r0, r3
 8001566:	f001 fe95 	bl	8003294 <HAL_RCCEx_PeriphCLKConfig>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	bf14      	ite	ne
 8001570:	2301      	movne	r3, #1
 8001572:	2300      	moveq	r3, #0
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <_Z18SystemClock_Configv+0x102>
  {
    Error_Handler();
 800157a:	f000 f8d9 	bl	8001730 <Error_Handler>
  }
}
 800157e:	bf00      	nop
 8001580:	37e0      	adds	r7, #224	; 0xe0
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800
 800158c:	40007000 	.word	0x40007000

08001590 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 8001596:	4a1c      	ldr	r2, [pc, #112]	; (8001608 <_ZL13MX_UART4_Initv+0x78>)
 8001598:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 800159c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015a0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015a2:	4b18      	ldr	r3, [pc, #96]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015a8:	4b16      	ldr	r3, [pc, #88]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015b6:	220c      	movs	r2, #12
 80015b8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_8;
 80015c0:	4b10      	ldr	r3, [pc, #64]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015c6:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80015ce:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015d0:	2230      	movs	r2, #48	; 0x30
 80015d2:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015da:	639a      	str	r2, [r3, #56]	; 0x38
  huart4.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80015dc:	4b09      	ldr	r3, [pc, #36]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015e2:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015e4:	4807      	ldr	r0, [pc, #28]	; (8001604 <_ZL13MX_UART4_Initv+0x74>)
 80015e6:	f002 fa45 	bl	8003a74 <HAL_UART_Init>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	bf14      	ite	ne
 80015f0:	2301      	movne	r3, #1
 80015f2:	2300      	moveq	r3, #0
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <_ZL13MX_UART4_Initv+0x6e>
  {
    Error_Handler();
 80015fa:	f000 f899 	bl	8001730 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	200000dc 	.word	0x200000dc
 8001608:	40004c00 	.word	0x40004c00

0800160c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001612:	4b10      	ldr	r3, [pc, #64]	; (8001654 <_ZL11MX_DMA_Initv+0x48>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a0f      	ldr	r2, [pc, #60]	; (8001654 <_ZL11MX_DMA_Initv+0x48>)
 8001618:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b0d      	ldr	r3, [pc, #52]	; (8001654 <_ZL11MX_DMA_Initv+0x48>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	200d      	movs	r0, #13
 8001630:	f000 fb8b 	bl	8001d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001634:	200d      	movs	r0, #13
 8001636:	f000 fba4 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	200f      	movs	r0, #15
 8001640:	f000 fb83 	bl	8001d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001644:	200f      	movs	r0, #15
 8001646:	f000 fb9c 	bl	8001d82 <HAL_NVIC_EnableIRQ>

}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40023800 	.word	0x40023800

08001658 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	; 0x28
 800165c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800166e:	4b2d      	ldr	r3, [pc, #180]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a2c      	ldr	r2, [pc, #176]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 8001674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b2a      	ldr	r3, [pc, #168]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001686:	4b27      	ldr	r3, [pc, #156]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a26      	ldr	r2, [pc, #152]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b24      	ldr	r3, [pc, #144]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b21      	ldr	r3, [pc, #132]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a20      	ldr	r2, [pc, #128]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b6:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a1a      	ldr	r2, [pc, #104]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016bc:	f043 0308 	orr.w	r3, r3, #8
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b18      	ldr	r3, [pc, #96]	; (8001724 <_ZL12MX_GPIO_Initv+0xcc>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	607b      	str	r3, [r7, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2102      	movs	r1, #2
 80016d2:	4815      	ldr	r0, [pc, #84]	; (8001728 <_ZL12MX_GPIO_Initv+0xd0>)
 80016d4:	f001 f926 	bl	8002924 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	2180      	movs	r1, #128	; 0x80
 80016dc:	4813      	ldr	r0, [pc, #76]	; (800172c <_ZL12MX_GPIO_Initv+0xd4>)
 80016de:	f001 f921 	bl	8002924 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016e2:	2302      	movs	r3, #2
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	480b      	ldr	r0, [pc, #44]	; (8001728 <_ZL12MX_GPIO_Initv+0xd0>)
 80016fa:	f000 ff67 	bl	80025cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016fe:	2380      	movs	r3, #128	; 0x80
 8001700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001702:	2301      	movs	r3, #1
 8001704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	2300      	movs	r3, #0
 800170c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800170e:	f107 0314 	add.w	r3, r7, #20
 8001712:	4619      	mov	r1, r3
 8001714:	4805      	ldr	r0, [pc, #20]	; (800172c <_ZL12MX_GPIO_Initv+0xd4>)
 8001716:	f000 ff59 	bl	80025cc <HAL_GPIO_Init>

}
 800171a:	bf00      	nop
 800171c:	3728      	adds	r7, #40	; 0x28
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40023800 	.word	0x40023800
 8001728:	40021800 	.word	0x40021800
 800172c:	40021000 	.word	0x40021000

08001730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001734:	b672      	cpsid	i
}
 8001736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001738:	e7fe      	b.n	8001738 <Error_Handler+0x8>
	...

0800173c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <HAL_MspInit+0x44>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001746:	4a0e      	ldr	r2, [pc, #56]	; (8001780 <HAL_MspInit+0x44>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174c:	6413      	str	r3, [r2, #64]	; 0x40
 800174e:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <HAL_MspInit+0x44>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001756:	607b      	str	r3, [r7, #4]
 8001758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_MspInit+0x44>)
 800175c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175e:	4a08      	ldr	r2, [pc, #32]	; (8001780 <HAL_MspInit+0x44>)
 8001760:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001764:	6453      	str	r3, [r2, #68]	; 0x44
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <HAL_MspInit+0x44>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800

08001784 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 0314 	add.w	r3, r7, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a58      	ldr	r2, [pc, #352]	; (8001904 <HAL_UART_MspInit+0x180>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	f040 80a9 	bne.w	80018fa <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80017a8:	4b57      	ldr	r3, [pc, #348]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ac:	4a56      	ldr	r2, [pc, #344]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80017b2:	6413      	str	r3, [r2, #64]	; 0x40
 80017b4:	4b54      	ldr	r3, [pc, #336]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c0:	4b51      	ldr	r3, [pc, #324]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c4:	4a50      	ldr	r2, [pc, #320]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017c6:	f043 0302 	orr.w	r3, r3, #2
 80017ca:	6313      	str	r3, [r2, #48]	; 0x30
 80017cc:	4b4e      	ldr	r3, [pc, #312]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d0:	f003 0302 	and.w	r3, r3, #2
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d8:	4b4b      	ldr	r3, [pc, #300]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017dc:	4a4a      	ldr	r2, [pc, #296]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017de:	f043 0308 	orr.w	r3, r3, #8
 80017e2:	6313      	str	r3, [r2, #48]	; 0x30
 80017e4:	4b48      	ldr	r3, [pc, #288]	; (8001908 <HAL_UART_MspInit+0x184>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> UART4_RTS
    PB15     ------> UART4_CTS
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80017f0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80017f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f6:	2302      	movs	r3, #2
 80017f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001802:	2308      	movs	r3, #8
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	483f      	ldr	r0, [pc, #252]	; (800190c <HAL_UART_MspInit+0x188>)
 800180e:	f000 fedd 	bl	80025cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001812:	2303      	movs	r3, #3
 8001814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001822:	2308      	movs	r3, #8
 8001824:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4838      	ldr	r0, [pc, #224]	; (8001910 <HAL_UART_MspInit+0x18c>)
 800182e:	f000 fecd 	bl	80025cc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001832:	4b38      	ldr	r3, [pc, #224]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001834:	4a38      	ldr	r2, [pc, #224]	; (8001918 <HAL_UART_MspInit+0x194>)
 8001836:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001838:	4b36      	ldr	r3, [pc, #216]	; (8001914 <HAL_UART_MspInit+0x190>)
 800183a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800183e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001840:	4b34      	ldr	r3, [pc, #208]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001846:	4b33      	ldr	r3, [pc, #204]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800184c:	4b31      	ldr	r3, [pc, #196]	; (8001914 <HAL_UART_MspInit+0x190>)
 800184e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001852:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001854:	4b2f      	ldr	r3, [pc, #188]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001856:	2200      	movs	r2, #0
 8001858:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800185a:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <HAL_UART_MspInit+0x190>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001860:	4b2c      	ldr	r3, [pc, #176]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001866:	4b2b      	ldr	r3, [pc, #172]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800186c:	4b29      	ldr	r3, [pc, #164]	; (8001914 <HAL_UART_MspInit+0x190>)
 800186e:	2200      	movs	r2, #0
 8001870:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001872:	4828      	ldr	r0, [pc, #160]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001874:	f000 faa0 	bl	8001db8 <HAL_DMA_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 800187e:	f7ff ff57 	bl	8001730 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a23      	ldr	r2, [pc, #140]	; (8001914 <HAL_UART_MspInit+0x190>)
 8001886:	671a      	str	r2, [r3, #112]	; 0x70
 8001888:	4a22      	ldr	r2, [pc, #136]	; (8001914 <HAL_UART_MspInit+0x190>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800188e:	4b23      	ldr	r3, [pc, #140]	; (800191c <HAL_UART_MspInit+0x198>)
 8001890:	4a23      	ldr	r2, [pc, #140]	; (8001920 <HAL_UART_MspInit+0x19c>)
 8001892:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001894:	4b21      	ldr	r3, [pc, #132]	; (800191c <HAL_UART_MspInit+0x198>)
 8001896:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800189a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800189c:	4b1f      	ldr	r3, [pc, #124]	; (800191c <HAL_UART_MspInit+0x198>)
 800189e:	2240      	movs	r2, #64	; 0x40
 80018a0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a2:	4b1e      	ldr	r3, [pc, #120]	; (800191c <HAL_UART_MspInit+0x198>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018a8:	4b1c      	ldr	r3, [pc, #112]	; (800191c <HAL_UART_MspInit+0x198>)
 80018aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018ae:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018b0:	4b1a      	ldr	r3, [pc, #104]	; (800191c <HAL_UART_MspInit+0x198>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018b6:	4b19      	ldr	r3, [pc, #100]	; (800191c <HAL_UART_MspInit+0x198>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <HAL_UART_MspInit+0x198>)
 80018be:	2200      	movs	r2, #0
 80018c0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <HAL_UART_MspInit+0x198>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <HAL_UART_MspInit+0x198>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80018ce:	4813      	ldr	r0, [pc, #76]	; (800191c <HAL_UART_MspInit+0x198>)
 80018d0:	f000 fa72 	bl	8001db8 <HAL_DMA_Init>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 80018da:	f7ff ff29 	bl	8001730 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a0e      	ldr	r2, [pc, #56]	; (800191c <HAL_UART_MspInit+0x198>)
 80018e2:	66da      	str	r2, [r3, #108]	; 0x6c
 80018e4:	4a0d      	ldr	r2, [pc, #52]	; (800191c <HAL_UART_MspInit+0x198>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	2034      	movs	r0, #52	; 0x34
 80018f0:	f000 fa2b 	bl	8001d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80018f4:	2034      	movs	r0, #52	; 0x34
 80018f6:	f000 fa44 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	; 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40004c00 	.word	0x40004c00
 8001908:	40023800 	.word	0x40023800
 800190c:	40020400 	.word	0x40020400
 8001910:	40020c00 	.word	0x40020c00
 8001914:	20000160 	.word	0x20000160
 8001918:	40026040 	.word	0x40026040
 800191c:	200001c0 	.word	0x200001c0
 8001920:	40026070 	.word	0x40026070

08001924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001928:	e7fe      	b.n	8001928 <NMI_Handler+0x4>

0800192a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192e:	e7fe      	b.n	800192e <HardFault_Handler+0x4>

08001930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001934:	e7fe      	b.n	8001934 <MemManage_Handler+0x4>

08001936 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800193a:	e7fe      	b.n	800193a <BusFault_Handler+0x4>

0800193c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001940:	e7fe      	b.n	8001940 <UsageFault_Handler+0x4>

08001942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001942:	b480      	push	{r7}
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800195e:	b480      	push	{r7}
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001970:	f000 f8f0 	bl	8001b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}

08001978 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <DMA1_Stream2_IRQHandler+0x10>)
 800197e:	f000 fbbb 	bl	80020f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000160 	.word	0x20000160

0800198c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <DMA1_Stream4_IRQHandler+0x10>)
 8001992:	f000 fbb1 	bl	80020f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200001c0 	.word	0x200001c0

080019a0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80019a4:	4802      	ldr	r0, [pc, #8]	; (80019b0 <UART4_IRQHandler+0x10>)
 80019a6:	f002 f8f1 	bl	8003b8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	200000dc 	.word	0x200000dc

080019b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
	return 1;
 80019b8:	2301      	movs	r3, #1
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <_kill>:

int _kill(int pid, int sig)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019ce:	f003 f895 	bl	8004afc <__errno>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2216      	movs	r2, #22
 80019d6:	601a      	str	r2, [r3, #0]
	return -1;
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_exit>:

void _exit (int status)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff ffe7 	bl	80019c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80019f6:	e7fe      	b.n	80019f6 <_exit+0x12>

080019f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a00:	4a14      	ldr	r2, [pc, #80]	; (8001a54 <_sbrk+0x5c>)
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <_sbrk+0x60>)
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a0c:	4b13      	ldr	r3, [pc, #76]	; (8001a5c <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d102      	bne.n	8001a1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <_sbrk+0x64>)
 8001a16:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <_sbrk+0x68>)
 8001a18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1a:	4b10      	ldr	r3, [pc, #64]	; (8001a5c <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d207      	bcs.n	8001a38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a28:	f003 f868 	bl	8004afc <__errno>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	220c      	movs	r2, #12
 8001a30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a36:	e009      	b.n	8001a4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <_sbrk+0x64>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a3e:	4b07      	ldr	r3, [pc, #28]	; (8001a5c <_sbrk+0x64>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	4a05      	ldr	r2, [pc, #20]	; (8001a5c <_sbrk+0x64>)
 8001a48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20080000 	.word	0x20080000
 8001a58:	00000400 	.word	0x00000400
 8001a5c:	20000220 	.word	0x20000220
 8001a60:	20000248 	.word	0x20000248

08001a64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <SystemInit+0x20>)
 8001a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a6e:	4a05      	ldr	r2, [pc, #20]	; (8001a84 <SystemInit+0x20>)
 8001a70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000ed00 	.word	0xe000ed00

08001a88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ac0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a8c:	480d      	ldr	r0, [pc, #52]	; (8001ac4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a8e:	490e      	ldr	r1, [pc, #56]	; (8001ac8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a90:	4a0e      	ldr	r2, [pc, #56]	; (8001acc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a94:	e002      	b.n	8001a9c <LoopCopyDataInit>

08001a96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a9a:	3304      	adds	r3, #4

08001a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa0:	d3f9      	bcc.n	8001a96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aa2:	4a0b      	ldr	r2, [pc, #44]	; (8001ad0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001aa4:	4c0b      	ldr	r4, [pc, #44]	; (8001ad4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aa8:	e001      	b.n	8001aae <LoopFillZerobss>

08001aaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001aac:	3204      	adds	r2, #4

08001aae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab0:	d3fb      	bcc.n	8001aaa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ab2:	f7ff ffd7 	bl	8001a64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ab6:	f003 f827 	bl	8004b08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aba:	f7ff fca3 	bl	8001404 <main>
  bx  lr    
 8001abe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ac0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001acc:	08004d98 	.word	0x08004d98
  ldr r2, =_sbss
 8001ad0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001ad4:	20000244 	.word	0x20000244

08001ad8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ad8:	e7fe      	b.n	8001ad8 <ADC_IRQHandler>

08001ada <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ade:	2003      	movs	r0, #3
 8001ae0:	f000 f928 	bl	8001d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 f805 	bl	8001af4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001aea:	f7ff fe27 	bl	800173c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001afc:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <HAL_InitTick+0x54>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b12      	ldr	r3, [pc, #72]	; (8001b4c <HAL_InitTick+0x58>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 f943 	bl	8001d9e <HAL_SYSTICK_Config>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00e      	b.n	8001b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d80a      	bhi.n	8001b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b30:	f000 f90b 	bl	8001d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b34:	4a06      	ldr	r2, [pc, #24]	; (8001b50 <HAL_InitTick+0x5c>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000004 	.word	0x20000004
 8001b4c:	2000000c 	.word	0x2000000c
 8001b50:	20000008 	.word	0x20000008

08001b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_IncTick+0x20>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_IncTick+0x24>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <HAL_IncTick+0x24>)
 8001b66:	6013      	str	r3, [r2, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	2000000c 	.word	0x2000000c
 8001b78:	20000230 	.word	0x20000230

08001b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <HAL_GetTick+0x14>)
 8001b82:	681b      	ldr	r3, [r3, #0]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	20000230 	.word	0x20000230

08001b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f003 0307 	and.w	r3, r3, #7
 8001ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x40>)
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bc2:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <__NVIC_SetPriorityGrouping+0x40>)
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	60d3      	str	r3, [r2, #12]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000ed00 	.word	0xe000ed00
 8001bd8:	05fa0000 	.word	0x05fa0000

08001bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	f003 0307 	and.w	r3, r3, #7
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	db0b      	blt.n	8001c22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	f003 021f 	and.w	r2, r3, #31
 8001c10:	4907      	ldr	r1, [pc, #28]	; (8001c30 <__NVIC_EnableIRQ+0x38>)
 8001c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	2001      	movs	r0, #1
 8001c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	6039      	str	r1, [r7, #0]
 8001c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	db0a      	blt.n	8001c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	490c      	ldr	r1, [pc, #48]	; (8001c80 <__NVIC_SetPriority+0x4c>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	0112      	lsls	r2, r2, #4
 8001c54:	b2d2      	uxtb	r2, r2
 8001c56:	440b      	add	r3, r1
 8001c58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c5c:	e00a      	b.n	8001c74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4908      	ldr	r1, [pc, #32]	; (8001c84 <__NVIC_SetPriority+0x50>)
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	3b04      	subs	r3, #4
 8001c6c:	0112      	lsls	r2, r2, #4
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	440b      	add	r3, r1
 8001c72:	761a      	strb	r2, [r3, #24]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	e000e100 	.word	0xe000e100
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b089      	sub	sp, #36	; 0x24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f1c3 0307 	rsb	r3, r3, #7
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	bf28      	it	cs
 8001ca6:	2304      	movcs	r3, #4
 8001ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3304      	adds	r3, #4
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d902      	bls.n	8001cb8 <NVIC_EncodePriority+0x30>
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3b03      	subs	r3, #3
 8001cb6:	e000      	b.n	8001cba <NVIC_EncodePriority+0x32>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cbc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43da      	mvns	r2, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	401a      	ands	r2, r3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cda:	43d9      	mvns	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce0:	4313      	orrs	r3, r2
         );
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3724      	adds	r7, #36	; 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d00:	d301      	bcc.n	8001d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d02:	2301      	movs	r3, #1
 8001d04:	e00f      	b.n	8001d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d06:	4a0a      	ldr	r2, [pc, #40]	; (8001d30 <SysTick_Config+0x40>)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d0e:	210f      	movs	r1, #15
 8001d10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d14:	f7ff ff8e 	bl	8001c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d18:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <SysTick_Config+0x40>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d1e:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <SysTick_Config+0x40>)
 8001d20:	2207      	movs	r2, #7
 8001d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	e000e010 	.word	0xe000e010

08001d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f7ff ff29 	bl	8001b94 <__NVIC_SetPriorityGrouping>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	4603      	mov	r3, r0
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
 8001d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d5c:	f7ff ff3e 	bl	8001bdc <__NVIC_GetPriorityGrouping>
 8001d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7ff ff8e 	bl	8001c88 <NVIC_EncodePriority>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff5d 	bl	8001c34 <__NVIC_SetPriority>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff31 	bl	8001bf8 <__NVIC_EnableIRQ>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ffa2 	bl	8001cf0 <SysTick_Config>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001dc4:	f7ff feda 	bl	8001b7c <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e099      	b.n	8001f08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2202      	movs	r2, #2
 8001de0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0201 	bic.w	r2, r2, #1
 8001df2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001df4:	e00f      	b.n	8001e16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001df6:	f7ff fec1 	bl	8001b7c <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b05      	cmp	r3, #5
 8001e02:	d908      	bls.n	8001e16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2220      	movs	r2, #32
 8001e08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e078      	b.n	8001f08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e8      	bne.n	8001df6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_DMA_Init+0x158>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d107      	bne.n	8001e80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	f023 0307 	bic.w	r3, r3, #7
 8001e96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d117      	bne.n	8001eda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00e      	beq.n	8001eda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 fb09 	bl	80024d4 <DMA_CheckFifoParam>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d008      	beq.n	8001eda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2240      	movs	r2, #64	; 0x40
 8001ecc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e016      	b.n	8001f08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 fac0 	bl	8002468 <DMA_CalcBaseAndBitshift>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef0:	223f      	movs	r2, #63	; 0x3f
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	e010803f 	.word	0xe010803f

08001f14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
 8001f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f22:	2300      	movs	r3, #0
 8001f24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_DMA_Start_IT+0x26>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e048      	b.n	8001fcc <HAL_DMA_Start_IT+0xb8>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d137      	bne.n	8001fbe <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2202      	movs	r2, #2
 8001f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	68b9      	ldr	r1, [r7, #8]
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 fa52 	bl	800240c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6c:	223f      	movs	r2, #63	; 0x3f
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f042 0216 	orr.w	r2, r2, #22
 8001f82:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	695a      	ldr	r2, [r3, #20]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f92:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d007      	beq.n	8001fac <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 0208 	orr.w	r2, r2, #8
 8001faa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	e005      	b.n	8001fca <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001fca:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001fe2:	f7ff fdcb 	bl	8001b7c <HAL_GetTick>
 8001fe6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d008      	beq.n	8002006 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2280      	movs	r2, #128	; 0x80
 8001ff8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e052      	b.n	80020ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0216 	bic.w	r2, r2, #22
 8002014:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	695a      	ldr	r2, [r3, #20]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002024:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d103      	bne.n	8002036 <HAL_DMA_Abort+0x62>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002032:	2b00      	cmp	r3, #0
 8002034:	d007      	beq.n	8002046 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 0208 	bic.w	r2, r2, #8
 8002044:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f022 0201 	bic.w	r2, r2, #1
 8002054:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002056:	e013      	b.n	8002080 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002058:	f7ff fd90 	bl	8001b7c <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b05      	cmp	r3, #5
 8002064:	d90c      	bls.n	8002080 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2220      	movs	r2, #32
 800206a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2203      	movs	r2, #3
 8002078:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e015      	b.n	80020ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1e4      	bne.n	8002058 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002092:	223f      	movs	r2, #63	; 0x3f
 8002094:	409a      	lsls	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2201      	movs	r2, #1
 80020a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	2b02      	cmp	r3, #2
 80020c6:	d004      	beq.n	80020d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2280      	movs	r2, #128	; 0x80
 80020cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00c      	b.n	80020ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2205      	movs	r2, #5
 80020d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 0201 	bic.w	r2, r2, #1
 80020e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002104:	4b92      	ldr	r3, [pc, #584]	; (8002350 <HAL_DMA_IRQHandler+0x258>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a92      	ldr	r2, [pc, #584]	; (8002354 <HAL_DMA_IRQHandler+0x25c>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	0a9b      	lsrs	r3, r3, #10
 8002110:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002116:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002122:	2208      	movs	r2, #8
 8002124:	409a      	lsls	r2, r3
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	4013      	ands	r3, r2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d01a      	beq.n	8002164 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	2b00      	cmp	r3, #0
 800213a:	d013      	beq.n	8002164 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0204 	bic.w	r2, r2, #4
 800214a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002150:	2208      	movs	r2, #8
 8002152:	409a      	lsls	r2, r3
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215c:	f043 0201 	orr.w	r2, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002168:	2201      	movs	r2, #1
 800216a:	409a      	lsls	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4013      	ands	r3, r2
 8002170:	2b00      	cmp	r3, #0
 8002172:	d012      	beq.n	800219a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00b      	beq.n	800219a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002186:	2201      	movs	r2, #1
 8002188:	409a      	lsls	r2, r3
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002192:	f043 0202 	orr.w	r2, r3, #2
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219e:	2204      	movs	r2, #4
 80021a0:	409a      	lsls	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d012      	beq.n	80021d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00b      	beq.n	80021d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021bc:	2204      	movs	r2, #4
 80021be:	409a      	lsls	r2, r3
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c8:	f043 0204 	orr.w	r2, r3, #4
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d4:	2210      	movs	r2, #16
 80021d6:	409a      	lsls	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4013      	ands	r3, r2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d043      	beq.n	8002268 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d03c      	beq.n	8002268 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f2:	2210      	movs	r2, #16
 80021f4:	409a      	lsls	r2, r3
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d018      	beq.n	800223a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d108      	bne.n	8002228 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	2b00      	cmp	r3, #0
 800221c:	d024      	beq.n	8002268 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	4798      	blx	r3
 8002226:	e01f      	b.n	8002268 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800222c:	2b00      	cmp	r3, #0
 800222e:	d01b      	beq.n	8002268 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	4798      	blx	r3
 8002238:	e016      	b.n	8002268 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d107      	bne.n	8002258 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f022 0208 	bic.w	r2, r2, #8
 8002256:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226c:	2220      	movs	r2, #32
 800226e:	409a      	lsls	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	4013      	ands	r3, r2
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 808e 	beq.w	8002396 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0310 	and.w	r3, r3, #16
 8002284:	2b00      	cmp	r3, #0
 8002286:	f000 8086 	beq.w	8002396 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800228e:	2220      	movs	r2, #32
 8002290:	409a      	lsls	r2, r3
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b05      	cmp	r3, #5
 80022a0:	d136      	bne.n	8002310 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 0216 	bic.w	r2, r2, #22
 80022b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d103      	bne.n	80022d2 <HAL_DMA_IRQHandler+0x1da>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d007      	beq.n	80022e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f022 0208 	bic.w	r2, r2, #8
 80022e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022e6:	223f      	movs	r2, #63	; 0x3f
 80022e8:	409a      	lsls	r2, r3
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002302:	2b00      	cmp	r3, #0
 8002304:	d07d      	beq.n	8002402 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	4798      	blx	r3
        }
        return;
 800230e:	e078      	b.n	8002402 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d01c      	beq.n	8002358 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d108      	bne.n	800233e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002330:	2b00      	cmp	r3, #0
 8002332:	d030      	beq.n	8002396 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	4798      	blx	r3
 800233c:	e02b      	b.n	8002396 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002342:	2b00      	cmp	r3, #0
 8002344:	d027      	beq.n	8002396 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	4798      	blx	r3
 800234e:	e022      	b.n	8002396 <HAL_DMA_IRQHandler+0x29e>
 8002350:	20000004 	.word	0x20000004
 8002354:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002362:	2b00      	cmp	r3, #0
 8002364:	d10f      	bne.n	8002386 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0210 	bic.w	r2, r2, #16
 8002374:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239a:	2b00      	cmp	r3, #0
 800239c:	d032      	beq.n	8002404 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d022      	beq.n	80023f0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2205      	movs	r2, #5
 80023ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0201 	bic.w	r2, r2, #1
 80023c0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	3301      	adds	r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d307      	bcc.n	80023de <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1f2      	bne.n	80023c2 <HAL_DMA_IRQHandler+0x2ca>
 80023dc:	e000      	b.n	80023e0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80023de:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d005      	beq.n	8002404 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	4798      	blx	r3
 8002400:	e000      	b.n	8002404 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002402:	bf00      	nop
    }
  }
}
 8002404:	3718      	adds	r7, #24
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop

0800240c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002428:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	683a      	ldr	r2, [r7, #0]
 8002430:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	2b40      	cmp	r3, #64	; 0x40
 8002438:	d108      	bne.n	800244c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68ba      	ldr	r2, [r7, #8]
 8002448:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800244a:	e007      	b.n	800245c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68ba      	ldr	r2, [r7, #8]
 8002452:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	60da      	str	r2, [r3, #12]
}
 800245c:	bf00      	nop
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	3b10      	subs	r3, #16
 8002478:	4a13      	ldr	r2, [pc, #76]	; (80024c8 <DMA_CalcBaseAndBitshift+0x60>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	091b      	lsrs	r3, r3, #4
 8002480:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002482:	4a12      	ldr	r2, [pc, #72]	; (80024cc <DMA_CalcBaseAndBitshift+0x64>)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	4413      	add	r3, r2
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d908      	bls.n	80024a8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <DMA_CalcBaseAndBitshift+0x68>)
 800249e:	4013      	ands	r3, r2
 80024a0:	1d1a      	adds	r2, r3, #4
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	659a      	str	r2, [r3, #88]	; 0x58
 80024a6:	e006      	b.n	80024b6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <DMA_CalcBaseAndBitshift+0x68>)
 80024b0:	4013      	ands	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3714      	adds	r7, #20
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	aaaaaaab 	.word	0xaaaaaaab
 80024cc:	08004d80 	.word	0x08004d80
 80024d0:	fffffc00 	.word	0xfffffc00

080024d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d11f      	bne.n	800252e <DMA_CheckFifoParam+0x5a>
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	d856      	bhi.n	80025a2 <DMA_CheckFifoParam+0xce>
 80024f4:	a201      	add	r2, pc, #4	; (adr r2, 80024fc <DMA_CheckFifoParam+0x28>)
 80024f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024fa:	bf00      	nop
 80024fc:	0800250d 	.word	0x0800250d
 8002500:	0800251f 	.word	0x0800251f
 8002504:	0800250d 	.word	0x0800250d
 8002508:	080025a3 	.word	0x080025a3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002510:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d046      	beq.n	80025a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800251c:	e043      	b.n	80025a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002522:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002526:	d140      	bne.n	80025aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800252c:	e03d      	b.n	80025aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002536:	d121      	bne.n	800257c <DMA_CheckFifoParam+0xa8>
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	2b03      	cmp	r3, #3
 800253c:	d837      	bhi.n	80025ae <DMA_CheckFifoParam+0xda>
 800253e:	a201      	add	r2, pc, #4	; (adr r2, 8002544 <DMA_CheckFifoParam+0x70>)
 8002540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002544:	08002555 	.word	0x08002555
 8002548:	0800255b 	.word	0x0800255b
 800254c:	08002555 	.word	0x08002555
 8002550:	0800256d 	.word	0x0800256d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	73fb      	strb	r3, [r7, #15]
      break;
 8002558:	e030      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d025      	beq.n	80025b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800256a:	e022      	b.n	80025b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002574:	d11f      	bne.n	80025b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800257a:	e01c      	b.n	80025b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d903      	bls.n	800258a <DMA_CheckFifoParam+0xb6>
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d003      	beq.n	8002590 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002588:	e018      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]
      break;
 800258e:	e015      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00e      	beq.n	80025ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	73fb      	strb	r3, [r7, #15]
      break;
 80025a0:	e00b      	b.n	80025ba <DMA_CheckFifoParam+0xe6>
      break;
 80025a2:	bf00      	nop
 80025a4:	e00a      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;
 80025a6:	bf00      	nop
 80025a8:	e008      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;
 80025aa:	bf00      	nop
 80025ac:	e006      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;
 80025ae:	bf00      	nop
 80025b0:	e004      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;
 80025b2:	bf00      	nop
 80025b4:	e002      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;   
 80025b6:	bf00      	nop
 80025b8:	e000      	b.n	80025bc <DMA_CheckFifoParam+0xe8>
      break;
 80025ba:	bf00      	nop
    }
  } 
  
  return status; 
 80025bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3714      	adds	r7, #20
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop

080025cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b089      	sub	sp, #36	; 0x24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80025e2:	2300      	movs	r3, #0
 80025e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80025e6:	2300      	movs	r3, #0
 80025e8:	61fb      	str	r3, [r7, #28]
 80025ea:	e175      	b.n	80028d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80025ec:	2201      	movs	r2, #1
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	4013      	ands	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	429a      	cmp	r2, r3
 8002606:	f040 8164 	bne.w	80028d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d00b      	beq.n	800262a <HAL_GPIO_Init+0x5e>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	2b02      	cmp	r3, #2
 8002618:	d007      	beq.n	800262a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800261e:	2b11      	cmp	r3, #17
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b12      	cmp	r3, #18
 8002628:	d130      	bne.n	800268c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	2203      	movs	r2, #3
 8002636:	fa02 f303 	lsl.w	r3, r2, r3
 800263a:	43db      	mvns	r3, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4013      	ands	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002660:	2201      	movs	r2, #1
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	091b      	lsrs	r3, r3, #4
 8002676:	f003 0201 	and.w	r2, r3, #1
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	2203      	movs	r2, #3
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d003      	beq.n	80026cc <HAL_GPIO_Init+0x100>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b12      	cmp	r3, #18
 80026ca:	d123      	bne.n	8002714 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	08da      	lsrs	r2, r3, #3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3208      	adds	r2, #8
 80026d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	220f      	movs	r2, #15
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	691a      	ldr	r2, [r3, #16]
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4313      	orrs	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	08da      	lsrs	r2, r3, #3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3208      	adds	r2, #8
 800270e:	69b9      	ldr	r1, [r7, #24]
 8002710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	2203      	movs	r2, #3
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0203 	and.w	r2, r3, #3
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80be 	beq.w	80028d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002756:	4b66      	ldr	r3, [pc, #408]	; (80028f0 <HAL_GPIO_Init+0x324>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	4a65      	ldr	r2, [pc, #404]	; (80028f0 <HAL_GPIO_Init+0x324>)
 800275c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002760:	6453      	str	r3, [r2, #68]	; 0x44
 8002762:	4b63      	ldr	r3, [pc, #396]	; (80028f0 <HAL_GPIO_Init+0x324>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800276e:	4a61      	ldr	r2, [pc, #388]	; (80028f4 <HAL_GPIO_Init+0x328>)
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	089b      	lsrs	r3, r3, #2
 8002774:	3302      	adds	r3, #2
 8002776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	220f      	movs	r2, #15
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43db      	mvns	r3, r3
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	4013      	ands	r3, r2
 8002790:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a58      	ldr	r2, [pc, #352]	; (80028f8 <HAL_GPIO_Init+0x32c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d037      	beq.n	800280a <HAL_GPIO_Init+0x23e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a57      	ldr	r2, [pc, #348]	; (80028fc <HAL_GPIO_Init+0x330>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d031      	beq.n	8002806 <HAL_GPIO_Init+0x23a>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a56      	ldr	r2, [pc, #344]	; (8002900 <HAL_GPIO_Init+0x334>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d02b      	beq.n	8002802 <HAL_GPIO_Init+0x236>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a55      	ldr	r2, [pc, #340]	; (8002904 <HAL_GPIO_Init+0x338>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d025      	beq.n	80027fe <HAL_GPIO_Init+0x232>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a54      	ldr	r2, [pc, #336]	; (8002908 <HAL_GPIO_Init+0x33c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d01f      	beq.n	80027fa <HAL_GPIO_Init+0x22e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a53      	ldr	r2, [pc, #332]	; (800290c <HAL_GPIO_Init+0x340>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d019      	beq.n	80027f6 <HAL_GPIO_Init+0x22a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a52      	ldr	r2, [pc, #328]	; (8002910 <HAL_GPIO_Init+0x344>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <HAL_GPIO_Init+0x226>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a51      	ldr	r2, [pc, #324]	; (8002914 <HAL_GPIO_Init+0x348>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00d      	beq.n	80027ee <HAL_GPIO_Init+0x222>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a50      	ldr	r2, [pc, #320]	; (8002918 <HAL_GPIO_Init+0x34c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d007      	beq.n	80027ea <HAL_GPIO_Init+0x21e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4f      	ldr	r2, [pc, #316]	; (800291c <HAL_GPIO_Init+0x350>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d101      	bne.n	80027e6 <HAL_GPIO_Init+0x21a>
 80027e2:	2309      	movs	r3, #9
 80027e4:	e012      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027e6:	230a      	movs	r3, #10
 80027e8:	e010      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027ea:	2308      	movs	r3, #8
 80027ec:	e00e      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027ee:	2307      	movs	r3, #7
 80027f0:	e00c      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027f2:	2306      	movs	r3, #6
 80027f4:	e00a      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027f6:	2305      	movs	r3, #5
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027fa:	2304      	movs	r3, #4
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x240>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x240>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x240>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x240>
 800280a:	2300      	movs	r3, #0
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800281c:	4935      	ldr	r1, [pc, #212]	; (80028f4 <HAL_GPIO_Init+0x328>)
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800282a:	4b3d      	ldr	r3, [pc, #244]	; (8002920 <HAL_GPIO_Init+0x354>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	43db      	mvns	r3, r3
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	4013      	ands	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800284e:	4a34      	ldr	r2, [pc, #208]	; (8002920 <HAL_GPIO_Init+0x354>)
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002854:	4b32      	ldr	r3, [pc, #200]	; (8002920 <HAL_GPIO_Init+0x354>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	4313      	orrs	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002878:	4a29      	ldr	r2, [pc, #164]	; (8002920 <HAL_GPIO_Init+0x354>)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800287e:	4b28      	ldr	r3, [pc, #160]	; (8002920 <HAL_GPIO_Init+0x354>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	43db      	mvns	r3, r3
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	4013      	ands	r3, r2
 800288c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028a2:	4a1f      	ldr	r2, [pc, #124]	; (8002920 <HAL_GPIO_Init+0x354>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a8:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <HAL_GPIO_Init+0x354>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	69ba      	ldr	r2, [r7, #24]
 80028b4:	4013      	ands	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028cc:	4a14      	ldr	r2, [pc, #80]	; (8002920 <HAL_GPIO_Init+0x354>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3301      	adds	r3, #1
 80028d6:	61fb      	str	r3, [r7, #28]
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	2b0f      	cmp	r3, #15
 80028dc:	f67f ae86 	bls.w	80025ec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3724      	adds	r7, #36	; 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40013800 	.word	0x40013800
 80028f8:	40020000 	.word	0x40020000
 80028fc:	40020400 	.word	0x40020400
 8002900:	40020800 	.word	0x40020800
 8002904:	40020c00 	.word	0x40020c00
 8002908:	40021000 	.word	0x40021000
 800290c:	40021400 	.word	0x40021400
 8002910:	40021800 	.word	0x40021800
 8002914:	40021c00 	.word	0x40021c00
 8002918:	40022000 	.word	0x40022000
 800291c:	40022400 	.word	0x40022400
 8002920:	40013c00 	.word	0x40013c00

08002924 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	460b      	mov	r3, r1
 800292e:	807b      	strh	r3, [r7, #2]
 8002930:	4613      	mov	r3, r2
 8002932:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002934:	787b      	ldrb	r3, [r7, #1]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800293a:	887a      	ldrh	r2, [r7, #2]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002940:	e003      	b.n	800294a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002942:	887b      	ldrh	r3, [r7, #2]
 8002944:	041a      	lsls	r2, r3, #16
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	619a      	str	r2, [r3, #24]
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002956:	b480      	push	{r7}
 8002958:	b085      	sub	sp, #20
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002968:	887a      	ldrh	r2, [r7, #2]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4013      	ands	r3, r2
 800296e:	041a      	lsls	r2, r3, #16
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	43d9      	mvns	r1, r3
 8002974:	887b      	ldrh	r3, [r7, #2]
 8002976:	400b      	ands	r3, r1
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	619a      	str	r2, [r3, #24]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002994:	2300      	movs	r3, #0
 8002996:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e29b      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 8087 	beq.w	8002abe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029b0:	4b96      	ldr	r3, [pc, #600]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 030c 	and.w	r3, r3, #12
 80029b8:	2b04      	cmp	r3, #4
 80029ba:	d00c      	beq.n	80029d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029bc:	4b93      	ldr	r3, [pc, #588]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d112      	bne.n	80029ee <HAL_RCC_OscConfig+0x62>
 80029c8:	4b90      	ldr	r3, [pc, #576]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029d4:	d10b      	bne.n	80029ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d6:	4b8d      	ldr	r3, [pc, #564]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d06c      	beq.n	8002abc <HAL_RCC_OscConfig+0x130>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d168      	bne.n	8002abc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e275      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029f6:	d106      	bne.n	8002a06 <HAL_RCC_OscConfig+0x7a>
 80029f8:	4b84      	ldr	r3, [pc, #528]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a83      	ldr	r2, [pc, #524]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 80029fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a02:	6013      	str	r3, [r2, #0]
 8002a04:	e02e      	b.n	8002a64 <HAL_RCC_OscConfig+0xd8>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10c      	bne.n	8002a28 <HAL_RCC_OscConfig+0x9c>
 8002a0e:	4b7f      	ldr	r3, [pc, #508]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a7e      	ldr	r2, [pc, #504]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	4b7c      	ldr	r3, [pc, #496]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a7b      	ldr	r2, [pc, #492]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a24:	6013      	str	r3, [r2, #0]
 8002a26:	e01d      	b.n	8002a64 <HAL_RCC_OscConfig+0xd8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a30:	d10c      	bne.n	8002a4c <HAL_RCC_OscConfig+0xc0>
 8002a32:	4b76      	ldr	r3, [pc, #472]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a75      	ldr	r2, [pc, #468]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	4b73      	ldr	r3, [pc, #460]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a72      	ldr	r2, [pc, #456]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	e00b      	b.n	8002a64 <HAL_RCC_OscConfig+0xd8>
 8002a4c:	4b6f      	ldr	r3, [pc, #444]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a6e      	ldr	r2, [pc, #440]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a56:	6013      	str	r3, [r2, #0]
 8002a58:	4b6c      	ldr	r3, [pc, #432]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a6b      	ldr	r2, [pc, #428]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d013      	beq.n	8002a94 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6c:	f7ff f886 	bl	8001b7c <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a74:	f7ff f882 	bl	8001b7c <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b64      	cmp	r3, #100	; 0x64
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e229      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a86:	4b61      	ldr	r3, [pc, #388]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d0f0      	beq.n	8002a74 <HAL_RCC_OscConfig+0xe8>
 8002a92:	e014      	b.n	8002abe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a94:	f7ff f872 	bl	8001b7c <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a9c:	f7ff f86e 	bl	8001b7c <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b64      	cmp	r3, #100	; 0x64
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e215      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aae:	4b57      	ldr	r3, [pc, #348]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x110>
 8002aba:	e000      	b.n	8002abe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002abc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d069      	beq.n	8002b9e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aca:	4b50      	ldr	r3, [pc, #320]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00b      	beq.n	8002aee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ad6:	4b4d      	ldr	r3, [pc, #308]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 030c 	and.w	r3, r3, #12
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d11c      	bne.n	8002b1c <HAL_RCC_OscConfig+0x190>
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d116      	bne.n	8002b1c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aee:	4b47      	ldr	r3, [pc, #284]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d005      	beq.n	8002b06 <HAL_RCC_OscConfig+0x17a>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d001      	beq.n	8002b06 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e1e9      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b06:	4b41      	ldr	r3, [pc, #260]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	493d      	ldr	r1, [pc, #244]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1a:	e040      	b.n	8002b9e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d023      	beq.n	8002b6c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b24:	4b39      	ldr	r3, [pc, #228]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a38      	ldr	r2, [pc, #224]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b2a:	f043 0301 	orr.w	r3, r3, #1
 8002b2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7ff f824 	bl	8001b7c <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b38:	f7ff f820 	bl	8001b7c <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e1c7      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b4a:	4b30      	ldr	r3, [pc, #192]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0f0      	beq.n	8002b38 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b56:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4929      	ldr	r1, [pc, #164]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	600b      	str	r3, [r1, #0]
 8002b6a:	e018      	b.n	8002b9e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b6c:	4b27      	ldr	r3, [pc, #156]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a26      	ldr	r2, [pc, #152]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b78:	f7ff f800 	bl	8001b7c <HAL_GetTick>
 8002b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b80:	f7fe fffc 	bl	8001b7c <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e1a3      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b92:	4b1e      	ldr	r3, [pc, #120]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1f0      	bne.n	8002b80 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d038      	beq.n	8002c1c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d019      	beq.n	8002be6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb2:	4b16      	ldr	r3, [pc, #88]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bb6:	4a15      	ldr	r2, [pc, #84]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002bb8:	f043 0301 	orr.w	r3, r3, #1
 8002bbc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bbe:	f7fe ffdd 	bl	8001b7c <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc6:	f7fe ffd9 	bl	8001b7c <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e180      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bd8:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x23a>
 8002be4:	e01a      	b.n	8002c1c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002be6:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002be8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bea:	4a08      	ldr	r2, [pc, #32]	; (8002c0c <HAL_RCC_OscConfig+0x280>)
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf2:	f7fe ffc3 	bl	8001b7c <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf8:	e00a      	b.n	8002c10 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfa:	f7fe ffbf 	bl	8001b7c <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d903      	bls.n	8002c10 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e166      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
 8002c0c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c10:	4b92      	ldr	r3, [pc, #584]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1ee      	bne.n	8002bfa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0304 	and.w	r3, r3, #4
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80a4 	beq.w	8002d72 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c2a:	4b8c      	ldr	r3, [pc, #560]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10d      	bne.n	8002c52 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b89      	ldr	r3, [pc, #548]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	4a88      	ldr	r2, [pc, #544]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c40:	6413      	str	r3, [r2, #64]	; 0x40
 8002c42:	4b86      	ldr	r3, [pc, #536]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c52:	4b83      	ldr	r3, [pc, #524]	; (8002e60 <HAL_RCC_OscConfig+0x4d4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d118      	bne.n	8002c90 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002c5e:	4b80      	ldr	r3, [pc, #512]	; (8002e60 <HAL_RCC_OscConfig+0x4d4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a7f      	ldr	r2, [pc, #508]	; (8002e60 <HAL_RCC_OscConfig+0x4d4>)
 8002c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c6a:	f7fe ff87 	bl	8001b7c <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c72:	f7fe ff83 	bl	8001b7c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b64      	cmp	r3, #100	; 0x64
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e12a      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c84:	4b76      	ldr	r3, [pc, #472]	; (8002e60 <HAL_RCC_OscConfig+0x4d4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d106      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x31a>
 8002c98:	4b70      	ldr	r3, [pc, #448]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9c:	4a6f      	ldr	r2, [pc, #444]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ca4:	e02d      	b.n	8002d02 <HAL_RCC_OscConfig+0x376>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x33c>
 8002cae:	4b6b      	ldr	r3, [pc, #428]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb2:	4a6a      	ldr	r2, [pc, #424]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cb4:	f023 0301 	bic.w	r3, r3, #1
 8002cb8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cba:	4b68      	ldr	r3, [pc, #416]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cbe:	4a67      	ldr	r2, [pc, #412]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cc0:	f023 0304 	bic.w	r3, r3, #4
 8002cc4:	6713      	str	r3, [r2, #112]	; 0x70
 8002cc6:	e01c      	b.n	8002d02 <HAL_RCC_OscConfig+0x376>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b05      	cmp	r3, #5
 8002cce:	d10c      	bne.n	8002cea <HAL_RCC_OscConfig+0x35e>
 8002cd0:	4b62      	ldr	r3, [pc, #392]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cd4:	4a61      	ldr	r2, [pc, #388]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	6713      	str	r3, [r2, #112]	; 0x70
 8002cdc:	4b5f      	ldr	r3, [pc, #380]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce0:	4a5e      	ldr	r2, [pc, #376]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce8:	e00b      	b.n	8002d02 <HAL_RCC_OscConfig+0x376>
 8002cea:	4b5c      	ldr	r3, [pc, #368]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cee:	4a5b      	ldr	r2, [pc, #364]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8002cf6:	4b59      	ldr	r3, [pc, #356]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfa:	4a58      	ldr	r2, [pc, #352]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002cfc:	f023 0304 	bic.w	r3, r3, #4
 8002d00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d015      	beq.n	8002d36 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0a:	f7fe ff37 	bl	8001b7c <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d10:	e00a      	b.n	8002d28 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d12:	f7fe ff33 	bl	8001b7c <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e0d8      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d28:	4b4c      	ldr	r3, [pc, #304]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0ee      	beq.n	8002d12 <HAL_RCC_OscConfig+0x386>
 8002d34:	e014      	b.n	8002d60 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d36:	f7fe ff21 	bl	8001b7c <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f7fe ff1d 	bl	8001b7c <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e0c2      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d54:	4b41      	ldr	r3, [pc, #260]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1ee      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d105      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d66:	4b3d      	ldr	r3, [pc, #244]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6a:	4a3c      	ldr	r2, [pc, #240]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 80ae 	beq.w	8002ed8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7c:	4b37      	ldr	r3, [pc, #220]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f003 030c 	and.w	r3, r3, #12
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d06d      	beq.n	8002e64 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d14b      	bne.n	8002e28 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d90:	4b32      	ldr	r3, [pc, #200]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a31      	ldr	r2, [pc, #196]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002d96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9c:	f7fe feee 	bl	8001b7c <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7fe feea 	bl	8001b7c <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e091      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db6:	4b29      	ldr	r3, [pc, #164]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69da      	ldr	r2, [r3, #28]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	041b      	lsls	r3, r3, #16
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de4:	061b      	lsls	r3, r3, #24
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dec:	071b      	lsls	r3, r3, #28
 8002dee:	491b      	ldr	r1, [pc, #108]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df4:	4b19      	ldr	r3, [pc, #100]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a18      	ldr	r2, [pc, #96]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002dfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe febc 	bl	8001b7c <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fe feb8 	bl	8001b7c <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e05f      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e1a:	4b10      	ldr	r3, [pc, #64]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0x47c>
 8002e26:	e057      	b.n	8002ed8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e28:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0b      	ldr	r2, [pc, #44]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002e2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e34:	f7fe fea2 	bl	8001b7c <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3c:	f7fe fe9e 	bl	8001b7c <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e045      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e4e:	4b03      	ldr	r3, [pc, #12]	; (8002e5c <HAL_RCC_OscConfig+0x4d0>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f0      	bne.n	8002e3c <HAL_RCC_OscConfig+0x4b0>
 8002e5a:	e03d      	b.n	8002ed8 <HAL_RCC_OscConfig+0x54c>
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002e64:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <HAL_RCC_OscConfig+0x558>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d030      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d129      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d122      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e94:	4013      	ands	r3, r2
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e9a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d119      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eaa:	085b      	lsrs	r3, r3, #1
 8002eac:	3b01      	subs	r3, #1
 8002eae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d10f      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d107      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ece:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e000      	b.n	8002eda <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40023800 	.word	0x40023800

08002ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e0d0      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f00:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 030f 	and.w	r3, r3, #15
 8002f08:	683a      	ldr	r2, [r7, #0]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d910      	bls.n	8002f30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0e:	4b67      	ldr	r3, [pc, #412]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 020f 	bic.w	r2, r3, #15
 8002f16:	4965      	ldr	r1, [pc, #404]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1e:	4b63      	ldr	r3, [pc, #396]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d001      	beq.n	8002f30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e0b8      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d020      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0304 	and.w	r3, r3, #4
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d005      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f48:	4b59      	ldr	r3, [pc, #356]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	4a58      	ldr	r2, [pc, #352]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f4e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0308 	and.w	r3, r3, #8
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f60:	4b53      	ldr	r3, [pc, #332]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	4a52      	ldr	r2, [pc, #328]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f66:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f6c:	4b50      	ldr	r3, [pc, #320]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	494d      	ldr	r1, [pc, #308]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d040      	beq.n	800300c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d107      	bne.n	8002fa2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f92:	4b47      	ldr	r3, [pc, #284]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d115      	bne.n	8002fca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e07f      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d107      	bne.n	8002fba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002faa:	4b41      	ldr	r3, [pc, #260]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d109      	bne.n	8002fca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e073      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fba:	4b3d      	ldr	r3, [pc, #244]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e06b      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fca:	4b39      	ldr	r3, [pc, #228]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f023 0203 	bic.w	r2, r3, #3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	4936      	ldr	r1, [pc, #216]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fdc:	f7fe fdce 	bl	8001b7c <HAL_GetTick>
 8002fe0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fe2:	e00a      	b.n	8002ffa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fe4:	f7fe fdca 	bl	8001b7c <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e053      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ffa:	4b2d      	ldr	r3, [pc, #180]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 020c 	and.w	r2, r3, #12
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	429a      	cmp	r2, r3
 800300a:	d1eb      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 030f 	and.w	r3, r3, #15
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d210      	bcs.n	800303c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800301a:	4b24      	ldr	r3, [pc, #144]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 020f 	bic.w	r2, r3, #15
 8003022:	4922      	ldr	r1, [pc, #136]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800302a:	4b20      	ldr	r3, [pc, #128]	; (80030ac <HAL_RCC_ClockConfig+0x1c4>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	683a      	ldr	r2, [r7, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e032      	b.n	80030a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	d008      	beq.n	800305a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003048:	4b19      	ldr	r3, [pc, #100]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	4916      	ldr	r1, [pc, #88]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0308 	and.w	r3, r3, #8
 8003062:	2b00      	cmp	r3, #0
 8003064:	d009      	beq.n	800307a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003066:	4b12      	ldr	r3, [pc, #72]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	490e      	ldr	r1, [pc, #56]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003076:	4313      	orrs	r3, r2
 8003078:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800307a:	f000 f821 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 800307e:	4602      	mov	r2, r0
 8003080:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	091b      	lsrs	r3, r3, #4
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	490a      	ldr	r1, [pc, #40]	; (80030b4 <HAL_RCC_ClockConfig+0x1cc>)
 800308c:	5ccb      	ldrb	r3, [r1, r3]
 800308e:	fa22 f303 	lsr.w	r3, r2, r3
 8003092:	4a09      	ldr	r2, [pc, #36]	; (80030b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003094:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003096:	4b09      	ldr	r3, [pc, #36]	; (80030bc <HAL_RCC_ClockConfig+0x1d4>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f7fe fd2a 	bl	8001af4 <HAL_InitTick>

  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40023c00 	.word	0x40023c00
 80030b0:	40023800 	.word	0x40023800
 80030b4:	08004d68 	.word	0x08004d68
 80030b8:	20000004 	.word	0x20000004
 80030bc:	20000008 	.word	0x20000008

080030c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030c0:	b5b0      	push	{r4, r5, r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80030c6:	2100      	movs	r1, #0
 80030c8:	6079      	str	r1, [r7, #4]
 80030ca:	2100      	movs	r1, #0
 80030cc:	60f9      	str	r1, [r7, #12]
 80030ce:	2100      	movs	r1, #0
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80030d2:	2100      	movs	r1, #0
 80030d4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030d6:	4952      	ldr	r1, [pc, #328]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 80030d8:	6889      	ldr	r1, [r1, #8]
 80030da:	f001 010c 	and.w	r1, r1, #12
 80030de:	2908      	cmp	r1, #8
 80030e0:	d00d      	beq.n	80030fe <HAL_RCC_GetSysClockFreq+0x3e>
 80030e2:	2908      	cmp	r1, #8
 80030e4:	f200 8094 	bhi.w	8003210 <HAL_RCC_GetSysClockFreq+0x150>
 80030e8:	2900      	cmp	r1, #0
 80030ea:	d002      	beq.n	80030f2 <HAL_RCC_GetSysClockFreq+0x32>
 80030ec:	2904      	cmp	r1, #4
 80030ee:	d003      	beq.n	80030f8 <HAL_RCC_GetSysClockFreq+0x38>
 80030f0:	e08e      	b.n	8003210 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030f2:	4b4c      	ldr	r3, [pc, #304]	; (8003224 <HAL_RCC_GetSysClockFreq+0x164>)
 80030f4:	60bb      	str	r3, [r7, #8]
      break;
 80030f6:	e08e      	b.n	8003216 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030f8:	4b4b      	ldr	r3, [pc, #300]	; (8003228 <HAL_RCC_GetSysClockFreq+0x168>)
 80030fa:	60bb      	str	r3, [r7, #8]
      break;
 80030fc:	e08b      	b.n	8003216 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030fe:	4948      	ldr	r1, [pc, #288]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 8003100:	6849      	ldr	r1, [r1, #4]
 8003102:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003106:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003108:	4945      	ldr	r1, [pc, #276]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 800310a:	6849      	ldr	r1, [r1, #4]
 800310c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003110:	2900      	cmp	r1, #0
 8003112:	d024      	beq.n	800315e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003114:	4942      	ldr	r1, [pc, #264]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 8003116:	6849      	ldr	r1, [r1, #4]
 8003118:	0989      	lsrs	r1, r1, #6
 800311a:	4608      	mov	r0, r1
 800311c:	f04f 0100 	mov.w	r1, #0
 8003120:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003124:	f04f 0500 	mov.w	r5, #0
 8003128:	ea00 0204 	and.w	r2, r0, r4
 800312c:	ea01 0305 	and.w	r3, r1, r5
 8003130:	493d      	ldr	r1, [pc, #244]	; (8003228 <HAL_RCC_GetSysClockFreq+0x168>)
 8003132:	fb01 f003 	mul.w	r0, r1, r3
 8003136:	2100      	movs	r1, #0
 8003138:	fb01 f102 	mul.w	r1, r1, r2
 800313c:	1844      	adds	r4, r0, r1
 800313e:	493a      	ldr	r1, [pc, #232]	; (8003228 <HAL_RCC_GetSysClockFreq+0x168>)
 8003140:	fba2 0101 	umull	r0, r1, r2, r1
 8003144:	1863      	adds	r3, r4, r1
 8003146:	4619      	mov	r1, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	461a      	mov	r2, r3
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	f7fd f872 	bl	8000238 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4613      	mov	r3, r2
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	e04a      	b.n	80031f4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800315e:	4b30      	ldr	r3, [pc, #192]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	099b      	lsrs	r3, r3, #6
 8003164:	461a      	mov	r2, r3
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800316e:	f04f 0100 	mov.w	r1, #0
 8003172:	ea02 0400 	and.w	r4, r2, r0
 8003176:	ea03 0501 	and.w	r5, r3, r1
 800317a:	4620      	mov	r0, r4
 800317c:	4629      	mov	r1, r5
 800317e:	f04f 0200 	mov.w	r2, #0
 8003182:	f04f 0300 	mov.w	r3, #0
 8003186:	014b      	lsls	r3, r1, #5
 8003188:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800318c:	0142      	lsls	r2, r0, #5
 800318e:	4610      	mov	r0, r2
 8003190:	4619      	mov	r1, r3
 8003192:	1b00      	subs	r0, r0, r4
 8003194:	eb61 0105 	sbc.w	r1, r1, r5
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	018b      	lsls	r3, r1, #6
 80031a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031a6:	0182      	lsls	r2, r0, #6
 80031a8:	1a12      	subs	r2, r2, r0
 80031aa:	eb63 0301 	sbc.w	r3, r3, r1
 80031ae:	f04f 0000 	mov.w	r0, #0
 80031b2:	f04f 0100 	mov.w	r1, #0
 80031b6:	00d9      	lsls	r1, r3, #3
 80031b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031bc:	00d0      	lsls	r0, r2, #3
 80031be:	4602      	mov	r2, r0
 80031c0:	460b      	mov	r3, r1
 80031c2:	1912      	adds	r2, r2, r4
 80031c4:	eb45 0303 	adc.w	r3, r5, r3
 80031c8:	f04f 0000 	mov.w	r0, #0
 80031cc:	f04f 0100 	mov.w	r1, #0
 80031d0:	0299      	lsls	r1, r3, #10
 80031d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80031d6:	0290      	lsls	r0, r2, #10
 80031d8:	4602      	mov	r2, r0
 80031da:	460b      	mov	r3, r1
 80031dc:	4610      	mov	r0, r2
 80031de:	4619      	mov	r1, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	f7fd f826 	bl	8000238 <__aeabi_uldivmod>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4613      	mov	r3, r2
 80031f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80031f4:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <HAL_RCC_GetSysClockFreq+0x160>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	0c1b      	lsrs	r3, r3, #16
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	3301      	adds	r3, #1
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	fbb2 f3f3 	udiv	r3, r2, r3
 800320c:	60bb      	str	r3, [r7, #8]
      break;
 800320e:	e002      	b.n	8003216 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003210:	4b04      	ldr	r3, [pc, #16]	; (8003224 <HAL_RCC_GetSysClockFreq+0x164>)
 8003212:	60bb      	str	r3, [r7, #8]
      break;
 8003214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003216:	68bb      	ldr	r3, [r7, #8]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3710      	adds	r7, #16
 800321c:	46bd      	mov	sp, r7
 800321e:	bdb0      	pop	{r4, r5, r7, pc}
 8003220:	40023800 	.word	0x40023800
 8003224:	00f42400 	.word	0x00f42400
 8003228:	017d7840 	.word	0x017d7840

0800322c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000004 	.word	0x20000004

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a9b      	lsrs	r3, r3, #10
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4903      	ldr	r1, [pc, #12]	; (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800
 8003268:	08004d78 	.word	0x08004d78

0800326c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003270:	f7ff ffdc 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0b5b      	lsrs	r3, r3, #13
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	; (8003290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	08004d78 	.word	0x08004d78

08003294 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d012      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032bc:	4b69      	ldr	r3, [pc, #420]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	4a68      	ldr	r2, [pc, #416]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80032c6:	6093      	str	r3, [r2, #8]
 80032c8:	4b66      	ldr	r3, [pc, #408]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d0:	4964      	ldr	r1, [pc, #400]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80032de:	2301      	movs	r3, #1
 80032e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d017      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032ee:	4b5d      	ldr	r3, [pc, #372]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fc:	4959      	ldr	r1, [pc, #356]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003308:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800330c:	d101      	bne.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800330e:	2301      	movs	r3, #1
 8003310:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800331a:	2301      	movs	r3, #1
 800331c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d017      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800332a:	4b4e      	ldr	r3, [pc, #312]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800332c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003330:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	494a      	ldr	r1, [pc, #296]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003348:	d101      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800334a:	2301      	movs	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003356:	2301      	movs	r3, #1
 8003358:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003366:	2301      	movs	r3, #1
 8003368:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 808b 	beq.w	800348e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003378:	4b3a      	ldr	r3, [pc, #232]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	4a39      	ldr	r2, [pc, #228]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800337e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003382:	6413      	str	r3, [r2, #64]	; 0x40
 8003384:	4b37      	ldr	r3, [pc, #220]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003390:	4b35      	ldr	r3, [pc, #212]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a34      	ldr	r2, [pc, #208]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800339c:	f7fe fbee 	bl	8001b7c <HAL_GetTick>
 80033a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a4:	f7fe fbea 	bl	8001b7c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b64      	cmp	r3, #100	; 0x64
 80033b0:	d901      	bls.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e358      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033b6:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033c2:	4b28      	ldr	r3, [pc, #160]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d035      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d02e      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033e0:	4b20      	ldr	r3, [pc, #128]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ea:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	4a1d      	ldr	r2, [pc, #116]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033f6:	4b1b      	ldr	r3, [pc, #108]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fa:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003400:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003402:	4a18      	ldr	r2, [pc, #96]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003408:	4b16      	ldr	r3, [pc, #88]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d114      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003414:	f7fe fbb2 	bl	8001b7c <HAL_GetTick>
 8003418:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341a:	e00a      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800341c:	f7fe fbae 	bl	8001b7c <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	f241 3288 	movw	r2, #5000	; 0x1388
 800342a:	4293      	cmp	r3, r2
 800342c:	d901      	bls.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e31a      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0ee      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800344a:	d111      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800344c:	4b05      	ldr	r3, [pc, #20]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003458:	4b04      	ldr	r3, [pc, #16]	; (800346c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800345a:	400b      	ands	r3, r1
 800345c:	4901      	ldr	r1, [pc, #4]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
 8003462:	e00b      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003464:	40023800 	.word	0x40023800
 8003468:	40007000 	.word	0x40007000
 800346c:	0ffffcff 	.word	0x0ffffcff
 8003470:	4bb1      	ldr	r3, [pc, #708]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	4ab0      	ldr	r2, [pc, #704]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003476:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800347a:	6093      	str	r3, [r2, #8]
 800347c:	4bae      	ldr	r3, [pc, #696]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800347e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003488:	49ab      	ldr	r1, [pc, #684]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800348a:	4313      	orrs	r3, r2
 800348c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d010      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800349a:	4ba7      	ldr	r3, [pc, #668]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800349c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034a0:	4aa5      	ldr	r2, [pc, #660]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80034aa:	4ba3      	ldr	r3, [pc, #652]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b4:	49a0      	ldr	r1, [pc, #640]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034c8:	4b9b      	ldr	r3, [pc, #620]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034d6:	4998      	ldr	r1, [pc, #608]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034ea:	4b93      	ldr	r3, [pc, #588]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034f8:	498f      	ldr	r1, [pc, #572]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800350c:	4b8a      	ldr	r3, [pc, #552]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003512:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800351a:	4987      	ldr	r1, [pc, #540]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800352e:	4b82      	ldr	r3, [pc, #520]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003534:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353c:	497e      	ldr	r1, [pc, #504]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003550:	4b79      	ldr	r3, [pc, #484]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003556:	f023 0203 	bic.w	r2, r3, #3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355e:	4976      	ldr	r1, [pc, #472]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003572:	4b71      	ldr	r3, [pc, #452]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003578:	f023 020c 	bic.w	r2, r3, #12
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003580:	496d      	ldr	r1, [pc, #436]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003594:	4b68      	ldr	r3, [pc, #416]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a2:	4965      	ldr	r1, [pc, #404]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035b6:	4b60      	ldr	r3, [pc, #384]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c4:	495c      	ldr	r1, [pc, #368]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035d8:	4b57      	ldr	r3, [pc, #348]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e6:	4954      	ldr	r1, [pc, #336]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80035fa:	4b4f      	ldr	r3, [pc, #316]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003600:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003608:	494b      	ldr	r1, [pc, #300]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800361c:	4b46      	ldr	r3, [pc, #280]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003622:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362a:	4943      	ldr	r1, [pc, #268]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800363e:	4b3e      	ldr	r3, [pc, #248]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003644:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364c:	493a      	ldr	r1, [pc, #232]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003660:	4b35      	ldr	r3, [pc, #212]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003666:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800366e:	4932      	ldr	r1, [pc, #200]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d011      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003682:	4b2d      	ldr	r3, [pc, #180]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003688:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003690:	4929      	ldr	r1, [pc, #164]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800369c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036a0:	d101      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80036a2:	2301      	movs	r3, #1
 80036a4:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036b2:	4b21      	ldr	r3, [pc, #132]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036c0:	491d      	ldr	r1, [pc, #116]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00b      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036d4:	4b18      	ldr	r3, [pc, #96]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036da:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036e4:	4914      	ldr	r1, [pc, #80]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00b      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80036f8:	4b0f      	ldr	r3, [pc, #60]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003708:	490b      	ldr	r1, [pc, #44]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800370a:	4313      	orrs	r3, r2
 800370c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00f      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800371c:	4b06      	ldr	r3, [pc, #24]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800371e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003722:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372c:	4902      	ldr	r1, [pc, #8]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800372e:	4313      	orrs	r3, r2
 8003730:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
 8003734:	e002      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003736:	bf00      	nop
 8003738:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d00b      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003748:	4b81      	ldr	r3, [pc, #516]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800374a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800374e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003758:	497d      	ldr	r1, [pc, #500]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d006      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 80d6 	beq.w	8003920 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003774:	4b76      	ldr	r3, [pc, #472]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a75      	ldr	r2, [pc, #468]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800377a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800377e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003780:	f7fe f9fc 	bl	8001b7c <HAL_GetTick>
 8003784:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003786:	e008      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x506>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003788:	f7fe f9f8 	bl	8001b7c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	; 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x506>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e166      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800379a:	4b6d      	ldr	r3, [pc, #436]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x4f4>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d021      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x562>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d11d      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037ba:	4b65      	ldr	r3, [pc, #404]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037c0:	0c1b      	lsrs	r3, r3, #16
 80037c2:	f003 0303 	and.w	r3, r3, #3
 80037c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037c8:	4b61      	ldr	r3, [pc, #388]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037ce:	0e1b      	lsrs	r3, r3, #24
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	019a      	lsls	r2, r3, #6
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	041b      	lsls	r3, r3, #16
 80037e0:	431a      	orrs	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	061b      	lsls	r3, r3, #24
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	071b      	lsls	r3, r3, #28
 80037ee:	4958      	ldr	r1, [pc, #352]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d004      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x578>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003806:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800380a:	d00a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x58e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003814:	2b00      	cmp	r3, #0
 8003816:	d02e      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003820:	d129      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003822:	4b4b      	ldr	r3, [pc, #300]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003828:	0c1b      	lsrs	r3, r3, #16
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003830:	4b47      	ldr	r3, [pc, #284]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003832:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003836:	0f1b      	lsrs	r3, r3, #28
 8003838:	f003 0307 	and.w	r3, r3, #7
 800383c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	019a      	lsls	r2, r3, #6
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	041b      	lsls	r3, r3, #16
 8003848:	431a      	orrs	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	061b      	lsls	r3, r3, #24
 8003850:	431a      	orrs	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	071b      	lsls	r3, r3, #28
 8003856:	493e      	ldr	r1, [pc, #248]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800385e:	4b3c      	ldr	r3, [pc, #240]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003860:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003864:	f023 021f 	bic.w	r2, r3, #31
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	3b01      	subs	r3, #1
 800386e:	4938      	ldr	r1, [pc, #224]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d01d      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003882:	4b33      	ldr	r3, [pc, #204]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003884:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003888:	0e1b      	lsrs	r3, r3, #24
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003890:	4b2f      	ldr	r3, [pc, #188]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003892:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003896:	0f1b      	lsrs	r3, r3, #28
 8003898:	f003 0307 	and.w	r3, r3, #7
 800389c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	019a      	lsls	r2, r3, #6
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	041b      	lsls	r3, r3, #16
 80038aa:	431a      	orrs	r2, r3
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	061b      	lsls	r3, r3, #24
 80038b0:	431a      	orrs	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	071b      	lsls	r3, r3, #28
 80038b6:	4926      	ldr	r1, [pc, #152]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d011      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x65a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	019a      	lsls	r2, r3, #6
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	041b      	lsls	r3, r3, #16
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	061b      	lsls	r3, r3, #24
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	071b      	lsls	r3, r3, #28
 80038e6:	491a      	ldr	r1, [pc, #104]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038ee:	4b18      	ldr	r3, [pc, #96]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a17      	ldr	r2, [pc, #92]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 80038f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038fa:	f7fe f93f 	bl	8001b7c <HAL_GetTick>
 80038fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003900:	e008      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003902:	f7fe f93b 	bl	8001b7c <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b64      	cmp	r3, #100	; 0x64
 800390e:	d901      	bls.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e0a9      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003914:	4b0e      	ldr	r3, [pc, #56]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0f0      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x66e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	2b01      	cmp	r3, #1
 8003924:	f040 809f 	bne.w	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003928:	4b09      	ldr	r3, [pc, #36]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a08      	ldr	r2, [pc, #32]	; (8003950 <HAL_RCCEx_PeriphCLKConfig+0x6bc>)
 800392e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003932:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003934:	f7fe f922 	bl	8001b7c <HAL_GetTick>
 8003938:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800393a:	e00b      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800393c:	f7fe f91e 	bl	8001b7c <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b64      	cmp	r3, #100	; 0x64
 8003948:	d904      	bls.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e08c      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003954:	4b46      	ldr	r3, [pc, #280]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800395c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003960:	d0ec      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x6a8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003972:	2b00      	cmp	r3, #0
 8003974:	d009      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800397e:	2b00      	cmp	r3, #0
 8003980:	d02e      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	2b00      	cmp	r3, #0
 8003988:	d12a      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800398a:	4b39      	ldr	r3, [pc, #228]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800398c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003990:	0c1b      	lsrs	r3, r3, #16
 8003992:	f003 0303 	and.w	r3, r3, #3
 8003996:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003998:	4b35      	ldr	r3, [pc, #212]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800399a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399e:	0f1b      	lsrs	r3, r3, #28
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	019a      	lsls	r2, r3, #6
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	041b      	lsls	r3, r3, #16
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	061b      	lsls	r3, r3, #24
 80039b8:	431a      	orrs	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	071b      	lsls	r3, r3, #28
 80039be:	492c      	ldr	r1, [pc, #176]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80039c6:	4b2a      	ldr	r3, [pc, #168]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d4:	3b01      	subs	r3, #1
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	4925      	ldr	r1, [pc, #148]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d022      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039f4:	d11d      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80039f6:	4b1e      	ldr	r3, [pc, #120]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fc:	0e1b      	lsrs	r3, r3, #24
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a04:	4b1a      	ldr	r3, [pc, #104]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0a:	0f1b      	lsrs	r3, r3, #28
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	019a      	lsls	r2, r3, #6
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	041b      	lsls	r3, r3, #16
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	061b      	lsls	r3, r3, #24
 8003a24:	431a      	orrs	r2, r3
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	071b      	lsls	r3, r3, #28
 8003a2a:	4911      	ldr	r1, [pc, #68]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a32:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a0e      	ldr	r2, [pc, #56]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a3e:	f7fe f89d 	bl	8001b7c <HAL_GetTick>
 8003a42:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a44:	e008      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a46:	f7fe f899 	bl	8001b7c <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b64      	cmp	r3, #100	; 0x64
 8003a52:	d901      	bls.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e007      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003a58:	4b05      	ldr	r3, [pc, #20]	; (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a64:	d1ef      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
      }
    }
  }
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3720      	adds	r7, #32
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40023800 	.word	0x40023800

08003a74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e040      	b.n	8003b08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7fd fe74 	bl	8001784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2224      	movs	r2, #36	; 0x24
 8003aa0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fa9e 	bl	8003ff4 <UART_SetConfig>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e022      	b.n	8003b08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d002      	beq.n	8003ad0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 fcf4 	bl	80044b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ade:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003aee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fd7b 	bl	80045fc <UART_CheckIdleState>
 8003b06:	4603      	mov	r3, r0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	d12c      	bne.n	8003b80 <HAL_UART_Receive_DMA+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d002      	beq.n	8003b32 <HAL_UART_Receive_DMA+0x22>
 8003b2c:	88fb      	ldrh	r3, [r7, #6]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e025      	b.n	8003b82 <HAL_UART_Receive_DMA+0x72>
    }

    __HAL_LOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d101      	bne.n	8003b44 <HAL_UART_Receive_DMA+0x34>
 8003b40:	2302      	movs	r3, #2
 8003b42:	e01e      	b.n	8003b82 <HAL_UART_Receive_DMA+0x72>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d007      	beq.n	8003b70 <HAL_UART_Receive_DMA+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003b6e:	601a      	str	r2, [r3, #0]
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003b70:	88fb      	ldrh	r3, [r7, #6]
 8003b72:	461a      	mov	r2, r3
 8003b74:	68b9      	ldr	r1, [r7, #8]
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f000 fe06 	bl	8004788 <UART_Start_Receive_DMA>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	e000      	b.n	8003b82 <HAL_UART_Receive_DMA+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003b80:	2302      	movs	r3, #2
  }
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b088      	sub	sp, #32
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	f640 030f 	movw	r3, #2063	; 0x80f
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d113      	bne.n	8003be4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00e      	beq.n	8003be4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	f003 0320 	and.w	r3, r3, #32
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d009      	beq.n	8003be4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 81cc 	beq.w	8003f72 <HAL_UART_IRQHandler+0x3e6>
      {
        huart->RxISR(huart);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
      }
      return;
 8003be2:	e1c6      	b.n	8003f72 <HAL_UART_IRQHandler+0x3e6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 80e3 	beq.w	8003db2 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003bf6:	69ba      	ldr	r2, [r7, #24]
 8003bf8:	4ba5      	ldr	r3, [pc, #660]	; (8003e90 <HAL_UART_IRQHandler+0x304>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80d8 	beq.w	8003db2 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	f003 0301 	and.w	r3, r3, #1
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d010      	beq.n	8003c2e <HAL_UART_IRQHandler+0xa2>
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c24:	f043 0201 	orr.w	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d010      	beq.n	8003c5a <HAL_UART_IRQHandler+0xce>
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d00b      	beq.n	8003c5a <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2202      	movs	r2, #2
 8003c48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c50:	f043 0204 	orr.w	r2, r3, #4
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0304 	and.w	r3, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d010      	beq.n	8003c86 <HAL_UART_IRQHandler+0xfa>
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d00b      	beq.n	8003c86 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2204      	movs	r2, #4
 8003c74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c7c:	f043 0202 	orr.w	r2, r3, #2
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	f003 0308 	and.w	r3, r3, #8
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d015      	beq.n	8003cbc <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d104      	bne.n	8003ca4 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00b      	beq.n	8003cbc <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2208      	movs	r2, #8
 8003caa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cb2:	f043 0208 	orr.w	r2, r3, #8
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d011      	beq.n	8003cea <HAL_UART_IRQHandler+0x15e>
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00c      	beq.n	8003cea <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cd8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ce0:	f043 0220 	orr.w	r2, r3, #32
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f000 8140 	beq.w	8003f76 <HAL_UART_IRQHandler+0x3ea>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	f003 0320 	and.w	r3, r3, #32
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00c      	beq.n	8003d1a <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	f003 0320 	and.w	r3, r3, #32
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d007      	beq.n	8003d1a <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d20:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2c:	2b40      	cmp	r3, #64	; 0x40
 8003d2e:	d004      	beq.n	8003d3a <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d031      	beq.n	8003d9e <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fda5 	bl	800488a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4a:	2b40      	cmp	r3, #64	; 0x40
 8003d4c:	d123      	bne.n	8003d96 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d5c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d013      	beq.n	8003d8e <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6a:	4a4a      	ldr	r2, [pc, #296]	; (8003e94 <HAL_UART_IRQHandler+0x308>)
 8003d6c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fe f99e 	bl	80020b4 <HAL_DMA_Abort_IT>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d017      	beq.n	8003dae <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003d88:	4610      	mov	r0, r2
 8003d8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d8c:	e00f      	b.n	8003dae <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f910 	bl	8003fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d94:	e00b      	b.n	8003dae <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f90c 	bl	8003fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d9c:	e007      	b.n	8003dae <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f908 	bl	8003fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003dac:	e0e3      	b.n	8003f76 <HAL_UART_IRQHandler+0x3ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dae:	bf00      	nop
    return;
 8003db0:	e0e1      	b.n	8003f76 <HAL_UART_IRQHandler+0x3ea>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	f040 80a7 	bne.w	8003f0a <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 80a1 	beq.w	8003f0a <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	f003 0310 	and.w	r3, r3, #16
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 809b 	beq.w	8003f0a <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2210      	movs	r2, #16
 8003dda:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de6:	2b40      	cmp	r3, #64	; 0x40
 8003de8:	d156      	bne.n	8003e98 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8003df4:	893b      	ldrh	r3, [r7, #8]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 80bf 	beq.w	8003f7a <HAL_UART_IRQHandler+0x3ee>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003e02:	893a      	ldrh	r2, [r7, #8]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	f080 80b8 	bcs.w	8003f7a <HAL_UART_IRQHandler+0x3ee>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	893a      	ldrh	r2, [r7, #8]
 8003e0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e1c:	d02a      	beq.n	8003e74 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e2c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0201 	bic.w	r2, r2, #1
 8003e3c:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e4c:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2220      	movs	r2, #32
 8003e52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0210 	bic.w	r2, r2, #16
 8003e68:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fe f8b0 	bl	8001fd4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	4619      	mov	r1, r3
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f89d 	bl	8003fc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e8e:	e074      	b.n	8003f7a <HAL_UART_IRQHandler+0x3ee>
 8003e90:	04000120 	.word	0x04000120
 8003e94:	08004a31 	.word	0x08004a31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d063      	beq.n	8003f7e <HAL_UART_IRQHandler+0x3f2>
          && (nb_rx_data > 0U))
 8003eb6:	897b      	ldrh	r3, [r7, #10]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d060      	beq.n	8003f7e <HAL_UART_IRQHandler+0x3f2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003eca:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f022 0201 	bic.w	r2, r2, #1
 8003eda:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 0210 	bic.w	r2, r2, #16
 8003efc:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003efe:	897b      	ldrh	r3, [r7, #10]
 8003f00:	4619      	mov	r1, r3
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f860 	bl	8003fc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f08:	e039      	b.n	8003f7e <HAL_UART_IRQHandler+0x3f2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00d      	beq.n	8003f30 <HAL_UART_IRQHandler+0x3a4>
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d008      	beq.n	8003f30 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003f26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f859 	bl	8003fe0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f2e:	e029      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00d      	beq.n	8003f56 <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d008      	beq.n	8003f56 <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d01a      	beq.n	8003f82 <HAL_UART_IRQHandler+0x3f6>
    {
      huart->TxISR(huart);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	4798      	blx	r3
    }
    return;
 8003f54:	e015      	b.n	8003f82 <HAL_UART_IRQHandler+0x3f6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d011      	beq.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00c      	beq.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
  {
    UART_EndTransmit_IT(huart);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fd76 	bl	8004a5c <UART_EndTransmit_IT>
    return;
 8003f70:	e008      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003f72:	bf00      	nop
 8003f74:	e006      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
    return;
 8003f76:	bf00      	nop
 8003f78:	e004      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003f7a:	bf00      	nop
 8003f7c:	e002      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
      return;
 8003f7e:	bf00      	nop
 8003f80:	e000      	b.n	8003f84 <HAL_UART_IRQHandler+0x3f8>
    return;
 8003f82:	bf00      	nop
  }

}
 8003f84:	3720      	adds	r7, #32
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop

08003f8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	4ba7      	ldr	r3, [pc, #668]	; (80042bc <UART_SetConfig+0x2c8>)
 8004020:	4013      	ands	r3, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6812      	ldr	r2, [r2, #0]
 8004026:	6979      	ldr	r1, [r7, #20]
 8004028:	430b      	orrs	r3, r1
 800402a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	430a      	orrs	r2, r1
 8004040:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a1b      	ldr	r3, [r3, #32]
 800404c:	697a      	ldr	r2, [r7, #20]
 800404e:	4313      	orrs	r3, r2
 8004050:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	697a      	ldr	r2, [r7, #20]
 8004062:	430a      	orrs	r2, r1
 8004064:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a95      	ldr	r2, [pc, #596]	; (80042c0 <UART_SetConfig+0x2cc>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d120      	bne.n	80040b2 <UART_SetConfig+0xbe>
 8004070:	4b94      	ldr	r3, [pc, #592]	; (80042c4 <UART_SetConfig+0x2d0>)
 8004072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	2b03      	cmp	r3, #3
 800407c:	d816      	bhi.n	80040ac <UART_SetConfig+0xb8>
 800407e:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <UART_SetConfig+0x90>)
 8004080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004084:	08004095 	.word	0x08004095
 8004088:	080040a1 	.word	0x080040a1
 800408c:	0800409b 	.word	0x0800409b
 8004090:	080040a7 	.word	0x080040a7
 8004094:	2301      	movs	r3, #1
 8004096:	77fb      	strb	r3, [r7, #31]
 8004098:	e14f      	b.n	800433a <UART_SetConfig+0x346>
 800409a:	2302      	movs	r3, #2
 800409c:	77fb      	strb	r3, [r7, #31]
 800409e:	e14c      	b.n	800433a <UART_SetConfig+0x346>
 80040a0:	2304      	movs	r3, #4
 80040a2:	77fb      	strb	r3, [r7, #31]
 80040a4:	e149      	b.n	800433a <UART_SetConfig+0x346>
 80040a6:	2308      	movs	r3, #8
 80040a8:	77fb      	strb	r3, [r7, #31]
 80040aa:	e146      	b.n	800433a <UART_SetConfig+0x346>
 80040ac:	2310      	movs	r3, #16
 80040ae:	77fb      	strb	r3, [r7, #31]
 80040b0:	e143      	b.n	800433a <UART_SetConfig+0x346>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a84      	ldr	r2, [pc, #528]	; (80042c8 <UART_SetConfig+0x2d4>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d132      	bne.n	8004122 <UART_SetConfig+0x12e>
 80040bc:	4b81      	ldr	r3, [pc, #516]	; (80042c4 <UART_SetConfig+0x2d0>)
 80040be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b0c      	cmp	r3, #12
 80040c8:	d828      	bhi.n	800411c <UART_SetConfig+0x128>
 80040ca:	a201      	add	r2, pc, #4	; (adr r2, 80040d0 <UART_SetConfig+0xdc>)
 80040cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d0:	08004105 	.word	0x08004105
 80040d4:	0800411d 	.word	0x0800411d
 80040d8:	0800411d 	.word	0x0800411d
 80040dc:	0800411d 	.word	0x0800411d
 80040e0:	08004111 	.word	0x08004111
 80040e4:	0800411d 	.word	0x0800411d
 80040e8:	0800411d 	.word	0x0800411d
 80040ec:	0800411d 	.word	0x0800411d
 80040f0:	0800410b 	.word	0x0800410b
 80040f4:	0800411d 	.word	0x0800411d
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	0800411d 	.word	0x0800411d
 8004100:	08004117 	.word	0x08004117
 8004104:	2300      	movs	r3, #0
 8004106:	77fb      	strb	r3, [r7, #31]
 8004108:	e117      	b.n	800433a <UART_SetConfig+0x346>
 800410a:	2302      	movs	r3, #2
 800410c:	77fb      	strb	r3, [r7, #31]
 800410e:	e114      	b.n	800433a <UART_SetConfig+0x346>
 8004110:	2304      	movs	r3, #4
 8004112:	77fb      	strb	r3, [r7, #31]
 8004114:	e111      	b.n	800433a <UART_SetConfig+0x346>
 8004116:	2308      	movs	r3, #8
 8004118:	77fb      	strb	r3, [r7, #31]
 800411a:	e10e      	b.n	800433a <UART_SetConfig+0x346>
 800411c:	2310      	movs	r3, #16
 800411e:	77fb      	strb	r3, [r7, #31]
 8004120:	e10b      	b.n	800433a <UART_SetConfig+0x346>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a69      	ldr	r2, [pc, #420]	; (80042cc <UART_SetConfig+0x2d8>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d120      	bne.n	800416e <UART_SetConfig+0x17a>
 800412c:	4b65      	ldr	r3, [pc, #404]	; (80042c4 <UART_SetConfig+0x2d0>)
 800412e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004132:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004136:	2b30      	cmp	r3, #48	; 0x30
 8004138:	d013      	beq.n	8004162 <UART_SetConfig+0x16e>
 800413a:	2b30      	cmp	r3, #48	; 0x30
 800413c:	d814      	bhi.n	8004168 <UART_SetConfig+0x174>
 800413e:	2b20      	cmp	r3, #32
 8004140:	d009      	beq.n	8004156 <UART_SetConfig+0x162>
 8004142:	2b20      	cmp	r3, #32
 8004144:	d810      	bhi.n	8004168 <UART_SetConfig+0x174>
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <UART_SetConfig+0x15c>
 800414a:	2b10      	cmp	r3, #16
 800414c:	d006      	beq.n	800415c <UART_SetConfig+0x168>
 800414e:	e00b      	b.n	8004168 <UART_SetConfig+0x174>
 8004150:	2300      	movs	r3, #0
 8004152:	77fb      	strb	r3, [r7, #31]
 8004154:	e0f1      	b.n	800433a <UART_SetConfig+0x346>
 8004156:	2302      	movs	r3, #2
 8004158:	77fb      	strb	r3, [r7, #31]
 800415a:	e0ee      	b.n	800433a <UART_SetConfig+0x346>
 800415c:	2304      	movs	r3, #4
 800415e:	77fb      	strb	r3, [r7, #31]
 8004160:	e0eb      	b.n	800433a <UART_SetConfig+0x346>
 8004162:	2308      	movs	r3, #8
 8004164:	77fb      	strb	r3, [r7, #31]
 8004166:	e0e8      	b.n	800433a <UART_SetConfig+0x346>
 8004168:	2310      	movs	r3, #16
 800416a:	77fb      	strb	r3, [r7, #31]
 800416c:	e0e5      	b.n	800433a <UART_SetConfig+0x346>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a57      	ldr	r2, [pc, #348]	; (80042d0 <UART_SetConfig+0x2dc>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d120      	bne.n	80041ba <UART_SetConfig+0x1c6>
 8004178:	4b52      	ldr	r3, [pc, #328]	; (80042c4 <UART_SetConfig+0x2d0>)
 800417a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004182:	2bc0      	cmp	r3, #192	; 0xc0
 8004184:	d013      	beq.n	80041ae <UART_SetConfig+0x1ba>
 8004186:	2bc0      	cmp	r3, #192	; 0xc0
 8004188:	d814      	bhi.n	80041b4 <UART_SetConfig+0x1c0>
 800418a:	2b80      	cmp	r3, #128	; 0x80
 800418c:	d009      	beq.n	80041a2 <UART_SetConfig+0x1ae>
 800418e:	2b80      	cmp	r3, #128	; 0x80
 8004190:	d810      	bhi.n	80041b4 <UART_SetConfig+0x1c0>
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <UART_SetConfig+0x1a8>
 8004196:	2b40      	cmp	r3, #64	; 0x40
 8004198:	d006      	beq.n	80041a8 <UART_SetConfig+0x1b4>
 800419a:	e00b      	b.n	80041b4 <UART_SetConfig+0x1c0>
 800419c:	2300      	movs	r3, #0
 800419e:	77fb      	strb	r3, [r7, #31]
 80041a0:	e0cb      	b.n	800433a <UART_SetConfig+0x346>
 80041a2:	2302      	movs	r3, #2
 80041a4:	77fb      	strb	r3, [r7, #31]
 80041a6:	e0c8      	b.n	800433a <UART_SetConfig+0x346>
 80041a8:	2304      	movs	r3, #4
 80041aa:	77fb      	strb	r3, [r7, #31]
 80041ac:	e0c5      	b.n	800433a <UART_SetConfig+0x346>
 80041ae:	2308      	movs	r3, #8
 80041b0:	77fb      	strb	r3, [r7, #31]
 80041b2:	e0c2      	b.n	800433a <UART_SetConfig+0x346>
 80041b4:	2310      	movs	r3, #16
 80041b6:	77fb      	strb	r3, [r7, #31]
 80041b8:	e0bf      	b.n	800433a <UART_SetConfig+0x346>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a45      	ldr	r2, [pc, #276]	; (80042d4 <UART_SetConfig+0x2e0>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d125      	bne.n	8004210 <UART_SetConfig+0x21c>
 80041c4:	4b3f      	ldr	r3, [pc, #252]	; (80042c4 <UART_SetConfig+0x2d0>)
 80041c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041d2:	d017      	beq.n	8004204 <UART_SetConfig+0x210>
 80041d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041d8:	d817      	bhi.n	800420a <UART_SetConfig+0x216>
 80041da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041de:	d00b      	beq.n	80041f8 <UART_SetConfig+0x204>
 80041e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041e4:	d811      	bhi.n	800420a <UART_SetConfig+0x216>
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d003      	beq.n	80041f2 <UART_SetConfig+0x1fe>
 80041ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ee:	d006      	beq.n	80041fe <UART_SetConfig+0x20a>
 80041f0:	e00b      	b.n	800420a <UART_SetConfig+0x216>
 80041f2:	2300      	movs	r3, #0
 80041f4:	77fb      	strb	r3, [r7, #31]
 80041f6:	e0a0      	b.n	800433a <UART_SetConfig+0x346>
 80041f8:	2302      	movs	r3, #2
 80041fa:	77fb      	strb	r3, [r7, #31]
 80041fc:	e09d      	b.n	800433a <UART_SetConfig+0x346>
 80041fe:	2304      	movs	r3, #4
 8004200:	77fb      	strb	r3, [r7, #31]
 8004202:	e09a      	b.n	800433a <UART_SetConfig+0x346>
 8004204:	2308      	movs	r3, #8
 8004206:	77fb      	strb	r3, [r7, #31]
 8004208:	e097      	b.n	800433a <UART_SetConfig+0x346>
 800420a:	2310      	movs	r3, #16
 800420c:	77fb      	strb	r3, [r7, #31]
 800420e:	e094      	b.n	800433a <UART_SetConfig+0x346>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a30      	ldr	r2, [pc, #192]	; (80042d8 <UART_SetConfig+0x2e4>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d125      	bne.n	8004266 <UART_SetConfig+0x272>
 800421a:	4b2a      	ldr	r3, [pc, #168]	; (80042c4 <UART_SetConfig+0x2d0>)
 800421c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004220:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004224:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004228:	d017      	beq.n	800425a <UART_SetConfig+0x266>
 800422a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800422e:	d817      	bhi.n	8004260 <UART_SetConfig+0x26c>
 8004230:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004234:	d00b      	beq.n	800424e <UART_SetConfig+0x25a>
 8004236:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800423a:	d811      	bhi.n	8004260 <UART_SetConfig+0x26c>
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <UART_SetConfig+0x254>
 8004240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004244:	d006      	beq.n	8004254 <UART_SetConfig+0x260>
 8004246:	e00b      	b.n	8004260 <UART_SetConfig+0x26c>
 8004248:	2301      	movs	r3, #1
 800424a:	77fb      	strb	r3, [r7, #31]
 800424c:	e075      	b.n	800433a <UART_SetConfig+0x346>
 800424e:	2302      	movs	r3, #2
 8004250:	77fb      	strb	r3, [r7, #31]
 8004252:	e072      	b.n	800433a <UART_SetConfig+0x346>
 8004254:	2304      	movs	r3, #4
 8004256:	77fb      	strb	r3, [r7, #31]
 8004258:	e06f      	b.n	800433a <UART_SetConfig+0x346>
 800425a:	2308      	movs	r3, #8
 800425c:	77fb      	strb	r3, [r7, #31]
 800425e:	e06c      	b.n	800433a <UART_SetConfig+0x346>
 8004260:	2310      	movs	r3, #16
 8004262:	77fb      	strb	r3, [r7, #31]
 8004264:	e069      	b.n	800433a <UART_SetConfig+0x346>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a1c      	ldr	r2, [pc, #112]	; (80042dc <UART_SetConfig+0x2e8>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d137      	bne.n	80042e0 <UART_SetConfig+0x2ec>
 8004270:	4b14      	ldr	r3, [pc, #80]	; (80042c4 <UART_SetConfig+0x2d0>)
 8004272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004276:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800427a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800427e:	d017      	beq.n	80042b0 <UART_SetConfig+0x2bc>
 8004280:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004284:	d817      	bhi.n	80042b6 <UART_SetConfig+0x2c2>
 8004286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800428a:	d00b      	beq.n	80042a4 <UART_SetConfig+0x2b0>
 800428c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004290:	d811      	bhi.n	80042b6 <UART_SetConfig+0x2c2>
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <UART_SetConfig+0x2aa>
 8004296:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800429a:	d006      	beq.n	80042aa <UART_SetConfig+0x2b6>
 800429c:	e00b      	b.n	80042b6 <UART_SetConfig+0x2c2>
 800429e:	2300      	movs	r3, #0
 80042a0:	77fb      	strb	r3, [r7, #31]
 80042a2:	e04a      	b.n	800433a <UART_SetConfig+0x346>
 80042a4:	2302      	movs	r3, #2
 80042a6:	77fb      	strb	r3, [r7, #31]
 80042a8:	e047      	b.n	800433a <UART_SetConfig+0x346>
 80042aa:	2304      	movs	r3, #4
 80042ac:	77fb      	strb	r3, [r7, #31]
 80042ae:	e044      	b.n	800433a <UART_SetConfig+0x346>
 80042b0:	2308      	movs	r3, #8
 80042b2:	77fb      	strb	r3, [r7, #31]
 80042b4:	e041      	b.n	800433a <UART_SetConfig+0x346>
 80042b6:	2310      	movs	r3, #16
 80042b8:	77fb      	strb	r3, [r7, #31]
 80042ba:	e03e      	b.n	800433a <UART_SetConfig+0x346>
 80042bc:	efff69f3 	.word	0xefff69f3
 80042c0:	40011000 	.word	0x40011000
 80042c4:	40023800 	.word	0x40023800
 80042c8:	40004400 	.word	0x40004400
 80042cc:	40004800 	.word	0x40004800
 80042d0:	40004c00 	.word	0x40004c00
 80042d4:	40005000 	.word	0x40005000
 80042d8:	40011400 	.word	0x40011400
 80042dc:	40007800 	.word	0x40007800
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a71      	ldr	r2, [pc, #452]	; (80044ac <UART_SetConfig+0x4b8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d125      	bne.n	8004336 <UART_SetConfig+0x342>
 80042ea:	4b71      	ldr	r3, [pc, #452]	; (80044b0 <UART_SetConfig+0x4bc>)
 80042ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042f8:	d017      	beq.n	800432a <UART_SetConfig+0x336>
 80042fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042fe:	d817      	bhi.n	8004330 <UART_SetConfig+0x33c>
 8004300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004304:	d00b      	beq.n	800431e <UART_SetConfig+0x32a>
 8004306:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800430a:	d811      	bhi.n	8004330 <UART_SetConfig+0x33c>
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <UART_SetConfig+0x324>
 8004310:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004314:	d006      	beq.n	8004324 <UART_SetConfig+0x330>
 8004316:	e00b      	b.n	8004330 <UART_SetConfig+0x33c>
 8004318:	2300      	movs	r3, #0
 800431a:	77fb      	strb	r3, [r7, #31]
 800431c:	e00d      	b.n	800433a <UART_SetConfig+0x346>
 800431e:	2302      	movs	r3, #2
 8004320:	77fb      	strb	r3, [r7, #31]
 8004322:	e00a      	b.n	800433a <UART_SetConfig+0x346>
 8004324:	2304      	movs	r3, #4
 8004326:	77fb      	strb	r3, [r7, #31]
 8004328:	e007      	b.n	800433a <UART_SetConfig+0x346>
 800432a:	2308      	movs	r3, #8
 800432c:	77fb      	strb	r3, [r7, #31]
 800432e:	e004      	b.n	800433a <UART_SetConfig+0x346>
 8004330:	2310      	movs	r3, #16
 8004332:	77fb      	strb	r3, [r7, #31]
 8004334:	e001      	b.n	800433a <UART_SetConfig+0x346>
 8004336:	2310      	movs	r3, #16
 8004338:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004342:	d15b      	bne.n	80043fc <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004344:	7ffb      	ldrb	r3, [r7, #31]
 8004346:	2b08      	cmp	r3, #8
 8004348:	d827      	bhi.n	800439a <UART_SetConfig+0x3a6>
 800434a:	a201      	add	r2, pc, #4	; (adr r2, 8004350 <UART_SetConfig+0x35c>)
 800434c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004350:	08004375 	.word	0x08004375
 8004354:	0800437d 	.word	0x0800437d
 8004358:	08004385 	.word	0x08004385
 800435c:	0800439b 	.word	0x0800439b
 8004360:	0800438b 	.word	0x0800438b
 8004364:	0800439b 	.word	0x0800439b
 8004368:	0800439b 	.word	0x0800439b
 800436c:	0800439b 	.word	0x0800439b
 8004370:	08004393 	.word	0x08004393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004374:	f7fe ff66 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8004378:	61b8      	str	r0, [r7, #24]
        break;
 800437a:	e013      	b.n	80043a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800437c:	f7fe ff76 	bl	800326c <HAL_RCC_GetPCLK2Freq>
 8004380:	61b8      	str	r0, [r7, #24]
        break;
 8004382:	e00f      	b.n	80043a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004384:	4b4b      	ldr	r3, [pc, #300]	; (80044b4 <UART_SetConfig+0x4c0>)
 8004386:	61bb      	str	r3, [r7, #24]
        break;
 8004388:	e00c      	b.n	80043a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800438a:	f7fe fe99 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 800438e:	61b8      	str	r0, [r7, #24]
        break;
 8004390:	e008      	b.n	80043a4 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004396:	61bb      	str	r3, [r7, #24]
        break;
 8004398:	e004      	b.n	80043a4 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800439a:	2300      	movs	r3, #0
 800439c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	77bb      	strb	r3, [r7, #30]
        break;
 80043a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043a4:	69bb      	ldr	r3, [r7, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d074      	beq.n	8004494 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	005a      	lsls	r2, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	085b      	lsrs	r3, r3, #1
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80043be:	b29b      	uxth	r3, r3
 80043c0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	2b0f      	cmp	r3, #15
 80043c6:	d916      	bls.n	80043f6 <UART_SetConfig+0x402>
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ce:	d212      	bcs.n	80043f6 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	f023 030f 	bic.w	r3, r3, #15
 80043d8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	085b      	lsrs	r3, r3, #1
 80043de:	b29b      	uxth	r3, r3
 80043e0:	f003 0307 	and.w	r3, r3, #7
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	89fb      	ldrh	r3, [r7, #14]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	89fa      	ldrh	r2, [r7, #14]
 80043f2:	60da      	str	r2, [r3, #12]
 80043f4:	e04e      	b.n	8004494 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	77bb      	strb	r3, [r7, #30]
 80043fa:	e04b      	b.n	8004494 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043fc:	7ffb      	ldrb	r3, [r7, #31]
 80043fe:	2b08      	cmp	r3, #8
 8004400:	d827      	bhi.n	8004452 <UART_SetConfig+0x45e>
 8004402:	a201      	add	r2, pc, #4	; (adr r2, 8004408 <UART_SetConfig+0x414>)
 8004404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004408:	0800442d 	.word	0x0800442d
 800440c:	08004435 	.word	0x08004435
 8004410:	0800443d 	.word	0x0800443d
 8004414:	08004453 	.word	0x08004453
 8004418:	08004443 	.word	0x08004443
 800441c:	08004453 	.word	0x08004453
 8004420:	08004453 	.word	0x08004453
 8004424:	08004453 	.word	0x08004453
 8004428:	0800444b 	.word	0x0800444b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800442c:	f7fe ff0a 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8004430:	61b8      	str	r0, [r7, #24]
        break;
 8004432:	e013      	b.n	800445c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004434:	f7fe ff1a 	bl	800326c <HAL_RCC_GetPCLK2Freq>
 8004438:	61b8      	str	r0, [r7, #24]
        break;
 800443a:	e00f      	b.n	800445c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800443c:	4b1d      	ldr	r3, [pc, #116]	; (80044b4 <UART_SetConfig+0x4c0>)
 800443e:	61bb      	str	r3, [r7, #24]
        break;
 8004440:	e00c      	b.n	800445c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004442:	f7fe fe3d 	bl	80030c0 <HAL_RCC_GetSysClockFreq>
 8004446:	61b8      	str	r0, [r7, #24]
        break;
 8004448:	e008      	b.n	800445c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800444a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800444e:	61bb      	str	r3, [r7, #24]
        break;
 8004450:	e004      	b.n	800445c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8004452:	2300      	movs	r3, #0
 8004454:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	77bb      	strb	r3, [r7, #30]
        break;
 800445a:	bf00      	nop
    }

    if (pclk != 0U)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d018      	beq.n	8004494 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	085a      	lsrs	r2, r3, #1
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	441a      	add	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	fbb2 f3f3 	udiv	r3, r2, r3
 8004474:	b29b      	uxth	r3, r3
 8004476:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b0f      	cmp	r3, #15
 800447c:	d908      	bls.n	8004490 <UART_SetConfig+0x49c>
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004484:	d204      	bcs.n	8004490 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	e001      	b.n	8004494 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80044a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3720      	adds	r7, #32
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40007c00 	.word	0x40007c00
 80044b0:	40023800 	.word	0x40023800
 80044b4:	00f42400 	.word	0x00f42400

080044b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	430a      	orrs	r2, r1
 8004502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	430a      	orrs	r2, r1
 8004524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454c:	f003 0310 	and.w	r3, r3, #16
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01a      	beq.n	80045ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045b6:	d10a      	bne.n	80045ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	605a      	str	r2, [r3, #4]
  }
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af02      	add	r7, sp, #8
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800460c:	f7fd fab6 	bl	8001b7c <HAL_GetTick>
 8004610:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b08      	cmp	r3, #8
 800461e:	d10e      	bne.n	800463e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004620:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f82d 	bl	800468e <UART_WaitOnFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e023      	b.n	8004686 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b04      	cmp	r3, #4
 800464a:	d10e      	bne.n	800466a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800464c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f817 	bl	800468e <UART_WaitOnFlagUntilTimeout>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d001      	beq.n	800466a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e00d      	b.n	8004686 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b084      	sub	sp, #16
 8004692:	af00      	add	r7, sp, #0
 8004694:	60f8      	str	r0, [r7, #12]
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	603b      	str	r3, [r7, #0]
 800469a:	4613      	mov	r3, r2
 800469c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800469e:	e05e      	b.n	800475e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046a6:	d05a      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a8:	f7fd fa68 	bl	8001b7c <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d302      	bcc.n	80046be <UART_WaitOnFlagUntilTimeout+0x30>
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d11b      	bne.n	80046f6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046cc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0201 	bic.w	r2, r2, #1
 80046dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2220      	movs	r2, #32
 80046e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e043      	b.n	800477e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0304 	and.w	r3, r3, #4
 8004700:	2b00      	cmp	r3, #0
 8004702:	d02c      	beq.n	800475e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800470e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004712:	d124      	bne.n	800475e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800471c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800472c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 0201 	bic.w	r2, r2, #1
 800473c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2220      	movs	r2, #32
 8004742:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2220      	movs	r2, #32
 8004748:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2220      	movs	r2, #32
 800474e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e00f      	b.n	800477e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	69da      	ldr	r2, [r3, #28]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4013      	ands	r3, r2
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	429a      	cmp	r2, r3
 800476c:	bf0c      	ite	eq
 800476e:	2301      	moveq	r3, #1
 8004770:	2300      	movne	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	429a      	cmp	r2, r3
 800477a:	d091      	beq.n	80046a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3710      	adds	r7, #16
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	4613      	mov	r3, r2
 8004794:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	88fa      	ldrh	r2, [r7, #6]
 80047a0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2222      	movs	r2, #34	; 0x22
 80047b0:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d02b      	beq.n	8004812 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047be:	4a25      	ldr	r2, [pc, #148]	; (8004854 <UART_Start_Receive_DMA+0xcc>)
 80047c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c6:	4a24      	ldr	r2, [pc, #144]	; (8004858 <UART_Start_Receive_DMA+0xd0>)
 80047c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ce:	4a23      	ldr	r2, [pc, #140]	; (800485c <UART_Start_Receive_DMA+0xd4>)
 80047d0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d6:	2200      	movs	r2, #0
 80047d8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	3324      	adds	r3, #36	; 0x24
 80047e4:	4619      	mov	r1, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ea:	461a      	mov	r2, r3
 80047ec:	88fb      	ldrh	r3, [r7, #6]
 80047ee:	f7fd fb91 	bl	8001f14 <HAL_DMA_Start_IT>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00c      	beq.n	8004812 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2210      	movs	r2, #16
 80047fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2220      	movs	r2, #32
 800480c:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e01c      	b.n	800484c <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004828:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689a      	ldr	r2, [r3, #8]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0201 	orr.w	r2, r2, #1
 8004838:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004848:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800484a:	2300      	movs	r3, #0
}
 800484c:	4618      	mov	r0, r3
 800484e:	3710      	adds	r7, #16
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	080048e9 	.word	0x080048e9
 8004858:	0800497d 	.word	0x0800497d
 800485c:	080049b5 	.word	0x080049b5

08004860 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004876:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2220      	movs	r2, #32
 800487c:	679a      	str	r2, [r3, #120]	; 0x78
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80048a0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 0201 	bic.w	r2, r2, #1
 80048b0:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d107      	bne.n	80048ca <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0210 	bic.w	r2, r2, #16
 80048c8:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	665a      	str	r2, [r3, #100]	; 0x64
}
 80048dc:	bf00      	nop
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	69db      	ldr	r3, [r3, #28]
 80048fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048fe:	d02a      	beq.n	8004956 <UART_DMAReceiveCplt+0x6e>
  {
    huart->RxXferCount = 0U;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004916:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f022 0201 	bic.w	r2, r2, #1
 8004926:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689a      	ldr	r2, [r3, #8]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004936:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2220      	movs	r2, #32
 800493c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004942:	2b01      	cmp	r3, #1
 8004944:	d107      	bne.n	8004956 <UART_DMAReceiveCplt+0x6e>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0210 	bic.w	r2, r2, #16
 8004954:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495a:	2b01      	cmp	r3, #1
 800495c:	d107      	bne.n	800496e <UART_DMAReceiveCplt+0x86>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004964:	4619      	mov	r1, r3
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f7ff fb2e 	bl	8003fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800496c:	e002      	b.n	8004974 <UART_DMAReceiveCplt+0x8c>
    HAL_UART_RxCpltCallback(huart);
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f7fb fe38 	bl	80005e4 <HAL_UART_RxCpltCallback>
}
 8004974:	bf00      	nop
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498e:	2b01      	cmp	r3, #1
 8004990:	d109      	bne.n	80049a6 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004998:	085b      	lsrs	r3, r3, #1
 800499a:	b29b      	uxth	r3, r3
 800499c:	4619      	mov	r1, r3
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f7ff fb12 	bl	8003fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049a4:	e002      	b.n	80049ac <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f7ff fafa 	bl	8003fa0 <HAL_UART_RxHalfCpltCallback>
}
 80049ac:	bf00      	nop
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049d8:	2b80      	cmp	r3, #128	; 0x80
 80049da:	d109      	bne.n	80049f0 <UART_DMAError+0x3c>
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	2b21      	cmp	r3, #33	; 0x21
 80049e0:	d106      	bne.n	80049f0 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80049ea:	6978      	ldr	r0, [r7, #20]
 80049ec:	f7ff ff38 	bl	8004860 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049fa:	2b40      	cmp	r3, #64	; 0x40
 80049fc:	d109      	bne.n	8004a12 <UART_DMAError+0x5e>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2b22      	cmp	r3, #34	; 0x22
 8004a02:	d106      	bne.n	8004a12 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004a0c:	6978      	ldr	r0, [r7, #20]
 8004a0e:	f7ff ff3c 	bl	800488a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a18:	f043 0210 	orr.w	r2, r3, #16
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a22:	6978      	ldr	r0, [r7, #20]
 8004a24:	f7ff fac6 	bl	8003fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a28:	bf00      	nop
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b084      	sub	sp, #16
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f7ff fab0 	bl	8003fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a54:	bf00      	nop
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a72:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2220      	movs	r2, #32
 8004a78:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f7ff fa83 	bl	8003f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a86:	bf00      	nop
 8004a88:	3708      	adds	r7, #8
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <_Znwj>:
 8004a8e:	2801      	cmp	r0, #1
 8004a90:	bf38      	it	cc
 8004a92:	2001      	movcc	r0, #1
 8004a94:	b510      	push	{r4, lr}
 8004a96:	4604      	mov	r4, r0
 8004a98:	4620      	mov	r0, r4
 8004a9a:	f000 f859 	bl	8004b50 <malloc>
 8004a9e:	b930      	cbnz	r0, 8004aae <_Znwj+0x20>
 8004aa0:	f000 f81c 	bl	8004adc <_ZSt15get_new_handlerv>
 8004aa4:	b908      	cbnz	r0, 8004aaa <_Znwj+0x1c>
 8004aa6:	f000 f821 	bl	8004aec <abort>
 8004aaa:	4780      	blx	r0
 8004aac:	e7f4      	b.n	8004a98 <_Znwj+0xa>
 8004aae:	bd10      	pop	{r4, pc}

08004ab0 <__cxa_pure_virtual>:
 8004ab0:	b508      	push	{r3, lr}
 8004ab2:	f000 f80d 	bl	8004ad0 <_ZSt9terminatev>

08004ab6 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004ab6:	b508      	push	{r3, lr}
 8004ab8:	4780      	blx	r0
 8004aba:	f000 f817 	bl	8004aec <abort>
	...

08004ac0 <_ZSt13get_terminatev>:
 8004ac0:	4b02      	ldr	r3, [pc, #8]	; (8004acc <_ZSt13get_terminatev+0xc>)
 8004ac2:	6818      	ldr	r0, [r3, #0]
 8004ac4:	f3bf 8f5b 	dmb	ish
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	20000010 	.word	0x20000010

08004ad0 <_ZSt9terminatev>:
 8004ad0:	b508      	push	{r3, lr}
 8004ad2:	f7ff fff5 	bl	8004ac0 <_ZSt13get_terminatev>
 8004ad6:	f7ff ffee 	bl	8004ab6 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08004adc <_ZSt15get_new_handlerv>:
 8004adc:	4b02      	ldr	r3, [pc, #8]	; (8004ae8 <_ZSt15get_new_handlerv+0xc>)
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	f3bf 8f5b 	dmb	ish
 8004ae4:	4770      	bx	lr
 8004ae6:	bf00      	nop
 8004ae8:	20000224 	.word	0x20000224

08004aec <abort>:
 8004aec:	b508      	push	{r3, lr}
 8004aee:	2006      	movs	r0, #6
 8004af0:	f000 f8de 	bl	8004cb0 <raise>
 8004af4:	2001      	movs	r0, #1
 8004af6:	f7fc ff75 	bl	80019e4 <_exit>
	...

08004afc <__errno>:
 8004afc:	4b01      	ldr	r3, [pc, #4]	; (8004b04 <__errno+0x8>)
 8004afe:	6818      	ldr	r0, [r3, #0]
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	20000014 	.word	0x20000014

08004b08 <__libc_init_array>:
 8004b08:	b570      	push	{r4, r5, r6, lr}
 8004b0a:	4d0d      	ldr	r5, [pc, #52]	; (8004b40 <__libc_init_array+0x38>)
 8004b0c:	4c0d      	ldr	r4, [pc, #52]	; (8004b44 <__libc_init_array+0x3c>)
 8004b0e:	1b64      	subs	r4, r4, r5
 8004b10:	10a4      	asrs	r4, r4, #2
 8004b12:	2600      	movs	r6, #0
 8004b14:	42a6      	cmp	r6, r4
 8004b16:	d109      	bne.n	8004b2c <__libc_init_array+0x24>
 8004b18:	4d0b      	ldr	r5, [pc, #44]	; (8004b48 <__libc_init_array+0x40>)
 8004b1a:	4c0c      	ldr	r4, [pc, #48]	; (8004b4c <__libc_init_array+0x44>)
 8004b1c:	f000 f904 	bl	8004d28 <_init>
 8004b20:	1b64      	subs	r4, r4, r5
 8004b22:	10a4      	asrs	r4, r4, #2
 8004b24:	2600      	movs	r6, #0
 8004b26:	42a6      	cmp	r6, r4
 8004b28:	d105      	bne.n	8004b36 <__libc_init_array+0x2e>
 8004b2a:	bd70      	pop	{r4, r5, r6, pc}
 8004b2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b30:	4798      	blx	r3
 8004b32:	3601      	adds	r6, #1
 8004b34:	e7ee      	b.n	8004b14 <__libc_init_array+0xc>
 8004b36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b3a:	4798      	blx	r3
 8004b3c:	3601      	adds	r6, #1
 8004b3e:	e7f2      	b.n	8004b26 <__libc_init_array+0x1e>
 8004b40:	08004d90 	.word	0x08004d90
 8004b44:	08004d90 	.word	0x08004d90
 8004b48:	08004d90 	.word	0x08004d90
 8004b4c:	08004d94 	.word	0x08004d94

08004b50 <malloc>:
 8004b50:	4b02      	ldr	r3, [pc, #8]	; (8004b5c <malloc+0xc>)
 8004b52:	4601      	mov	r1, r0
 8004b54:	6818      	ldr	r0, [r3, #0]
 8004b56:	f000 b819 	b.w	8004b8c <_malloc_r>
 8004b5a:	bf00      	nop
 8004b5c:	20000014 	.word	0x20000014

08004b60 <memcpy>:
 8004b60:	440a      	add	r2, r1
 8004b62:	4291      	cmp	r1, r2
 8004b64:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004b68:	d100      	bne.n	8004b6c <memcpy+0xc>
 8004b6a:	4770      	bx	lr
 8004b6c:	b510      	push	{r4, lr}
 8004b6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b76:	4291      	cmp	r1, r2
 8004b78:	d1f9      	bne.n	8004b6e <memcpy+0xe>
 8004b7a:	bd10      	pop	{r4, pc}

08004b7c <memset>:
 8004b7c:	4402      	add	r2, r0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d100      	bne.n	8004b86 <memset+0xa>
 8004b84:	4770      	bx	lr
 8004b86:	f803 1b01 	strb.w	r1, [r3], #1
 8004b8a:	e7f9      	b.n	8004b80 <memset+0x4>

08004b8c <_malloc_r>:
 8004b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8e:	1ccd      	adds	r5, r1, #3
 8004b90:	f025 0503 	bic.w	r5, r5, #3
 8004b94:	3508      	adds	r5, #8
 8004b96:	2d0c      	cmp	r5, #12
 8004b98:	bf38      	it	cc
 8004b9a:	250c      	movcc	r5, #12
 8004b9c:	2d00      	cmp	r5, #0
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	db01      	blt.n	8004ba6 <_malloc_r+0x1a>
 8004ba2:	42a9      	cmp	r1, r5
 8004ba4:	d903      	bls.n	8004bae <_malloc_r+0x22>
 8004ba6:	230c      	movs	r3, #12
 8004ba8:	6033      	str	r3, [r6, #0]
 8004baa:	2000      	movs	r0, #0
 8004bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bae:	f000 f8ad 	bl	8004d0c <__malloc_lock>
 8004bb2:	4921      	ldr	r1, [pc, #132]	; (8004c38 <_malloc_r+0xac>)
 8004bb4:	680a      	ldr	r2, [r1, #0]
 8004bb6:	4614      	mov	r4, r2
 8004bb8:	b99c      	cbnz	r4, 8004be2 <_malloc_r+0x56>
 8004bba:	4f20      	ldr	r7, [pc, #128]	; (8004c3c <_malloc_r+0xb0>)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	b923      	cbnz	r3, 8004bca <_malloc_r+0x3e>
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	4630      	mov	r0, r6
 8004bc4:	f000 f83c 	bl	8004c40 <_sbrk_r>
 8004bc8:	6038      	str	r0, [r7, #0]
 8004bca:	4629      	mov	r1, r5
 8004bcc:	4630      	mov	r0, r6
 8004bce:	f000 f837 	bl	8004c40 <_sbrk_r>
 8004bd2:	1c43      	adds	r3, r0, #1
 8004bd4:	d123      	bne.n	8004c1e <_malloc_r+0x92>
 8004bd6:	230c      	movs	r3, #12
 8004bd8:	6033      	str	r3, [r6, #0]
 8004bda:	4630      	mov	r0, r6
 8004bdc:	f000 f89c 	bl	8004d18 <__malloc_unlock>
 8004be0:	e7e3      	b.n	8004baa <_malloc_r+0x1e>
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	1b5b      	subs	r3, r3, r5
 8004be6:	d417      	bmi.n	8004c18 <_malloc_r+0x8c>
 8004be8:	2b0b      	cmp	r3, #11
 8004bea:	d903      	bls.n	8004bf4 <_malloc_r+0x68>
 8004bec:	6023      	str	r3, [r4, #0]
 8004bee:	441c      	add	r4, r3
 8004bf0:	6025      	str	r5, [r4, #0]
 8004bf2:	e004      	b.n	8004bfe <_malloc_r+0x72>
 8004bf4:	6863      	ldr	r3, [r4, #4]
 8004bf6:	42a2      	cmp	r2, r4
 8004bf8:	bf0c      	ite	eq
 8004bfa:	600b      	streq	r3, [r1, #0]
 8004bfc:	6053      	strne	r3, [r2, #4]
 8004bfe:	4630      	mov	r0, r6
 8004c00:	f000 f88a 	bl	8004d18 <__malloc_unlock>
 8004c04:	f104 000b 	add.w	r0, r4, #11
 8004c08:	1d23      	adds	r3, r4, #4
 8004c0a:	f020 0007 	bic.w	r0, r0, #7
 8004c0e:	1ac2      	subs	r2, r0, r3
 8004c10:	d0cc      	beq.n	8004bac <_malloc_r+0x20>
 8004c12:	1a1b      	subs	r3, r3, r0
 8004c14:	50a3      	str	r3, [r4, r2]
 8004c16:	e7c9      	b.n	8004bac <_malloc_r+0x20>
 8004c18:	4622      	mov	r2, r4
 8004c1a:	6864      	ldr	r4, [r4, #4]
 8004c1c:	e7cc      	b.n	8004bb8 <_malloc_r+0x2c>
 8004c1e:	1cc4      	adds	r4, r0, #3
 8004c20:	f024 0403 	bic.w	r4, r4, #3
 8004c24:	42a0      	cmp	r0, r4
 8004c26:	d0e3      	beq.n	8004bf0 <_malloc_r+0x64>
 8004c28:	1a21      	subs	r1, r4, r0
 8004c2a:	4630      	mov	r0, r6
 8004c2c:	f000 f808 	bl	8004c40 <_sbrk_r>
 8004c30:	3001      	adds	r0, #1
 8004c32:	d1dd      	bne.n	8004bf0 <_malloc_r+0x64>
 8004c34:	e7cf      	b.n	8004bd6 <_malloc_r+0x4a>
 8004c36:	bf00      	nop
 8004c38:	20000228 	.word	0x20000228
 8004c3c:	2000022c 	.word	0x2000022c

08004c40 <_sbrk_r>:
 8004c40:	b538      	push	{r3, r4, r5, lr}
 8004c42:	4d06      	ldr	r5, [pc, #24]	; (8004c5c <_sbrk_r+0x1c>)
 8004c44:	2300      	movs	r3, #0
 8004c46:	4604      	mov	r4, r0
 8004c48:	4608      	mov	r0, r1
 8004c4a:	602b      	str	r3, [r5, #0]
 8004c4c:	f7fc fed4 	bl	80019f8 <_sbrk>
 8004c50:	1c43      	adds	r3, r0, #1
 8004c52:	d102      	bne.n	8004c5a <_sbrk_r+0x1a>
 8004c54:	682b      	ldr	r3, [r5, #0]
 8004c56:	b103      	cbz	r3, 8004c5a <_sbrk_r+0x1a>
 8004c58:	6023      	str	r3, [r4, #0]
 8004c5a:	bd38      	pop	{r3, r4, r5, pc}
 8004c5c:	20000234 	.word	0x20000234

08004c60 <_raise_r>:
 8004c60:	291f      	cmp	r1, #31
 8004c62:	b538      	push	{r3, r4, r5, lr}
 8004c64:	4604      	mov	r4, r0
 8004c66:	460d      	mov	r5, r1
 8004c68:	d904      	bls.n	8004c74 <_raise_r+0x14>
 8004c6a:	2316      	movs	r3, #22
 8004c6c:	6003      	str	r3, [r0, #0]
 8004c6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c72:	bd38      	pop	{r3, r4, r5, pc}
 8004c74:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004c76:	b112      	cbz	r2, 8004c7e <_raise_r+0x1e>
 8004c78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c7c:	b94b      	cbnz	r3, 8004c92 <_raise_r+0x32>
 8004c7e:	4620      	mov	r0, r4
 8004c80:	f000 f830 	bl	8004ce4 <_getpid_r>
 8004c84:	462a      	mov	r2, r5
 8004c86:	4601      	mov	r1, r0
 8004c88:	4620      	mov	r0, r4
 8004c8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c8e:	f000 b817 	b.w	8004cc0 <_kill_r>
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d00a      	beq.n	8004cac <_raise_r+0x4c>
 8004c96:	1c59      	adds	r1, r3, #1
 8004c98:	d103      	bne.n	8004ca2 <_raise_r+0x42>
 8004c9a:	2316      	movs	r3, #22
 8004c9c:	6003      	str	r3, [r0, #0]
 8004c9e:	2001      	movs	r0, #1
 8004ca0:	e7e7      	b.n	8004c72 <_raise_r+0x12>
 8004ca2:	2400      	movs	r4, #0
 8004ca4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004ca8:	4628      	mov	r0, r5
 8004caa:	4798      	blx	r3
 8004cac:	2000      	movs	r0, #0
 8004cae:	e7e0      	b.n	8004c72 <_raise_r+0x12>

08004cb0 <raise>:
 8004cb0:	4b02      	ldr	r3, [pc, #8]	; (8004cbc <raise+0xc>)
 8004cb2:	4601      	mov	r1, r0
 8004cb4:	6818      	ldr	r0, [r3, #0]
 8004cb6:	f7ff bfd3 	b.w	8004c60 <_raise_r>
 8004cba:	bf00      	nop
 8004cbc:	20000014 	.word	0x20000014

08004cc0 <_kill_r>:
 8004cc0:	b538      	push	{r3, r4, r5, lr}
 8004cc2:	4d07      	ldr	r5, [pc, #28]	; (8004ce0 <_kill_r+0x20>)
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	4608      	mov	r0, r1
 8004cca:	4611      	mov	r1, r2
 8004ccc:	602b      	str	r3, [r5, #0]
 8004cce:	f7fc fe79 	bl	80019c4 <_kill>
 8004cd2:	1c43      	adds	r3, r0, #1
 8004cd4:	d102      	bne.n	8004cdc <_kill_r+0x1c>
 8004cd6:	682b      	ldr	r3, [r5, #0]
 8004cd8:	b103      	cbz	r3, 8004cdc <_kill_r+0x1c>
 8004cda:	6023      	str	r3, [r4, #0]
 8004cdc:	bd38      	pop	{r3, r4, r5, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000234 	.word	0x20000234

08004ce4 <_getpid_r>:
 8004ce4:	f7fc be66 	b.w	80019b4 <_getpid>

08004ce8 <strncmp>:
 8004ce8:	b510      	push	{r4, lr}
 8004cea:	b16a      	cbz	r2, 8004d08 <strncmp+0x20>
 8004cec:	3901      	subs	r1, #1
 8004cee:	1884      	adds	r4, r0, r2
 8004cf0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004cf4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <strncmp+0x1c>
 8004cfc:	42a0      	cmp	r0, r4
 8004cfe:	d001      	beq.n	8004d04 <strncmp+0x1c>
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1f5      	bne.n	8004cf0 <strncmp+0x8>
 8004d04:	1a98      	subs	r0, r3, r2
 8004d06:	bd10      	pop	{r4, pc}
 8004d08:	4610      	mov	r0, r2
 8004d0a:	e7fc      	b.n	8004d06 <strncmp+0x1e>

08004d0c <__malloc_lock>:
 8004d0c:	4801      	ldr	r0, [pc, #4]	; (8004d14 <__malloc_lock+0x8>)
 8004d0e:	f000 b809 	b.w	8004d24 <__retarget_lock_acquire_recursive>
 8004d12:	bf00      	nop
 8004d14:	2000023c 	.word	0x2000023c

08004d18 <__malloc_unlock>:
 8004d18:	4801      	ldr	r0, [pc, #4]	; (8004d20 <__malloc_unlock+0x8>)
 8004d1a:	f000 b804 	b.w	8004d26 <__retarget_lock_release_recursive>
 8004d1e:	bf00      	nop
 8004d20:	2000023c 	.word	0x2000023c

08004d24 <__retarget_lock_acquire_recursive>:
 8004d24:	4770      	bx	lr

08004d26 <__retarget_lock_release_recursive>:
 8004d26:	4770      	bx	lr

08004d28 <_init>:
 8004d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2a:	bf00      	nop
 8004d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d2e:	bc08      	pop	{r3}
 8004d30:	469e      	mov	lr, r3
 8004d32:	4770      	bx	lr

08004d34 <_fini>:
 8004d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d36:	bf00      	nop
 8004d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d3a:	bc08      	pop	{r3}
 8004d3c:	469e      	mov	lr, r3
 8004d3e:	4770      	bx	lr
