{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493897563639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493897563639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 19:32:43 2017 " "Processing started: Thu May 04 19:32:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493897563639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493897563639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493897563639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493897563842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga code/main.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga code/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "FPGA CODE/main.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493897563881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493897563881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga code/spi_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga code/spi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_module " "Found entity 1: spi_module" {  } { { "FPGA CODE/spi_module.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/spi_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493897563882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493897563882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga code/detect.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga code/detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "FPGA CODE/detect.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493897563883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493897563883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga code/spi_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga code/spi_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_rx " "Found entity 1: spi_rx" {  } { { "FPGA CODE/spi_rx.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/spi_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493897563884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493897563884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493897563886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493897563886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493897563914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect detect:u_detect " "Elaborating entity \"detect\" for hierarchy \"detect:u_detect\"" {  } { { "FPGA CODE/top.v" "u_detect" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493897563916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_module spi_module:u1_spi_module " "Elaborating entity \"spi_module\" for hierarchy \"spi_module:u1_spi_module\"" {  } { { "FPGA CODE/top.v" "u1_spi_module" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493897563918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_rx spi_rx:u_spi_rx " "Elaborating entity \"spi_rx\" for hierarchy \"spi_rx:u_spi_rx\"" {  } { { "FPGA CODE/top.v" "u_spi_rx" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493897563922 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_rx.v(28) " "Verilog HDL Case Statement information at spi_rx.v(28): all case item expressions in this case statement are onehot" {  } { { "FPGA CODE/spi_rx.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/spi_rx.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493897563923 "|main|spi_rx:comb_3"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA CODE/detect.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/detect.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493897564444 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493897564444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "f_nce VCC " "Pin \"f_nce\" is stuck at VCC" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493897564466 "|top|f_nce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_cs VCC " "Pin \"sram_cs\" is stuck at VCC" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493897564466 "|top|sram_cs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493897564466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1493897564638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493897564819 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1493897564922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave2_spi_miso " "No output dependent on input pin \"slave2_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave2_spi_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave3_spi_miso " "No output dependent on input pin \"slave3_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave3_spi_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave4_spi_miso " "No output dependent on input pin \"slave4_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave4_spi_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave5_spi_miso " "No output dependent on input pin \"slave5_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave5_spi_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave6_spi_miso " "No output dependent on input pin \"slave6_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave6_spi_miso"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave7_spi_miso " "No output dependent on input pin \"slave7_spi_miso\"" {  } { { "FPGA CODE/top.v" "" { Text "F:/fpga code/spi_interface/FPGA CODE/top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493897564952 "|top|slave7_spi_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1493897564952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493897564953 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493897564953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493897564953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493897564953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493897564966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 19:32:44 2017 " "Processing ended: Thu May 04 19:32:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493897564966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493897564966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493897564966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493897564966 ""}
