library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity speed_controller is
  port
  (
    speed_out : out std_logic_vector(1 downto 0)
  );
end entity speed_controller;

architecture rtl of speed_controller is
begin
  speed_out <= "10";
end architecture;