Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Jul 01 01:11:57 2015
| Host         : Vangelis-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    62 |
| Minimum Number of register sites lost to control set restrictions |   176 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             222 |          102 |
| No           | No                    | Yes                    |             175 |           39 |
| No           | Yes                   | No                     |             219 |           89 |
| Yes          | No                    | No                     |              50 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             270 |          132 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                             Enable Signal                                             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  Picture/Inst_BlockRamScore/Register5/O2      |                                                                                                       |                                           |                1 |              1 |
|  CLK_I_BUFG                                   | Menus/n_0_P2_sel_sig[3]_i_2                                                                           | Menus/n_0_P2_sel_sig[3]_i_1               |                1 |              4 |
|  CLK_I_BUFG                                   | down_norm/tester/O6                                                                                   | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              4 |
|  CLK_I_BUFG                                   | Control_p/Initialize_mode/n_0_sum_temp[3]_i_1                                                         | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              4 |
|  Picture/Inst_BlockRamTextures/Register5/E[0] |                                                                                                       |                                           |                1 |              4 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_Data_out_temp[3]_i_1                                                          | Control_p/Play_mode/Stack_p/SR[0]         |                3 |              4 |
|  CLK_I_BUFG                                   | Menus/n_0_P1_sel_sig[3]_i_2                                                                           | Menus/n_0_P1_sel_sig[3]_i_1               |                1 |              4 |
|  CLK_I_BUFG                                   | left_norm/tester/O1                                                                                   | Control_p/Play_mode/Stack_p/SR[0]         |                3 |              4 |
|  CLK_I_BUFG                                   |                                                                                                       | Seven_segment/DigitFSM_Port/state[1]      |                3 |              4 |
|  CLK_I_BUFG                                   | Control_p/OpenRest_mode/n_0_Data_out_temp[3]_i_1__0                                                   |                                           |                2 |              4 |
|  CLK_I_BUFG                                   | Control_p/Initialize_mode/n_0_y_temp[4]_i_1                                                           | Control_p/Play_mode/Stack_p/SR[0]         |                5 |              5 |
|  CLK_I_BUFG                                   | Control_p/OpenRest_mode/n_0_x_temp[4]_i_1__1                                                          | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              5 |
|  CLK_I_BUFG                                   | Control_p/OpenRest_mode/n_0_y_temp[4]_i_1__1                                                          | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            | Picture/pix_X0                                                                                        | Picture/clear                             |                2 |              5 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/Stack_p/E[0]                                                                      | Control_p/Play_mode/Stack_p/SR[0]         |                4 |              5 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/Stack_p/O1[0]                                                                     | Control_p/Play_mode/Stack_p/SR[0]         |                4 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_score_Y[0]_i_1                |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_pix_Y[0]_i_1                  |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_pointer_X[4]_i_1              |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_pointer_Y[0]_i_1              |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_winner_X[4]_i_1               |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            | Picture/grid_Y0                                                                                       | Picture/n_0_grid_Y[0]_i_1                 |                2 |              5 |
|  CLK_I_BUFG                                   | Control_p/Random_mode/n_0_FSM_onehot_state[5]_i_1                                                     | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            | Picture/n_0_grid_Y[0]_i_1                                                                             | Picture/n_0_pix_X[0]_i_1                  |                2 |              5 |
|  CLK_I_BUFG                                   | Control_p/Reset_mode/Request_Set2_in                                                                  | RESET_I_IBUF                              |                1 |              5 |
|  CLK_I_BUFG                                   | Control_p/Reset_mode/n_0_x_temp[4]_i_1__2                                                             | RESET_I_IBUF                              |                1 |              5 |
|  Picture/clocking_8346/U0/clk_out1            | Picture/n_0_score_X[0]_i_2                                                                            | Picture/n_0_score_X[0]_i_1                |                2 |              5 |
|  CLK_I_BUFG                                   | Control_p/Initialize_mode/n_0_x_temp[4]_i_1                                                           | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              5 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_face_X[5]_i_1                 |                2 |              6 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_face_Y[0]_i_1                 |                2 |              6 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_Score_temp1[5]_i_1                                                            | Control_p/Play_mode/Stack_p/SR[0]         |                4 |              6 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_Score_temp2[5]_i_1                                                            | Control_p/Play_mode/Stack_p/SR[0]         |                2 |              6 |
|  Control_p/Play_mode/O23[0]                   |                                                                                                       |                                           |                3 |              7 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_DATA[10]_i_1                  |                6 |              7 |
|  CLK_I_BUFG                                   | Control_p/Initialize_mode/n_0_FSM_sequential_state[6]_i_1                                             | Control_p/Play_mode/Stack_p/SR[0]         |                7 |              7 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_FSM_sequential_state[6]_i_1__0                                                | Control_p/Play_mode/Stack_p/SR[0]         |                6 |              7 |
|  Control_p/Play_mode/E[0]                     |                                                                                                       |                                           |                3 |              7 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_winner_Y[0]_i_1               |                2 |              7 |
|  CLK_I_BUFG                                   |                                                                                                       | Control_p/Random_mode/t_Random/LSFR/SR[0] |                3 |             10 |
|  CLK_I_BUFG                                   | Control_p/Random_mode/t_Random/E[0]                                                                   |                                           |                2 |             10 |
|  CLK_I_BUFG                                   | Control_p/Random_mode/y_reg_en                                                                        | Control_p/Play_mode/Stack_p/SR[0]         |                3 |             10 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_Last_hit_P1[9]_i_1                                                            | Control_p/Play_mode/Stack_p/SR[0]         |                5 |             10 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/n_0_Last_hit_P2[9]_i_1                                                            | Control_p/Play_mode/Stack_p/SR[0]         |                5 |             10 |
|  CLK_I_BUFG                                   |                                                                                                       | Seven_segment/SelectFSM_Port1/O1          |                5 |             11 |
|  Picture/Inst_BlockRamFaces/Regist6/E[0]      |                                                                                                       |                                           |                4 |             12 |
|  CLK_I_BUFG                                   |                                                                                                       | Seven_segment/SelectFSM_Port2/O1          |                4 |             13 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/Stack_p/n_0_stack_mem_reg_0_63_0_2_i_1                                            |                                           |                4 |             16 |
|  CLK_I_BUFG                                   | BlockRam_Grid_p/CORE/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/n_0_ram_reg_128_255_0_0_i_1 |                                           |                5 |             20 |
|  CLK_I_BUFG                                   | BlockRam_Grid_p/CORE/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/n_0_ram_reg_256_383_0_0_i_1 |                                           |                5 |             20 |
|  CLK_I_BUFG                                   | BlockRam_Grid_p/CORE/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/n_0_ram_reg_384_511_0_0_i_1 |                                           |                5 |             20 |
|  CLK_I_BUFG                                   | BlockRam_Grid_p/CORE/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/n_0_ram_reg_0_127_0_0_i_1   |                                           |                5 |             20 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_column[30]_i_1                |                8 |             30 |
|  CLK_I_BUFG                                   | Menus/n_0_cursor_pos[30]_i_1                                                                          | Control_p/Play_mode/Stack_p/SR[0]         |               27 |             31 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       | Picture/n_0_blink_counter[30]_i_1         |                9 |             31 |
|  CLK_I_BUFG                                   |                                                                                                       | Seven_segment/n_0_counter[0]_i_1          |                8 |             31 |
|  Picture/clocking_8346/U0/clk_out1            | Picture/n_0_row[0]_i_2                                                                                | Picture/row0                              |                8 |             31 |
|  CLK_I_BUFG                                   | BlockRam_Grid_p/O1                                                                                    | Control_p/Play_mode/Stack_p/SR[0]         |                8 |             31 |
|  CLK_I_BUFG                                   | Control_p/Play_mode/Stack_p/n_0_stack_ptr[31]_i_1                                                     | Control_p/Play_mode/Stack_p/SR[0]         |               14 |             32 |
|  CLK_I_BUFG                                   | Seven_segment/n_0_Reset_display_sig1[31]_i_1                                                          |                                           |                8 |             36 |
|  CLK_I_BUFG                                   |                                                                                                       |                                           |               36 |             94 |
|  Picture/clocking_8346/U0/clk_out1            |                                                                                                       |                                           |               54 |             97 |
|  CLK_I_BUFG                                   |                                                                                                       | Control_p/Play_mode/Stack_p/SR[0]         |               66 |            213 |
+-----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+


