

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Tue Feb  8 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 33 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 33 
28 --> 29 
29 --> 30 31 
30 --> 31 
31 --> 32 33 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 34 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%num_res_assign_load6_loc = alloca i64 1"   --->   Operation 35 'alloca' 'num_res_assign_load6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_num_load12_loc = alloca i64 1"   --->   Operation 36 'alloca' 'c_num_load12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c_num_load_118_loc = alloca i64 1"   --->   Operation 37 'alloca' 'c_num_load_118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%num_res_assign_load9_loc = alloca i64 1"   --->   Operation 38 'alloca' 'num_res_assign_load9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c_num_load15_loc = alloca i64 1"   --->   Operation 39 'alloca' 'c_num_load15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_num_load_121_loc = alloca i64 1"   --->   Operation 40 'alloca' 'c_num_load_121_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 41 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%den_norm_169_loc = alloca i64 1"   --->   Operation 42 'alloca' 'den_norm_169_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%den_norm_270_loc = alloca i64 1"   --->   Operation 43 'alloca' 'den_norm_270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%den_norm_1_018_loc = alloca i64 1"   --->   Operation 44 'alloca' 'den_norm_1_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc = alloca i64 1"   --->   Operation 45 'alloca' 'den_norm_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i128 %p_read_1" [../src/ban.cpp:61]   --->   Operation 46 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 47 'partselect' 'trunc_ln61_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %trunc_ln61_s" [../src/ban.cpp:61]   --->   Operation 48 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_1, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_1, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 50 'partselect' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln61_5 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln61_6 = icmp_eq  i23 %trunc_ln61_2, i23 0" [../src/ban.cpp:61]   --->   Operation 52 'icmp' 'icmp_ln61_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 53 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25"   --->   Operation 54 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %trunc_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 55 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%or_ln61 = or i1 %icmp_ln61_6, i1 %icmp_ln61_5" [../src/ban.cpp:61]   --->   Operation 56 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %bitcast_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 57 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_16" [../src/ban.cpp:61]   --->   Operation 58 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_3 = and i1 %and_ln61, i1 %icmp_ln61" [../src/ban.cpp:61]   --->   Operation 59 'and' 'and_ln61_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.52ns)   --->   "%br_ln61 = br i1 %and_ln61_3, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 60 'br' 'br_ln61' <Predicate = true> <Delay = 0.52>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:212]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = (!and_ln61_3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln" [../src/ban.cpp:212]   --->   Operation 62 'bitcast' 'normalizer' <Predicate = (!and_ln61_3)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.51ns)   --->   "%call_ln212 = call void @operator/.1_Pipeline_VITIS_LOOP_215_1, i128 %p_read, i32 %normalizer, i32 %den_norm_2_019_loc, i32 %den_norm_1_018_loc, i32 %den_norm_270_loc, i32 %den_norm_169_loc" [../src/ban.cpp:212]   --->   Operation 63 'call' 'call_ln212' <Predicate = (!and_ln61_3)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln272 = trunc i128 %p_read" [../src/ban.cpp:272]   --->   Operation 64 'trunc' 'trunc_ln272' <Predicate = (!and_ln61_3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.01ns)   --->   "%c_p_1 = sub i32 %trunc_ln61, i32 %trunc_ln272" [../src/ban.cpp:272]   --->   Operation 65 'sub' 'c_p_1' <Predicate = (!and_ln61_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln212 = call void @operator/.1_Pipeline_VITIS_LOOP_215_1, i128 %p_read, i32 %normalizer, i32 %den_norm_2_019_loc, i32 %den_norm_1_018_loc, i32 %den_norm_270_loc, i32 %den_norm_169_loc" [../src/ban.cpp:212]   --->   Operation 66 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.47>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 64, i32 95" [../src/ban.cpp:270]   --->   Operation 67 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 96, i32 127" [../src/ban.cpp:270]   --->   Operation 68 'partselect' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc_load = load i32 %den_norm_2_019_loc"   --->   Operation 69 'load' 'den_norm_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%den_norm_1_018_loc_load = load i32 %den_norm_1_018_loc"   --->   Operation 70 'load' 'den_norm_1_018_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.47ns)   --->   "%call_ret1 = call i96 @_mul.1, i32 %den_norm_1_018_loc_load, i32 %den_norm_2_019_loc_load, i128 %p_read_1" [../src/ban.cpp:218]   --->   Operation 71 'call' 'call_ret1' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln270 = bitcast i32 %trunc_ln9" [../src/ban.cpp:270]   --->   Operation 72 'bitcast' 'bitcast_ln270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln270_1 = bitcast i32 %trunc_ln270_1" [../src/ban.cpp:270]   --->   Operation 73 'bitcast' 'bitcast_ln270_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/2] (0.00ns)   --->   "%call_ret1 = call i96 @_mul.1, i32 %den_norm_1_018_loc_load, i32 %den_norm_2_019_loc_load, i128 %p_read_1" [../src/ban.cpp:218]   --->   Operation 74 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%eps_0 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 75 'extractvalue' 'eps_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%eps_1 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 76 'extractvalue' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%eps_2 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 77 'extractvalue' 'eps_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %bitcast_ln61, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 78 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [4/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %bitcast_ln270, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 79 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [4/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %bitcast_ln270_1, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 80 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 81 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %bitcast_ln61, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 81 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [3/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %bitcast_ln270, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 82 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [3/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %bitcast_ln270_1, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 83 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 84 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %bitcast_ln61, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 84 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [2/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %bitcast_ln270, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 85 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [2/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %bitcast_ln270_1, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 86 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%den_norm_270_loc_load = load i32 %den_norm_270_loc"   --->   Operation 87 'load' 'den_norm_270_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%den_norm_169_loc_load = load i32 %den_norm_169_loc"   --->   Operation 88 'load' 'den_norm_169_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %bitcast_ln61, i32 %eps_0" [../src/ban.cpp:222]   --->   Operation 89 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %bitcast_ln270, i32 %eps_1" [../src/ban.cpp:222]   --->   Operation 90 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %bitcast_ln270_1, i32 %eps_2" [../src/ban.cpp:222]   --->   Operation 91 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/2] (0.90ns)   --->   "%call_ret2 = call i96 @_mul, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_169_loc_load, i32 %den_norm_270_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 92 'call' 'call_ret2' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 93 [1/2] (0.44ns)   --->   "%call_ret2 = call i96 @_mul, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_169_loc_load, i32 %den_norm_270_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 93 'call' 'call_ret2' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%eps_tmp_0 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 94 'extractvalue' 'eps_tmp_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%eps_tmp_1 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 95 'extractvalue' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%eps_tmp_2 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 96 'extractvalue' 'eps_tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [4/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 97 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [4/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_17, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 98 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [4/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_18, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 99 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/2] (0.90ns)   --->   "%call_ret = call i96 @_mul, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_169_loc_load, i32 %den_norm_270_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 100 'call' 'call_ret' <Predicate = true> <Delay = 0.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 101 [3/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 101 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [3/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_17, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 102 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [3/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_18, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 103 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/2] (0.44ns)   --->   "%call_ret = call i96 @_mul, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_169_loc_load, i32 %den_norm_270_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 104 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%eps_0_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 105 'extractvalue' 'eps_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%eps_1_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 106 'extractvalue' 'eps_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%eps_2_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 107 'extractvalue' 'eps_2_1' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 108 [2/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 108 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [2/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_17, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 109 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [2/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_18, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 110 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 111 [1/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 111 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_17, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 112 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_18, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 113 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 114 [4/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_19, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 114 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [4/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_20, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 115 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [4/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_21, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 116 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 117 [3/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_19, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 117 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [3/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_20, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 118 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [3/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_21, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 119 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 120 [2/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_19, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 120 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [2/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_20, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 121 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_21, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 122 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 123 [1/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_19, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 123 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_20, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 124 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %tmp_21, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 125 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 126 [9/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 126 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [9/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 127 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [9/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 128 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 129 [8/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 129 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [8/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 130 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [8/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 131 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 132 [7/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 132 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [7/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 133 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [7/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 134 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 135 [6/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 135 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 136 [6/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 136 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 137 [6/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 137 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 138 [5/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 138 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [5/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 139 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [5/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 140 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 141 [4/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 141 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 142 [4/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 142 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [4/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 143 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 144 [3/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 144 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [3/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 145 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [3/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 146 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 147 [2/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 147 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [2/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 148 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [2/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 149 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 150 [1/9] (7.05ns)   --->   "%tmp_31 = fdiv i32 %tmp_22, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 150 'fdiv' 'tmp_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/9] (7.05ns)   --->   "%tmp_32 = fdiv i32 %tmp_23, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 151 'fdiv' 'tmp_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/9] (7.05ns)   --->   "%tmp_33 = fdiv i32 %tmp_24, i32 %normalizer" [../src/ban.cpp:255]   --->   Operation 152 'fdiv' 'tmp_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.78>
ST_26 : Operation 153 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %tmp_31, i32 0" [../src/ban.cpp:77]   --->   Operation 153 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.59>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_31" [../src/ban.cpp:77]   --->   Operation 154 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 155 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 156 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_28, i8 255" [../src/ban.cpp:77]   --->   Operation 157 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (1.05ns)   --->   "%icmp_ln77_2 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 158 'icmp' 'icmp_ln77_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_2, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 159 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %tmp_31, i32 0" [../src/ban.cpp:77]   --->   Operation 160 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_29" [../src/ban.cpp:77]   --->   Operation 161 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.52ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZNK3BaneqEf.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 162 'br' 'br_ln77' <Predicate = true> <Delay = 0.52>
ST_27 : Operation 163 [2/2] (0.00ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_31, i32 %tmp_32, i32 %tmp_33, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 163 'call' 'call_ln255' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.44>
ST_28 : Operation 164 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_84_1, i32 %tmp_31, i32 %tmp_32, i32 %tmp_33, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 164 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.41>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 165 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 166 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 167 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 168 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 168 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_29 : Operation 169 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 169 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 170 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_33, i32 %tmp_32, i32 %tmp_31, i2 %empty, i2 %xor_ln92, i32 %c_num_load_121_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 170 'call' 'call_ln255' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.44>
ST_30 : Operation 171 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_92_2, i32 %tmp_33, i32 %tmp_32, i32 %tmp_31, i2 %empty, i2 %xor_ln92, i32 %c_num_load_121_loc, i32 %c_num_load15_loc, i32 %num_res_assign_load9_loc" [../src/ban.cpp:255]   --->   Operation 171 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%c_num_load = load i32 %c_num_load_121_loc"   --->   Operation 172 'load' 'c_num_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%c_num_load_3 = load i32 %c_num_load15_loc"   --->   Operation 173 'load' 'c_num_load_3' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load9_loc"   --->   Operation 174 'load' 'num_res_assign_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 175 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 176 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_34)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 177 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_34)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 178 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 179 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_34 = add i32 %sext_ln100, i32 %c_p_1" [../src/ban.cpp:100]   --->   Operation 179 'add' 'tmp_34' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 180 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 180 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.52ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:104]   --->   Operation 181 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.52>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%c_num_load_119 = phi i32 %tmp_33, void %.preheader.preheader, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 182 'phi' 'c_num_load_119' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%c_num_load13 = phi i32 %tmp_32, void %.preheader.preheader, i32 %c_num_load_3, void %.lr.ph7.i"   --->   Operation 183 'phi' 'c_num_load13' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%num_res_assign_load7 = phi i32 %tmp_31, void %.preheader.preheader, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 184 'phi' 'num_res_assign_load7' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%base_0_lcssa_i810 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 185 'phi' 'base_0_lcssa_i810' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i810" [../src/ban.cpp:104]   --->   Operation 186 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.44ns)   --->   "%icmp_ln104_2 = icmp_ne  i2 %base_0_lcssa_i810, i2 3" [../src/ban.cpp:104]   --->   Operation 187 'icmp' 'icmp_ln104_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 188 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_2, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 189 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_119, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i810, i3 %select_ln104, i32 %c_num_load_118_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 190 'call' 'call_ln255' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.13>
ST_32 : Operation 191 [1/2] (1.13ns)   --->   "%call_ln255 = call void @operator/.1_Pipeline_VITIS_LOOP_104_3, i32 %c_num_load_119, i32 %c_num_load13, i32 %num_res_assign_load7, i2 %base_0_lcssa_i810, i3 %select_ln104, i32 %c_num_load_118_loc, i32 %c_num_load12_loc, i32 %num_res_assign_load6_loc" [../src/ban.cpp:255]   --->   Operation 191 'call' 'call_ln255' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.52>
ST_33 : Operation 192 [1/1] (0.00ns)   --->   "%empty_31 = phi i32 0, void %.preheader.preheader, i32 %tmp_34, void %.lr.ph7.i"   --->   Operation 192 'phi' 'empty_31' <Predicate = (!and_ln61_3 & and_ln77 & !icmp_ln104) | (!and_ln61_3 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%c_num_load_4 = load i32 %c_num_load_118_loc"   --->   Operation 193 'load' 'c_num_load_4' <Predicate = (!and_ln61_3 & and_ln77 & !icmp_ln104) | (!and_ln61_3 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%c_num_load_5 = load i32 %c_num_load12_loc"   --->   Operation 194 'load' 'c_num_load_5' <Predicate = (!and_ln61_3 & and_ln77 & !icmp_ln104) | (!and_ln61_3 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%num_res_assign_load_1 = load i32 %num_res_assign_load6_loc"   --->   Operation 195 'load' 'num_res_assign_load_1' <Predicate = (!and_ln61_3 & and_ln77 & !icmp_ln104) | (!and_ln61_3 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.52ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!and_ln61_3 & and_ln77 & !icmp_ln104) | (!and_ln61_3 & and_ln77 & !icmp_ln92)> <Delay = 0.52>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %num_res_assign_load_1, void %.lr.ph.i, i32 0, void, i32 %tmp_31, void %.critedge, i32 %num_res_assign_load, void %.lr.ph7.i"   --->   Operation 197 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %c_num_load_5, void %.lr.ph.i, i32 0, void, i32 %tmp_32, void %.critedge, i32 %c_num_load_3, void %.lr.ph7.i"   --->   Operation 198 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %c_num_load_4, void %.lr.ph.i, i32 0, void, i32 %tmp_33, void %.critedge, i32 %c_num_load, void %.lr.ph7.i"   --->   Operation 199 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %empty_31, void %.lr.ph.i, i32 0, void, i32 %c_p_1, void %.critedge, i32 %tmp_34, void %.lr.ph7.i"   --->   Operation 200 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:279]   --->   Operation 201 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:279]   --->   Operation 202 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:279]   --->   Operation 203 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:279]   --->   Operation 204 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%ret_ln279 = ret i128 %mrv_3" [../src/ban.cpp:279]   --->   Operation 205 'ret' 'ret_ln279' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read14' [4]  (0 ns)
	'fcmp' operation ('tmp_16', ../src/ban.cpp:61) [25]  (2.78 ns)

 <State 2>: 4.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', ../src/ban.cpp:61) [25]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [26]  (0 ns)
	'and' operation ('and_ln61_3', ../src/ban.cpp:61) [27]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [111]  (0.525 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0.476ns
The critical path consists of the following:
	'load' operation ('den_norm_2_019_loc_load') on local variable 'den_norm_2_019_loc' [37]  (0 ns)
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul.1' [43]  (0.476 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul.1' [43]  (0 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:222) [47]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [47]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [47]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [47]  (6.44 ns)

 <State 9>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban.cpp:228) to '_mul' [50]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:231) [54]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [54]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [54]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [54]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [61]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [61]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [61]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [61]  (6.44 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 25>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [64]  (7.06 ns)

 <State 26>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', ../src/ban.cpp:77) [73]  (2.78 ns)

 <State 27>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', ../src/ban.cpp:77) [73]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [74]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [111]  (0.525 ns)

 <State 28>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1_Pipeline_VITIS_LOOP_84_1' [77]  (0.446 ns)

 <State 29>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [78]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [80]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:255) ('c_num_load') [96]  (0.427 ns)

 <State 30>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1_Pipeline_VITIS_LOOP_92_2' [84]  (0.446 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [88]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [89]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [93]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [100]  (0.525 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [100]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [103]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [104]  (0.208 ns)
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1_Pipeline_VITIS_LOOP_104_3' [105]  (0.427 ns)

 <State 32>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.1_Pipeline_VITIS_LOOP_104_3' [105]  (1.13 ns)

 <State 33>: 0.525ns
The critical path consists of the following:
	'load' operation ('num_res_assign_load_1') on local variable 'num_res_assign_load6_loc' [108]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [111]  (0.525 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('num_res_assign_load') ('num_res_assign_load_1') [111]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
