// Seed: 4218470961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wire  id_2,
    input  tri   id_3,
    output tri1  id_4
);
  wire id_6;
  id_7(
      .id_0(), .id_1(1'b0), .id_2(id_2), .id_3(""), .id_4(1)
  ); module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
