Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Nov 25 13:25:46 2019
| Host         : DESKTOP-9338GNI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SpaceInv_timing_summary_routed.rpt -pb SpaceInv_timing_summary_routed.pb -rpx SpaceInv_timing_summary_routed.rpx -warn_on_violation
| Design       : SpaceInv
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.751        0.000                      0                  256        0.157        0.000                      0                  256        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              4.751        0.000                      0                  256        0.157        0.000                      0                  256        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_y_bala_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.520ns (30.391%)  route 3.481ns (69.609%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          1.252     9.593    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.152     9.745 r  cbala/s_y_bala[2]_i_1/O
                         net (fo=1, routed)           0.336    10.081    cbala/s_y_bala[2]_i_1_n_0
    SLICE_X6Y19          FDPE                                         r  cbala/s_y_bala_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.506    14.847    cbala/clk_IBUF_BUFG
    SLICE_X6Y19          FDPE                                         r  cbala/s_y_bala_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y19          FDPE (Setup_fdpe_C_D)       -0.240    14.832    cbala/s_y_bala_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_y_bala_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.492ns (30.549%)  route 3.392ns (69.451%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.968     9.308    cbala/temp_bala/s_y_bala_reg[0]_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.124     9.432 r  cbala/temp_bala/s_y_bala[3]_i_1/O
                         net (fo=4, routed)           0.531     9.963    cbala/temp_bala_n_0
    SLICE_X6Y17          FDPE                                         r  cbala/s_y_bala_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.509    14.850    cbala/clk_IBUF_BUFG
    SLICE_X6Y17          FDPE                                         r  cbala/s_y_bala_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          FDPE (Setup_fdpe_C_CE)      -0.169    14.906    cbala/s_y_bala_reg[0]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 cbala/s_y_bala_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cinv/s_x_inv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.497ns (30.048%)  route 3.485ns (69.952%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    cbala/clk_IBUF_BUFG
    SLICE_X6Y19          FDPE                                         r  cbala/s_y_bala_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDPE (Prop_fdpe_C_Q)         0.478     5.622 r  cbala/s_y_bala_reg[2]/Q
                         net (fo=6, routed)           0.998     6.620    cinv/Q[2]
    SLICE_X7Y17          LUT4 (Prop_lut4_I3_O)        0.295     6.915 f  cinv/s_x_bala[4]_i_7/O
                         net (fo=1, routed)           0.154     7.069    cinv/s_x_bala[4]_i_7_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.193 f  cinv/s_x_bala[4]_i_4/O
                         net (fo=17, routed)          1.038     8.231    cbala/s_x_inv_reg[4]_0
    SLICE_X9Y16          LUT5 (Prop_lut5_I0_O)        0.150     8.381 f  cbala/s_x_inv[12]_i_4/O
                         net (fo=4, routed)           0.625     9.006    cbala/s_x_inv[12]_i_4_n_0
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.326     9.332 r  cbala/s_x_inv[13]_i_3/O
                         net (fo=1, routed)           0.670    10.002    cinv/s_x_inv_reg[13]_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124    10.126 r  cinv/s_x_inv[13]_i_1/O
                         net (fo=1, routed)           0.000    10.126    cinv/s_x_inv[13]_i_1_n_0
    SLICE_X8Y17          FDCE                                         r  cinv/s_x_inv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.442    14.783    cinv/clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  cinv/s_x_inv_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X8Y17          FDCE (Setup_fdce_C_D)        0.079    15.087    cinv/s_x_inv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cinv/s_x_inv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.492ns (29.872%)  route 3.503ns (70.128%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 f  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 f  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          1.610     9.950    cinv/s_x_bala_reg[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    10.074 r  cinv/s_x_inv[16]_i_1/O
                         net (fo=1, routed)           0.000    10.074    cinv/s_x_inv[16]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  cinv/s_x_inv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.512    14.853    cinv/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cinv/s_x_inv_reg[16]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDCE (Setup_fdce_C_D)        0.029    15.107    cinv/s_x_inv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/flag_bala_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cbala/flag_bala_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/flag_bala_reg/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDCE (Setup_fdce_C_CE)      -0.169    14.875    cbala/flag_bala_reg
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_x_bala_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[0]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDCE (Setup_fdce_C_CE)      -0.169    14.875    cbala/s_x_bala_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_x_bala_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[1]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDCE (Setup_fdce_C_CE)      -0.169    14.875    cbala/s_x_bala_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_x_bala_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDPE                                         r  cbala/s_x_bala_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDPE                                         r  cbala/s_x_bala_reg[2]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDPE (Setup_fdpe_C_CE)      -0.169    14.875    cbala/s_x_bala_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_x_bala_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDCE (Setup_fdce_C_CE)      -0.169    14.875    cbala/s_x_bala_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 cbala/s_x_bala_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cbala/s_x_bala_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.492ns (31.335%)  route 3.270ns (68.665%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.558     5.079    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cbala/s_x_bala_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.478     5.557 r  cbala/s_x_bala_reg[3]/Q
                         net (fo=11, routed)          0.806     6.364    cbala/s_x_bala_reg[4]_0[3]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.301     6.665 r  cbala/s_x_bala[4]_i_8/O
                         net (fo=1, routed)           0.566     7.230    cinv/s_x_inv[4]_i_3
    SLICE_X9Y15          MUXF8 (Prop_muxf8_S_O)       0.273     7.503 r  cinv/s_x_bala_reg[4]_i_5/O
                         net (fo=11, routed)          0.521     8.024    cinv/s_x_bala_reg[2]
    SLICE_X10Y17         LUT6 (Prop_lut6_I1_O)        0.316     8.340 r  cinv/s_x_bala[4]_i_3/O
                         net (fo=19, routed)          0.807     9.148    cbala/s_y_bala_reg[0]_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.124     9.272 r  cbala/s_x_bala[4]_i_1/O
                         net (fo=6, routed)           0.569     9.841    cbala/s_x_bala[4]_i_1_n_0
    SLICE_X8Y18          FDPE                                         r  cbala/s_x_bala_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.440    14.781    cbala/clk_IBUF_BUFG
    SLICE_X8Y18          FDPE                                         r  cbala/s_x_bala_reg[4]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X8Y18          FDPE (Setup_fdpe_C_CE)      -0.169    14.875    cbala/s_x_bala_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 cnave/s_x_nave_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnave/s_x_nave_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.196%)  route 0.104ns (35.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.586     1.469    cnave/clk_IBUF_BUFG
    SLICE_X7Y18          FDPE                                         r  cnave/s_x_nave_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  cnave/s_x_nave_reg[3]/Q
                         net (fo=6, routed)           0.104     1.714    cnave/Q[3]
    SLICE_X6Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  cnave/s_x_nave[4]_i_2/O
                         net (fo=1, routed)           0.000     1.759    cnave/s_x_nave[4]_i_2_n_0
    SLICE_X6Y18          FDCE                                         r  cnave/s_x_nave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.855     1.982    cnave/clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  cnave/s_x_nave_reg[4]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.120     1.602    cnave/s_x_nave_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GestEn/d_dcha/FSM_sequential_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GestEn/d_dcha/tim1/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.665%)  route 0.126ns (40.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    GestEn/d_dcha/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  GestEn/d_dcha/FSM_sequential_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  GestEn/d_dcha/FSM_sequential_actual_reg[0]/Q
                         net (fo=30, routed)          0.126     1.712    GestEn/d_dcha/tim1/Q[0]
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  GestEn/d_dcha/tim1/cuenta[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.757    GestEn/d_dcha/tim1/p_1_in[13]
    SLICE_X10Y14         FDCE                                         r  GestEn/d_dcha/tim1/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    GestEn/d_dcha/tim1/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  GestEn/d_dcha/tim1/cuenta_reg[13]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.120     1.578    GestEn/d_dcha/tim1/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 GestEn/d_inic/FSM_sequential_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GestEn/d_inic/tim1/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.697%)  route 0.120ns (39.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    GestEn/d_inic/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  GestEn/d_inic/FSM_sequential_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  GestEn/d_inic/FSM_sequential_actual_reg[1]/Q
                         net (fo=29, routed)          0.120     1.738    GestEn/d_inic/tim1/Q[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  GestEn/d_inic/tim1/cuenta[22]_i_1__4/O
                         net (fo=1, routed)           0.000     1.783    GestEn/d_inic/tim1/p_1_in[22]
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.991    GestEn/d_inic/tim1/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[22]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.092     1.581    GestEn/d_inic/tim1/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 GestEn/d_inic/FSM_sequential_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GestEn/d_inic/tim1/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.109%)  route 0.123ns (39.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    GestEn/d_inic/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  GestEn/d_inic/FSM_sequential_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  GestEn/d_inic/FSM_sequential_actual_reg[1]/Q
                         net (fo=29, routed)          0.123     1.741    GestEn/d_inic/tim1/Q[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  GestEn/d_inic/tim1/cuenta[23]_i_1__3/O
                         net (fo=1, routed)           0.000     1.786    GestEn/d_inic/tim1/p_1_in[23]
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.991    GestEn/d_inic/tim1/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[23]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.092     1.581    GestEn/d_inic/tim1/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_inst/line_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/line_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.503%)  route 0.178ns (48.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.588     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  vga_inst/line_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_inst/line_counter_reg[0]/Q
                         net (fo=21, routed)          0.178     1.790    vga_inst/line_counter[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.048     1.838 r  vga_inst/line_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_inst/line_counter_0[2]
    SLICE_X2Y19          FDCE                                         r  vga_inst/line_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.856     1.983    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_inst/line_counter_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.131     1.615    vga_inst/line_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cinv/s_x_inv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cinv/s_x_inv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.589     1.472    cinv/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cinv/s_x_inv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  cinv/s_x_inv_reg[16]/Q
                         net (fo=6, routed)           0.129     1.743    cinv/s1_x_inv[16]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  cinv/s_x_inv[16]_i_1/O
                         net (fo=1, routed)           0.000     1.788    cinv/s_x_inv[16]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  cinv/s_x_inv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.859     1.986    cinv/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cinv/s_x_inv_reg[16]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X7Y14          FDCE (Hold_fdce_C_D)         0.091     1.563    cinv/s_x_inv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 GestEn/d_inic/FSM_sequential_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GestEn/d_inic/tim1/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.490%)  route 0.143ns (43.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    GestEn/d_inic/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  GestEn/d_inic/FSM_sequential_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  GestEn/d_inic/FSM_sequential_actual_reg[0]/Q
                         net (fo=29, routed)          0.143     1.760    GestEn/d_inic/tim1/Q[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  GestEn/d_inic/tim1/cuenta[20]_i_1__4/O
                         net (fo=1, routed)           0.000     1.805    GestEn/d_inic/tim1/p_1_in[20]
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.991    GestEn/d_inic/tim1/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[20]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.580    GestEn/d_inic/tim1/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 GestEn/d_inic/FSM_sequential_actual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GestEn/d_inic/tim1/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    GestEn/d_inic/clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  GestEn/d_inic/FSM_sequential_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  GestEn/d_inic/FSM_sequential_actual_reg[0]/Q
                         net (fo=29, routed)          0.144     1.761    GestEn/d_inic/tim1/Q[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.045     1.806 r  GestEn/d_inic/tim1/cuenta[21]_i_1__4/O
                         net (fo=1, routed)           0.000     1.806    GestEn/d_inic/tim1/p_1_in[21]
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.991    GestEn/d_inic/tim1/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  GestEn/d_inic/tim1/cuenta_reg[21]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.092     1.581    GestEn/d_inic/tim1/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_inst/line_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/line_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.824%)  route 0.180ns (49.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.588     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  vga_inst/line_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_inst/line_counter_reg[0]/Q
                         net (fo=21, routed)          0.180     1.792    vga_inst/line_counter[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  vga_inst/line_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga_inst/line_counter_0[6]
    SLICE_X2Y18          FDCE                                         r  vga_inst/line_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.857     1.984    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  vga_inst/line_counter_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.121     1.606    vga_inst/line_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_inst/line_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/line_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.103%)  route 0.178ns (48.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.588     1.471    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  vga_inst/line_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  vga_inst/line_counter_reg[0]/Q
                         net (fo=21, routed)          0.178     1.790    vga_inst/line_counter[0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  vga_inst/line_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_inst/line_counter_0[1]
    SLICE_X2Y19          FDCE                                         r  vga_inst/line_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.856     1.983    vga_inst/clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  vga_inst/line_counter_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120     1.604    vga_inst/line_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    FSM_sequential_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    FSM_sequential_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    FSM_sequential_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   GestEn/d_dcha/FSM_sequential_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   GestEn/d_dcha/FSM_sequential_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     GestEn/d_inic/tim1/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     GestEn/d_inic/tim1/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y9     GestEn/d_inic/tim1/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     GestEn/d_inic/tim1/cuenta_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   GestEn/d_dcha/FSM_sequential_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   GestEn/d_dcha/FSM_sequential_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   cinv/temp_inv/cuenta_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   cinv/temp_inv/cuenta_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   cinv/temp_inv/cuenta_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   cinv/temp_inv/cuenta_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   GestEn/d_dcha/tim1/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   cinv/s_x_inv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    cinv/s_x_inv_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    GestEn/d_dcha/tim1/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    FSM_sequential_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   cbala/temp_bala/cuenta_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   cbala/temp_bala/cuenta_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    cinv/s_x_inv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    cinv/s_x_inv_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    cinv/temp_inv/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    cinv/temp_inv/cuenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    cinv/temp_inv/cuenta_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    cinv/temp_inv/cuenta_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y8    cinv/temp_inv/cuenta_reg[6]/C



