

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12'
================================================================
* Date:           Tue Sep  5 11:54:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i16_l_j12  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1084|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     767|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     767|   1437|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+----------------+---------+----+---+----+-----+
    |        Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+----------------+---------+----+---+----+-----+
    |mux_124_24_1_1_U9999   |mux_124_24_1_1  |        0|   0|  0|  65|    0|
    |mux_124_24_1_1_U10000  |mux_124_24_1_1  |        0|   0|  0|  65|    0|
    +-----------------------+----------------+---------+----+---+----+-----+
    |Total                  |                |        0|   0|  0| 130|    0|
    +-----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_814_p2      |         +|   0|  0|   32|          25|           6|
    |add_ln1159_fu_855_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_928_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln374_1_fu_515_p2     |         +|   0|  0|   17|          14|           1|
    |add_ln374_fu_585_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln375_fu_566_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln383_fu_995_p2       |         +|   0|  0|   14|          14|          14|
    |lsb_index_fu_747_p2       |         +|   0|  0|   39|          32|           6|
    |m_15_fu_889_p2            |         +|   0|  0|   71|          64|          64|
    |v245_fu_669_p2            |         +|   0|  0|   32|          25|          25|
    |sub_ln1145_fu_729_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_768_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln1165_fu_923_p2      |         -|   0|  0|    8|           4|           8|
    |sub_ln383_fu_986_p2       |         -|   0|  0|   14|          14|          14|
    |tmp_V_fu_688_p2           |         -|   0|  0|   32|           1|          25|
    |a_fu_794_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_826_p2      |       and|   0|  0|    2|           1|           1|
    |p_Result_62_fu_783_p2     |       and|   0|  0|   25|          25|          25|
    |icmp_ln1136_fu_683_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1147_fu_762_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_788_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1159_fu_846_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln374_fu_509_p2      |      icmp|   0|  0|   12|          14|          14|
    |icmp_ln375_fu_524_p2      |      icmp|   0|  0|   11|          10|          10|
    |lshr_ln1148_fu_777_p2     |      lshr|   0|  0|   71|           2|          25|
    |lshr_ln1159_fu_864_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_832_p2       |        or|   0|  0|    2|           1|           1|
    |m_14_fu_879_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_916_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln374_1_fu_591_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln374_fu_530_p3    |    select|   0|  0|   10|           1|           1|
    |tmp_V_616_fu_693_p3       |    select|   0|  0|   25|           1|          25|
    |v246_fu_961_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_873_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_808_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1084|         560|         531|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten62_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j12_load               |   9|          2|   10|         20|
    |i16_fu_158                              |   9|          2|    4|          8|
    |indvar_flatten62_fu_162                 |   9|          2|   14|         28|
    |j12_fu_154                              |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |i16_fu_158                         |   4|   0|    4|          0|
    |icmp_ln1136_reg_1190               |   1|   0|    1|          0|
    |icmp_ln1159_reg_1233               |   1|   0|    1|          0|
    |icmp_ln375_reg_1031                |   1|   0|    1|          0|
    |indvar_flatten62_fu_162            |  14|   0|   14|          0|
    |j12_fu_154                         |  10|   0|   10|          0|
    |l_reg_1202                         |  32|   0|   32|          0|
    |l_reg_1202_pp0_iter4_reg           |  32|   0|   32|          0|
    |m_reg_1238                         |  63|   0|   63|          0|
    |or_ln1150_2_reg_1228               |   1|   0|    2|          1|
    |p_Result_64_reg_1243               |   1|   0|    1|          0|
    |p_Result_66_reg_1184               |   1|   0|    1|          0|
    |select_ln374_1_reg_1161            |   4|   0|    4|          0|
    |select_ln374_reg_1036              |  10|   0|   10|          0|
    |sub_ln1145_reg_1207                |  32|   0|   32|          0|
    |sub_ln1145_reg_1207_pp0_iter4_reg  |  32|   0|   32|          0|
    |tmp_V_616_reg_1195                 |  25|   0|   25|          0|
    |tmp_V_616_reg_1195_pp0_iter4_reg   |  25|   0|   25|          0|
    |trunc_ln1144_reg_1223              |   8|   0|    8|          0|
    |trunc_ln1145_reg_1213              |  25|   0|   25|          0|
    |trunc_ln1148_reg_1218              |   5|   0|    5|          0|
    |v241_V_reg_1167                    |  24|   0|   24|          0|
    |v242_V_reg_1172                    |  24|   0|   24|          0|
    |v245_reg_1177                      |  25|   0|   25|          0|
    |v246_reg_1248                      |  32|   0|   32|          0|
    |icmp_ln1136_reg_1190               |  64|  32|    1|          0|
    |p_Result_66_reg_1184               |  64|  32|    1|          0|
    |select_ln374_1_reg_1161            |  64|  32|    4|          0|
    |select_ln374_reg_1036              |  64|  32|   10|          0|
    |trunc_ln1144_reg_1223              |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 767| 160|  472|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i16_l_j12|  return value|
|v275_address0       |  out|   14|   ap_memory|                                     v275|         array|
|v275_ce0            |  out|    1|   ap_memory|                                     v275|         array|
|v275_we0            |  out|    1|   ap_memory|                                     v275|         array|
|v275_d0             |  out|   32|   ap_memory|                                     v275|         array|
|v274_V_address0     |  out|   10|   ap_memory|                                   v274_V|         array|
|v274_V_ce0          |  out|    1|   ap_memory|                                   v274_V|         array|
|v274_V_q0           |   in|   24|   ap_memory|                                   v274_V|         array|
|v274_V_1_address0   |  out|   10|   ap_memory|                                 v274_V_1|         array|
|v274_V_1_ce0        |  out|    1|   ap_memory|                                 v274_V_1|         array|
|v274_V_1_q0         |   in|   24|   ap_memory|                                 v274_V_1|         array|
|v274_V_2_address0   |  out|   10|   ap_memory|                                 v274_V_2|         array|
|v274_V_2_ce0        |  out|    1|   ap_memory|                                 v274_V_2|         array|
|v274_V_2_q0         |   in|   24|   ap_memory|                                 v274_V_2|         array|
|v274_V_3_address0   |  out|   10|   ap_memory|                                 v274_V_3|         array|
|v274_V_3_ce0        |  out|    1|   ap_memory|                                 v274_V_3|         array|
|v274_V_3_q0         |   in|   24|   ap_memory|                                 v274_V_3|         array|
|v274_V_4_address0   |  out|   10|   ap_memory|                                 v274_V_4|         array|
|v274_V_4_ce0        |  out|    1|   ap_memory|                                 v274_V_4|         array|
|v274_V_4_q0         |   in|   24|   ap_memory|                                 v274_V_4|         array|
|v274_V_5_address0   |  out|   10|   ap_memory|                                 v274_V_5|         array|
|v274_V_5_ce0        |  out|    1|   ap_memory|                                 v274_V_5|         array|
|v274_V_5_q0         |   in|   24|   ap_memory|                                 v274_V_5|         array|
|v274_V_6_address0   |  out|   10|   ap_memory|                                 v274_V_6|         array|
|v274_V_6_ce0        |  out|    1|   ap_memory|                                 v274_V_6|         array|
|v274_V_6_q0         |   in|   24|   ap_memory|                                 v274_V_6|         array|
|v274_V_7_address0   |  out|   10|   ap_memory|                                 v274_V_7|         array|
|v274_V_7_ce0        |  out|    1|   ap_memory|                                 v274_V_7|         array|
|v274_V_7_q0         |   in|   24|   ap_memory|                                 v274_V_7|         array|
|v274_V_8_address0   |  out|   10|   ap_memory|                                 v274_V_8|         array|
|v274_V_8_ce0        |  out|    1|   ap_memory|                                 v274_V_8|         array|
|v274_V_8_q0         |   in|   24|   ap_memory|                                 v274_V_8|         array|
|v274_V_9_address0   |  out|   10|   ap_memory|                                 v274_V_9|         array|
|v274_V_9_ce0        |  out|    1|   ap_memory|                                 v274_V_9|         array|
|v274_V_9_q0         |   in|   24|   ap_memory|                                 v274_V_9|         array|
|v274_V_10_address0  |  out|   10|   ap_memory|                                v274_V_10|         array|
|v274_V_10_ce0       |  out|    1|   ap_memory|                                v274_V_10|         array|
|v274_V_10_q0        |   in|   24|   ap_memory|                                v274_V_10|         array|
|v274_V_11_address0  |  out|   10|   ap_memory|                                v274_V_11|         array|
|v274_V_11_ce0       |  out|    1|   ap_memory|                                v274_V_11|         array|
|v274_V_11_q0        |   in|   24|   ap_memory|                                v274_V_11|         array|
|v271_V_address0     |  out|   10|   ap_memory|                                   v271_V|         array|
|v271_V_ce0          |  out|    1|   ap_memory|                                   v271_V|         array|
|v271_V_q0           |   in|   24|   ap_memory|                                   v271_V|         array|
|v271_V_1_address0   |  out|   10|   ap_memory|                                 v271_V_1|         array|
|v271_V_1_ce0        |  out|    1|   ap_memory|                                 v271_V_1|         array|
|v271_V_1_q0         |   in|   24|   ap_memory|                                 v271_V_1|         array|
|v271_V_2_address0   |  out|   10|   ap_memory|                                 v271_V_2|         array|
|v271_V_2_ce0        |  out|    1|   ap_memory|                                 v271_V_2|         array|
|v271_V_2_q0         |   in|   24|   ap_memory|                                 v271_V_2|         array|
|v271_V_3_address0   |  out|   10|   ap_memory|                                 v271_V_3|         array|
|v271_V_3_ce0        |  out|    1|   ap_memory|                                 v271_V_3|         array|
|v271_V_3_q0         |   in|   24|   ap_memory|                                 v271_V_3|         array|
|v271_V_4_address0   |  out|   10|   ap_memory|                                 v271_V_4|         array|
|v271_V_4_ce0        |  out|    1|   ap_memory|                                 v271_V_4|         array|
|v271_V_4_q0         |   in|   24|   ap_memory|                                 v271_V_4|         array|
|v271_V_5_address0   |  out|   10|   ap_memory|                                 v271_V_5|         array|
|v271_V_5_ce0        |  out|    1|   ap_memory|                                 v271_V_5|         array|
|v271_V_5_q0         |   in|   24|   ap_memory|                                 v271_V_5|         array|
|v271_V_6_address0   |  out|   10|   ap_memory|                                 v271_V_6|         array|
|v271_V_6_ce0        |  out|    1|   ap_memory|                                 v271_V_6|         array|
|v271_V_6_q0         |   in|   24|   ap_memory|                                 v271_V_6|         array|
|v271_V_7_address0   |  out|   10|   ap_memory|                                 v271_V_7|         array|
|v271_V_7_ce0        |  out|    1|   ap_memory|                                 v271_V_7|         array|
|v271_V_7_q0         |   in|   24|   ap_memory|                                 v271_V_7|         array|
|v271_V_8_address0   |  out|   10|   ap_memory|                                 v271_V_8|         array|
|v271_V_8_ce0        |  out|    1|   ap_memory|                                 v271_V_8|         array|
|v271_V_8_q0         |   in|   24|   ap_memory|                                 v271_V_8|         array|
|v271_V_9_address0   |  out|   10|   ap_memory|                                 v271_V_9|         array|
|v271_V_9_ce0        |  out|    1|   ap_memory|                                 v271_V_9|         array|
|v271_V_9_q0         |   in|   24|   ap_memory|                                 v271_V_9|         array|
|v271_V_10_address0  |  out|   10|   ap_memory|                                v271_V_10|         array|
|v271_V_10_ce0       |  out|    1|   ap_memory|                                v271_V_10|         array|
|v271_V_10_q0        |   in|   24|   ap_memory|                                v271_V_10|         array|
|v271_V_11_address0  |  out|   10|   ap_memory|                                v271_V_11|         array|
|v271_V_11_ce0       |  out|    1|   ap_memory|                                v271_V_11|         array|
|v271_V_11_q0        |   in|   24|   ap_memory|                                v271_V_11|         array|
+--------------------+-----+-----+------------+-----------------------------------------+--------------+

