LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE work.course7_package.all;


ENTITY CPU IS
 PORT( clk, clear: IN STD_LOGIC;
   opcode: IN STD_LOGIC_VECTOR(3 downto 0);
	rs, rt:
   remainder: BUFFER STD_LOGIC_VECTOR(15 DOWNTO 0);
   a0, b0, c0, d0, e0, f0, g0, a1, b1, c1, d1, e1, f1, g1, a2, b2, c2, d2, e2, f2, g2, a3, b3, c3, d3, e3, f3, g3: OUT std_logic;
   output: buffer STD_LOGIC_VEcTOR(2 downto 0)
   );
END CPU;


architecture main of CPU is


begin

end main;