// Seed: 2568217938
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input tri id_5,
    input wand id_6
);
  logic id_8;
  assign module_1._id_3 = 0;
  wire id_9, id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd12
) (
    input tri id_0,
    output wand id_1,
    input wand id_2,
    input tri _id_3,
    output uwire id_4,
    output supply0 id_5
);
  wor [1 : id_3] id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_2,
      id_2
  );
endmodule
