{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 07 11:25:54 2015 " "Info: Processing started: Sat Mar 07 11:25:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercicio_4 -c Exercicio_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exercicio_4 -c Exercicio_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand2fiel.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file nand2fiel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand2fiel-primeira " "Info (12022): Found design unit 1: nand2fiel-primeira" {  } { { "nand2fiel.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/nand2fiel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nand2fiel " "Info (12023): Found entity 1: nand2fiel" {  } { { "nand2fiel.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/nand2fiel.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file problema_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problema_2-primeira " "Info (12022): Found design unit 1: problema_2-primeira" {  } { { "Problema_2.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_2.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 problema_2 " "Info (12023): Found entity 1: problema_2" {  } { { "Problema_2.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Info (12023): Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_4/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file problema_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problema_3-primeira " "Info (12022): Found design unit 1: problema_3-primeira" {  } { { "Problema_3.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 problema_3 " "Info (12023): Found entity 1: problema_3" {  } { { "Problema_3.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_2.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file top_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_2 " "Info (12023): Found entity 1: Top_2" {  } { { "Top_2.bdf" "" { Schematic "E:/ViniciusRamon/Digital/Exercicio_4/Top_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_4.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file problema_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 problema_4-primeira " "Info (12022): Found design unit 1: problema_4-primeira" {  } { { "Problema_4.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 problema_4 " "Info (12023): Found entity 1: problema_4" {  } { { "Problema_4.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema_4 " "Info (12127): Elaborating entity \"Problema_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Problema_4.vhd(18) " "Warning (10492): VHDL Process Statement warning at Problema_4.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Problema_4.vhd" "" { Text "E:/ViniciusRamon/Digital/Exercicio_4/Problema_4.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info (21059): Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info (21061): Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 07 11:25:57 2015 " "Info: Processing ended: Sat Mar 07 11:25:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
