;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	ADD 210, 30
	ADD 271, 60
	MOV 911, <-20
	MOV 911, <-20
	DJN -1, @-20
	SUB #10, <22
	ADD 803, @540
	MOV -507, <-20
	DJN -1, @-20
	SUB 8, 5
	SUB 0, 0
	SPL 0, <-54
	SUB @121, 103
	SLT 102, 220
	SUB -13, 0
	SUB @121, 103
	DJN -1, @-20
	SUB @127, -906
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	ADD -13, 0
	SUB @121, 103
	CMP -26, 200
	ADD 271, 60
	ADD 271, 60
	SUB @1, @2
	JMP -1, #-720
	DJN -1, #-720
	DJN -1, @-20
	SUB 12, @-5
	DJN -1, #-720
	SLT 102, 220
	SUB 900, <90
	SUB #12, @200
	SUB 0, 0
	JMP 3, 800
	CMP 0, 0
	ADD 270, <61
	ADD 270, <61
	SLT -509, <-20
	SPL 0, <-54
	SUB @127, -906
	SLT -509, <-20
	SPL 0, <-54
	SLT -509, <-20
	SLT 102, 220
	ADD @620, @10
	ADD @620, @10
	ADD @620, @10
