// Seed: 685991088
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  tri0 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = id_1;
  wire id_14 = id_2;
  logic [7:0] id_15;
  wire id_16;
  assign id_15[1] = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.type_1 = 0;
  wire id_10;
endmodule
