Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/ygh/Desktop/0830/1/test1/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to C:/Users/ygh/Desktop/0830/1/test1/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: tb_aes_box.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\gf2_mul.v" into library work
Parsing module <gf2_mul>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" into library work
Parsing module <shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 53: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 70: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 69: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 89: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 88: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 95: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 94: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 116: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 136: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 134: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf2.v" Line 133: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" into library work
Parsing module <shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 32: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 31: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 40: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 39: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 56: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 55: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 75: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 74: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 81: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 80: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 102: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 122: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 120: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\shared_mul_gf4.v" Line 119: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" into library work
Parsing module <real_dom_shared_mul_gf2>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 96: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 104: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 135: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 186: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 191: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 207: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 225: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 236: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 242: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 253: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 258: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 89: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf2.v" Line 185: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\square_scaler.v" into library work
Parsing module <square_scaler>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" into library work
Parsing module <real_dom_shared_mul_gf4>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 29: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 28: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 74: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 73: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 92: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 98: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 127: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 155: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 160: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 176: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 194: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 205: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 211: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 222: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 227: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 85: Event expressions must result in a singular type
WARNING:HDLCompiler:991 - "C:\Users\ygh\Desktop\0830\1\real_dom_shared_mul_gf4.v" Line 154: Event expressions must result in a singular type
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\lin_map.v" into library work
Parsing module <lin_map>.
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\inverter.v" into library work
Parsing module <inverter>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 37: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 36: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 67: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 66: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 85: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 98: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 106: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\inverter.v" Line 117: Block identifier is required on this block
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" into library work
Parsing module <aes_box>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 45: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 44: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 91: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 90: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 111: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 141: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 151: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 165: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\aes_sbox.v" Line 198: Block identifier is required on this block
Analyzing Verilog file "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" into library work
Parsing module <tb_aes_box>.
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 32: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 31: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 38: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 44: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 50: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 84: Loop valiable declaration is not allowed in this mode of verilog
WARNING:HDLCompiler:1490 - "C:\Users\ygh\Desktop\0830\1\tb_aes_sbox.v" Line 129: Loop valiable declaration is not allowed in this mode of verilog


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.73 secs
 
--> 

Total memory usage is 188032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    0 (   0 filtered)

