// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xiiccomm2update.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XIiccomm2update_CfgInitialize(XIiccomm2update *InstancePtr, XIiccomm2update_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XIiccomm2update_Start(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL) & 0x80;
    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XIiccomm2update_IsDone(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XIiccomm2update_IsIdle(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XIiccomm2update_IsReady(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XIiccomm2update_EnableAutoRestart(XIiccomm2update *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XIiccomm2update_DisableAutoRestart(XIiccomm2update *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XIiccomm2update_Get_empty_pirq_outValue(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm2update_Get_empty_pirq_outValue_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_EMPTY_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_full_pirq_outValue(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm2update_Get_full_pirq_outValue_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FULL_PIRQ_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_ctrl_reg_outValue(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_CTRL_REG_OUTVALUE_DATA);
    return Data;
}

u32 XIiccomm2update_Get_ctrl_reg_outValue_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_CTRL_REG_OUTVALUE_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_stat_reg_outValue1(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_STAT_REG_OUTVALUE1_DATA);
    return Data;
}

u32 XIiccomm2update_Get_stat_reg_outValue1_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_STAT_REG_OUTVALUE1_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_stat_reg_val2(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_STAT_REG_VAL2_DATA);
    return Data;
}

u32 XIiccomm2update_Get_stat_reg_val2_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_STAT_REG_VAL2_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_pressure_msb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_MSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_pressure_msb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_MSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_pressure_lsb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_LSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_pressure_lsb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_LSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_pressure_xlsb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_XLSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_pressure_xlsb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_XLSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_temp_msb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_MSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_temp_msb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_MSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_temp_lsb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_LSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_temp_lsb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_LSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_temp_xlsb(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_XLSB_DATA);
    return Data;
}

u32 XIiccomm2update_Get_temp_xlsb_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_XLSB_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_press_raw(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_RAW_DATA);
    return Data;
}

u32 XIiccomm2update_Get_press_raw_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_RAW_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_temp_raw(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_RAW_DATA);
    return Data;
}

u32 XIiccomm2update_Get_temp_raw_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_TEMP_RAW_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_operation(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_OPERATION_DATA);
    return Data;
}

u32 XIiccomm2update_Get_operation_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_OPERATION_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_press_cal(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_CAL_DATA);
    return Data;
}

u32 XIiccomm2update_Get_press_cal_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_CAL_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_press_act(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_ACT_DATA);
    return Data;
}

u32 XIiccomm2update_Get_press_act_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESS_ACT_CTRL);
    return Data & 0x1;
}

void XIiccomm2update_Set_basepoint_i(XIiccomm2update *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT_I_DATA, Data);
}

u32 XIiccomm2update_Get_basepoint_i(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT_I_DATA);
    return Data;
}

u32 XIiccomm2update_Get_basepoint_o(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT_O_DATA);
    return Data;
}

u32 XIiccomm2update_Get_basepoint_o_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT_O_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_flag(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG_DATA);
    return Data;
}

u32 XIiccomm2update_Get_flag_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_pressure_diff(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_DIFF_DATA);
    return Data;
}

u32 XIiccomm2update_Get_pressure_diff_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_PRESSURE_DIFF_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_flag2(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG2_DATA);
    return Data;
}

u32 XIiccomm2update_Get_flag2_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG2_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_flag3(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG3_DATA);
    return Data;
}

u32 XIiccomm2update_Get_flag3_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_FLAG3_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_basepointVal(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINTVAL_DATA);
    return Data;
}

u32 XIiccomm2update_Get_basepointVal_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINTVAL_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_basepoint0(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT0_DATA);
    return Data;
}

u32 XIiccomm2update_Get_basepoint0_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT0_CTRL);
    return Data & 0x1;
}

u32 XIiccomm2update_Get_basepoint9(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT9_DATA);
    return Data;
}

u32 XIiccomm2update_Get_basepoint9_vld(XIiccomm2update *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_BASEPOINT9_CTRL);
    return Data & 0x1;
}

void XIiccomm2update_InterruptGlobalEnable(XIiccomm2update *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_GIE, 1);
}

void XIiccomm2update_InterruptGlobalDisable(XIiccomm2update *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_GIE, 0);
}

void XIiccomm2update_InterruptEnable(XIiccomm2update *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_IER);
    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_IER, Register | Mask);
}

void XIiccomm2update_InterruptDisable(XIiccomm2update *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_IER);
    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_IER, Register & (~Mask));
}

void XIiccomm2update_InterruptClear(XIiccomm2update *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XIiccomm2update_WriteReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_ISR, Mask);
}

u32 XIiccomm2update_InterruptGetEnabled(XIiccomm2update *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_IER);
}

u32 XIiccomm2update_InterruptGetStatus(XIiccomm2update *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XIiccomm2update_ReadReg(InstancePtr->Axilites_BaseAddress, XIICCOMM2UPDATE_AXILITES_ADDR_ISR);
}

