$date
	Sat Oct 22 20:41:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#233808
b10001 !
1"
#233810
b10001 &
b10001 %
1$
#233811
0"
#233814
b110100 &
b110100 %
#233818
b11010 &
b11010 %
#233822
b1101 &
b1101 %
#233826
b101000 &
b101000 %
#233830
b10100 &
b10100 %
#233834
b1010 &
b1010 %
#233838
b101 &
b101 %
#233842
b10000 &
b10000 %
#233846
b1000 &
b1000 %
#233850
b100 &
b100 %
#233854
b10 &
b10 %
#233858
b1 &
b1 %
1#
#233862
b0 &
0#
b0 %
0$
#1260464
b1111 !
1"
#1260466
b1111 &
b1111 %
1$
#1260467
0"
#1260470
b101110 &
b101110 %
#1260474
b10111 &
b10111 %
#1260478
b1000110 &
b1000110 %
#1260482
b100011 &
b100011 %
#1260486
b1101010 &
b1101010 %
#1260490
b110101 &
b110101 %
#1260494
b10100000 &
b10100000 %
#1260498
b1010000 &
b1010000 %
#1260502
b101000 &
b101000 %
#1260506
b10100 &
b10100 %
#1260510
b1010 &
b1010 %
#1260514
b101 &
b101 %
#1260518
b10000 &
b10000 %
#1260522
b1000 &
b1000 %
#1260526
b100 &
b100 %
#1260530
b10 &
b10 %
#1260534
b1 &
1#
b1 %
#1260538
b0 &
b0 %
0#
0$
#2185976
b10 !
1"
#2185978
b10 &
b10 %
1$
#2185979
0"
#2185982
b1 &
1#
b1 %
#2185986
b0 &
b0 %
0#
0$
#4500012
