EDA Netlist Writer report for AD7864Drv
Mon Oct 04 23:36:20 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Legal Notice
  4. Flow Summary
  5. Flow Settings
  6. Flow Non-Default Global Settings
  7. Flow Elapsed Time
  8. Flow OS Summary
  9. Flow Log
 10. Analysis & Synthesis Summary
 11. Analysis & Synthesis Settings
 12. Parallel Compilation
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Resource Utilization by Entity
 16. Analysis & Synthesis IP Cores Summary
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (No Restructuring Performed)
 21. Parameter Settings for User Entity Instance: pll:inst4|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component
 23. Parameter Settings for User Entity Instance: BUSMUX:inst
 24. altpll Parameter Settings by Entity Instance
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Fitter Summary
 28. Fitter Settings
 29. Parallel Compilation
 30. Incremental Compilation Preservation Summary
 31. Incremental Compilation Partition Settings
 32. Incremental Compilation Placement Preservation
 33. Pin-Out File
 34. Fitter Resource Usage Summary
 35. Fitter Partition Statistics
 36. Input Pins
 37. Output Pins
 38. I/O Bank Usage
 39. All Package Pins
 40. PLL Summary
 41. PLL Usage
 42. Output Pin Default Load For Reported TCO
 43. Fitter Resource Utilization by Entity
 44. Delay Chain Summary
 45. Pad To Core Delay Chain Fanout
 46. Control Signals
 47. Global & Other Fast Signals
 48. Non-Global High Fan-Out Signals
 49. Other Routing Usage Summary
 50. LAB Logic Elements
 51. LAB-wide Signals
 52. LAB Signals Sourced
 53. LAB Signals Sourced Out
 54. LAB Distinct Inputs
 55. Fitter Device Options
 56. Fitter Messages
 57. Fitter Suppressed Messages
 58. Assembler Summary
 59. Assembler Settings
 60. Assembler Generated Files
 61. Assembler Device Options: D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.sof
 62. Assembler Device Options: D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.pof
 63. Assembler Messages
 64. Legal Notice
 65. TimeQuest Timing Analyzer Summary
 66. Parallel Compilation
 67. Clocks
 68. Fmax Summary
 69. Setup Summary
 70. Hold Summary
 71. Recovery Summary
 72. Removal Summary
 73. Minimum Pulse Width Summary
 74. Setup: 'inst4|altpll_component|pll|clk[0]'
 75. Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'
 76. Setup: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'
 77. Setup: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 78. Setup: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'
 79. Hold: 'inst4|altpll_component|pll|clk[0]'
 80. Hold: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 81. Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'
 82. Hold: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'
 83. Hold: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'
 84. Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'
 85. Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'
 86. Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'
 87. Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'
 88. Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17]'
 89. Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22]'
 90. Minimum Pulse Width: 'CLOCKPIN'
 91. Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Propagation Delay
 97. Minimum Propagation Delay
 98. Setup Transfers
 99. Hold Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages
104. EDA Netlist Writer Messages
105. Simulation Settings
106. Simulation Generated Files
107. Flow Messages
108. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Mon Oct 04 23:36:20 2021 ;
; Revision Name             ; AD7864Drv                             ;
; Top-level Entity Name     ; basicfunctions                        ;
; Family                    ; Cyclone                               ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------+--------------------------------------------------+
; Flow Status               ; Successful - Mon Oct 04 23:36:20 2021            ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; AD7864Drv                                        ;
; Top-level Entity Name     ; basicfunctions                                   ;
; Family                    ; Cyclone                                          ;
; Device                    ; EP1C3T100C8                                      ;
; Timing Models             ; Final                                            ;
; Total logic elements      ; 125 / 2,910 ( 4 % )                              ;
; Total pins                ; 41 / 65 ( 63 % )                                 ;
; Total virtual pins        ; 0                                                ;
; Total memory bits         ; 0 / 59,904 ( 0 % )                               ;
; Total PLLs                ; 1 / 1 ( 100 % )                                  ;
+---------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/04/2021 23:35:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; AD7864Drv           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+
; Assignment Name                                   ; Value                           ; Default Value ; Entity Name    ; Section Id           ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+
; COMPILER_SIGNATURE_ID                             ; 145851865909192.163340135014308 ; --            ; --             ; --                   ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                    ; Speed                           ; Balanced      ; --             ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                   ; Design Compiler                 ; <None>        ; --             ; --                   ;
; EDA_DESIGN_INSTANCE_NAME                          ; NA                              ; --            ; --             ; mytestbench          ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT        ; On                              ; --            ; --             ; eda_simulation       ;
; EDA_INPUT_DATA_FORMAT                             ; Verilog Hdl                     ; --            ; --             ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                                ; Vdd                             ; --            ; --             ; eda_design_synthesis ;
; EDA_LMF_FILE                                      ; altsyn.lmf                      ; --            ; --             ; eda_design_synthesis ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH              ; mytestbench                     ; --            ; --             ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT                            ; Verilog Hdl                     ; --            ; --             ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY                        ; Off                             ; --            ; --             ; eda_simulation       ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (Verilog)       ; <None>        ; --             ; --                   ;
; EDA_TEST_BENCH_ENABLE_STATUS                      ; TEST_BENCH_MODE                 ; --            ; --             ; eda_simulation       ;
; EDA_TEST_BENCH_FILE                               ; testbench.v                     ; --            ; --             ; mytestbench          ;
; EDA_TEST_BENCH_MODULE_NAME                        ; mytestbench                     ; --            ; --             ; mytestbench          ;
; EDA_TEST_BENCH_NAME                               ; mytestbench                     ; --            ; --             ; eda_simulation       ;
; EDA_TIME_SCALE                                    ; 10 ps                           ; --            ; --             ; eda_simulation       ;
; IP_TOOL_NAME                                      ; ALTPLL                          ; --            ; --             ; --                   ;
; IP_TOOL_NAME                                      ; LPM_COUNTER                     ; --            ; --             ; --                   ;
; IP_TOOL_VERSION                                   ; 13.0                            ; --            ; --             ; --                   ;
; IP_TOOL_VERSION                                   ; 13.0                            ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll.bsf                         ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_inst.v                      ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_bb.v                        ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll.ppf                         ; --            ; --             ; --                   ;
; MISC_FILE                                         ; pll_syn.v                       ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0.bsf                ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_inst.v             ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_bb.v               ; --            ; --             ; --                   ;
; MISC_FILE                                         ; lpm_counter0_syn.v              ; --            ; --             ; --                   ;
; PARTITION_COLOR                                   ; 16764057                        ; --            ; basicfunctions ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; PLACEMENT_AND_ROUTING           ; --            ; basicfunctions ; Top                  ;
; PARTITION_NETLIST_TYPE                            ; SOURCE                          ; --            ; basicfunctions ; Top                  ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                    ; --            ; --             ; --                   ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                     ; Off                             ; --            ; --             ; --                   ;
; TOP_LEVEL_ENTITY                                  ; basicfunctions                  ; AD7864Drv     ; --             ; --                   ;
+---------------------------------------------------+---------------------------------+---------------+----------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 4565 MB             ; 00:00:03                           ;
; Fitter                    ; 00:00:06     ; 1.0                     ; 4941 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 4520 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4537 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:09     ; 1.0                     ; 4511 MB             ; 00:00:05                           ;
; Total                     ; 00:00:23     ; --                      ; --                  ; 00:00:16                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-MRJ3IVS  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_fit --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_asm --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
quartus_sta AD7864Drv -c AD7864Drv
quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------+--------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Oct 04 23:35:54 2021            ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name               ; AD7864Drv                                        ;
; Top-level Entity Name       ; basicfunctions                                   ;
; Family                      ; Cyclone                                          ;
; Total logic elements        ; 140                                              ;
; Total pins                  ; 41                                               ;
; Total virtual pins          ; 0                                                ;
; Total memory bits           ; 0                                                ;
; Total PLLs                  ; 1                                                ;
+-----------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100C8        ;                    ;
; Top-level entity name                                                      ; basicfunctions     ; AD7864Drv          ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; basicfunctions.bdf               ; yes             ; User Block Diagram/Schematic File  ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/basicfunctions.bdf             ;         ;
; Parallel2Serial4OneAD7265New.v   ; yes             ; User Verilog HDL File              ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/Parallel2Serial4OneAD7265New.v ;         ;
; DelayDrv.v                       ; yes             ; User Verilog HDL File              ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/DelayDrv.v                     ;         ;
; ad7864Drv.v                      ; yes             ; User Verilog HDL File              ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/ad7864Drv.v                    ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v                          ;         ;
; lpm_counter0.v                   ; yes             ; User Wizard-Generated File         ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                           ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;         ;
; db/cntr_oeh.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/cntr_oeh.tdf                ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf                                                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                         ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                         ;         ;
; db/mux_lgc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/db/mux_lgc.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Total logic elements                        ; 140                                     ;
;     -- Combinational with no register       ; 56                                      ;
;     -- Register only                        ; 25                                      ;
;     -- Combinational with a register        ; 59                                      ;
;                                             ;                                         ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 36                                      ;
;     -- 3 input functions                    ; 23                                      ;
;     -- 2 input functions                    ; 48                                      ;
;     -- 1 input functions                    ; 6                                       ;
;     -- 0 input functions                    ; 2                                       ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 107                                     ;
;     -- arithmetic mode                      ; 33                                      ;
;     -- qfbk mode                            ; 0                                       ;
;     -- register cascade mode                ; 0                                       ;
;     -- synchronous clear/load mode          ; 0                                       ;
;     -- asynchronous clear/load mode         ; 0                                       ;
;                                             ;                                         ;
; Total registers                             ; 84                                      ;
; Total logic cells in carry chains           ; 36                                      ;
; I/O pins                                    ; 41                                      ;
; Total PLLs                                  ; 1                                       ;
;     -- PLLs                                 ; 1                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; pll:inst4|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 54                                      ;
; Total fan-out                               ; 461                                     ;
; Average fan-out                             ; 2.53                                    ;
+---------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                          ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; |basicfunctions                           ; 140 (0)     ; 84           ; 0           ; 41   ; 0            ; 56 (0)       ; 25 (0)            ; 59 (0)           ; 36 (0)          ; 0 (0)      ; |basicfunctions                                                                              ; work         ;
;    |DelayDrv:inst18|                      ; 2 (2)       ; 2            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|DelayDrv:inst18                                                              ; work         ;
;    |Parallel2Serial4OneAD7265New:inst17|  ; 72 (72)     ; 40           ; 0           ; 0    ; 0            ; 32 (32)      ; 17 (17)           ; 23 (23)          ; 4 (4)           ; 0 (0)      ; |basicfunctions|Parallel2Serial4OneAD7265New:inst17                                          ; work         ;
;    |ad7864Drv:inst13|                     ; 42 (42)     ; 18           ; 0           ; 0    ; 0            ; 24 (24)      ; 8 (8)             ; 10 (10)          ; 8 (8)           ; 0 (0)      ; |basicfunctions|ad7864Drv:inst13                                                             ; work         ;
;    |lpm_counter0:inst5|                   ; 24 (0)      ; 24           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5                                                           ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 24 (0)      ; 24           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component                         ; work         ;
;          |cntr_oeh:auto_generated|        ; 24 (24)     ; 24           ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated ; work         ;
;    |pll:inst4|                            ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|pll:inst4                                                                    ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|pll:inst4|altpll:altpll_component                                            ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |basicfunctions|pll:inst4          ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/pll.v          ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |basicfunctions|lpm_counter0:inst5 ; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/lpm_counter0.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-------------------------------------------------+------------------------------------------------------+
; Register name                                   ; Reason for Removal                                   ;
+-------------------------------------------------+------------------------------------------------------+
; Parallel2Serial4OneAD7265New:inst17|cnter_ch[0] ; Merged with Parallel2Serial4OneAD7265New:inst17|enp2 ;
; Total Number of Removed Registers = 1           ;                                                      ;
+-------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 84    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; Parallel2Serial4OneAD7265New:inst17|rd_bar  ; 11      ;
; Parallel2Serial4OneAD7265New:inst17|sclk    ; 5       ;
; Parallel2Serial4OneAD7265New:inst17|spi_cs1 ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|spi_cs2 ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|sel[3]  ; 8       ;
; Parallel2Serial4OneAD7265New:inst17|sel[2]  ; 4       ;
; ad7864Drv:inst13|cnter[7]                   ; 6       ;
; ad7864Drv:inst13|cnter[6]                   ; 7       ;
; ad7864Drv:inst13|cnter[4]                   ; 7       ;
; ad7864Drv:inst13|cnter[5]                   ; 7       ;
; ad7864Drv:inst13|cnter[2]                   ; 7       ;
; ad7864Drv:inst13|cnter[3]                   ; 7       ;
; ad7864Drv:inst13|cnter[1]                   ; 6       ;
; ad7864Drv:inst13|cnterprev[1]               ; 1       ;
; ad7864Drv:inst13|cnterprev[3]               ; 1       ;
; ad7864Drv:inst13|cnterprev[2]               ; 1       ;
; ad7864Drv:inst13|cnterprev[5]               ; 1       ;
; ad7864Drv:inst13|cnterprev[4]               ; 1       ;
; ad7864Drv:inst13|cnterprev[7]               ; 1       ;
; ad7864Drv:inst13|cnterprev[6]               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 10      ;
; Total number of inverted registers = 21     ;         ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |basicfunctions|Parallel2Serial4OneAD7265New:inst17|tmpcnter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst4|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 12                    ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 24          ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_oeh    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 12    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:35:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD7864Drv -c AD7864Drv
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file basicfunctions.bdf
    Info (12023): Found entity 1: basicfunctions
Info (12021): Found 1 design units, including 1 entities, in source file parallel2serial4onead7265new.v
    Info (12023): Found entity 1: Parallel2Serial4OneAD7265New
Info (12021): Found 1 design units, including 1 entities, in source file delaydrv.v
    Info (12023): Found entity 1: DelayDrv
Info (12021): Found 1 design units, including 1 entities, in source file ad7864drv.v
    Info (12023): Found entity 1: ad7864Drv
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Info (12127): Elaborating entity "basicfunctions" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst4|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "DelayDrv" for hierarchy "DelayDrv:inst18"
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst5"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oeh.tdf
    Info (12023): Found entity 1: cntr_oeh
Info (12128): Elaborating entity "cntr_oeh" for hierarchy "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated"
Info (12128): Elaborating entity "ad7864Drv" for hierarchy "ad7864Drv:inst13"
Info (12128): Elaborating entity "Parallel2Serial4OneAD7265New" for hierarchy "Parallel2Serial4OneAD7265New:inst17"
Warning (10235): Verilog HDL Always Construct warning at Parallel2Serial4OneAD7265New.v(132): variable "reg_cs_bar" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst"
Info (12133): Instantiated megafunction "BUSMUX:inst" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lgc.tdf
    Info (12023): Found entity 1: mux_lgc
Info (12128): Elaborating entity "mux_lgc" for hierarchy "BUSMUX:inst|lpm_mux:$00000|mux_lgc:auto_generated"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO0" is stuck at VCC
    Warning (13410): Pin "GPIO1" is stuck at VCC
    Warning (13410): Pin "GPIO2" is stuck at GND
    Warning (13410): Pin "GPIO3" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 1 LCELL
Warning (15579): Output port clk0 of PLL "pll:inst4|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[11]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[10]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[9]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[8]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[7]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[6]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[5]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[4]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[3]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[2]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[1]"
    Warning (15610): No output dependent on input pin "ADC_DB_PIN[0]"
Info (21057): Implemented 182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 140 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4576 megabytes
    Info: Processing ended: Mon Oct 04 23:35:54 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------+--------------------------------------------------+
; Fitter Status             ; Successful - Mon Oct 04 23:36:01 2021            ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name             ; AD7864Drv                                        ;
; Top-level Entity Name     ; basicfunctions                                   ;
; Family                    ; Cyclone                                          ;
; Device                    ; EP1C3T100C8                                      ;
; Timing Models             ; Final                                            ;
; Total logic elements      ; 125 / 2,910 ( 4 % )                              ;
; Total pins                ; 41 / 65 ( 63 % )                                 ;
; Total virtual pins        ; 0                                                ;
; Total memory bits         ; 0 / 59,904 ( 0 % )                               ;
; Total PLLs                ; 1 / 1 ( 100 % )                                  ;
+---------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP1C3T100C8                    ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; Slow Slew Rate                                                             ; Off                            ; Off                            ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 170 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 170 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 167     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 125 / 2,910 ( 4 % ) ;
;     -- Combinational with no register       ; 41                  ;
;     -- Register only                        ; 10                  ;
;     -- Combinational with a register        ; 74                  ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 36                  ;
;     -- 3 input functions                    ; 23                  ;
;     -- 2 input functions                    ; 48                  ;
;     -- 1 input functions                    ; 6                   ;
;     -- 0 input functions                    ; 2                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 92                  ;
;     -- arithmetic mode                      ; 33                  ;
;     -- qfbk mode                            ; 15                  ;
;     -- register cascade mode                ; 0                   ;
;     -- synchronous clear/load mode          ; 21                  ;
;     -- asynchronous clear/load mode         ; 0                   ;
;                                             ;                     ;
; Total registers                             ; 84 / 3,099 ( 3 % )  ;
; Total LABs                                  ; 17 / 291 ( 6 % )    ;
; Logic elements in carry chains              ; 36                  ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 41 / 65 ( 63 % )    ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )      ;
;                                             ;                     ;
; Global signals                              ; 4                   ;
; M4Ks                                        ; 0 / 13 ( 0 % )      ;
; Total memory bits                           ; 0 / 59,904 ( 0 % )  ;
; Total RAM block bits                        ; 0 / 59,904 ( 0 % )  ;
; PLLs                                        ; 1 / 1 ( 100 % )     ;
; Global clocks                               ; 4 / 8 ( 50 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%        ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 2%        ;
; Maximum fan-out                             ; 54                  ;
; Highest non-global fan-out                  ; 12                  ;
; Total fan-out                               ; 456                 ;
; Average fan-out                             ; 2.70                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                      ;
+---------------------------------------------+-------------------+--------------------------------+
; Statistic                                   ; Top               ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------+--------------------------------+
; Difficulty Clustering Region                ; Low               ; Low                            ;
;                                             ;                   ;                                ;
; Total logic elements                        ; 125               ; 0                              ;
;     -- Combinational with no register       ; 41                ; 0                              ;
;     -- Register only                        ; 10                ; 0                              ;
;     -- Combinational with a register        ; 74                ; 0                              ;
;                                             ;                   ;                                ;
; Logic element usage by number of LUT inputs ;                   ;                                ;
;     -- 4 input functions                    ; 0                 ; 0                              ;
;     -- 3 input functions                    ; 0                 ; 0                              ;
;     -- 2 input functions                    ; 0                 ; 0                              ;
;     -- 1 input functions                    ; 0                 ; 0                              ;
;     -- 0 input functions                    ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Logic elements by mode                      ;                   ;                                ;
;     -- normal mode                          ; 0                 ; 0                              ;
;     -- arithmetic mode                      ; 0                 ; 0                              ;
;     -- qfbk mode                            ; 0                 ; 0                              ;
;     -- register cascade mode                ; 0                 ; 0                              ;
;     -- synchronous clear/load mode          ; 0                 ; 0                              ;
;     -- asynchronous clear/load mode         ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Total registers                             ; 84 / 1455 ( 6 % ) ; 0 / 1455 ( 0 % )               ;
; Virtual pins                                ; 0                 ; 0                              ;
; I/O pins                                    ; 41                ; 0                              ;
; DSP block 9-bit elements                    ; 0                 ; 0                              ;
; Total memory bits                           ; 0                 ; 0                              ;
; Total RAM block bits                        ; 0                 ; 0                              ;
; PLL                                         ; 0 / 1 ( 0 % )     ; 1 / 1 ( 100 % )                ;
;                                             ;                   ;                                ;
; Connections                                 ;                   ;                                ;
;     -- Input Connections                    ; 54                ; 1                              ;
;     -- Registered Input Connections         ; 47                ; 0                              ;
;     -- Output Connections                   ; 1                 ; 54                             ;
;     -- Registered Output Connections        ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Internal Connections                        ;                   ;                                ;
;     -- Total Connections                    ; 491               ; 55                             ;
;     -- Registered Connections               ; 286               ; 0                              ;
;                                             ;                   ;                                ;
; External Connections                        ;                   ;                                ;
;     -- Top                                  ; 0                 ; 55                             ;
;     -- hard_block:auto_generated_inst       ; 55                ; 0                              ;
;                                             ;                   ;                                ;
; Partition Interface                         ;                   ;                                ;
;     -- Input Ports                          ; 18                ; 1                              ;
;     -- Output Ports                         ; 23                ; 1                              ;
;     -- Bidir Ports                          ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Registered Ports                            ;                   ;                                ;
;     -- Registered Input Ports               ; 0                 ; 0                              ;
;     -- Registered Output Ports              ; 0                 ; 0                              ;
;                                             ;                   ;                                ;
; Port Connectivity                           ;                   ;                                ;
;     -- Input Ports driven by GND            ; 0                 ; 0                              ;
;     -- Output Ports driven by GND           ; 0                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                 ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                 ; 0                              ;
;     -- Input Ports with no Source           ; 0                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                 ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                 ; 0                              ;
+---------------------------------------------+-------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; ADC_DB_PIN[0]    ; 41    ; 4        ; 20           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[10]   ; 56    ; 3        ; 27           ; 3            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[11]   ; 57    ; 3        ; 27           ; 4            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[1]    ; 47    ; 4        ; 22           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[2]    ; 48    ; 4        ; 22           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[3]    ; 49    ; 4        ; 26           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[4]    ; 50    ; 4        ; 26           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[5]    ; 51    ; 3        ; 27           ; 1            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[6]    ; 52    ; 3        ; 27           ; 1            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[7]    ; 53    ; 3        ; 27           ; 2            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[8]    ; 54    ; 3        ; 27           ; 2            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ADC_DB_PIN[9]    ; 55    ; 3        ; 27           ; 3            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCKPIN         ; 10    ; 1        ; 0            ; 8            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CPLD_EEPROM_MISO ; 28    ; 4        ; 6            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DSP_CONV_PIN     ; 24    ; 1        ; 0            ; 1            ; 0           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DSP_EEPROM_CS    ; 72    ; 3        ; 27           ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DSP_EEPROM_MOSI  ; 5     ; 1        ; 0            ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; DSP_EEPROM_SCK   ; 4     ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+
; ADC_CLK          ; 87    ; 2        ; 16           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; ADC_CONV         ; 25    ; 1        ; 0            ; 1            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; ADC_RD           ; 90    ; 2        ; 10           ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; AD_CS[0]         ; 79    ; 2        ; 22           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; AD_CS[1]         ; 38    ; 4        ; 16           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; AD_CS[2]         ; 39    ; 4        ; 16           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; AD_CS[3]         ; 40    ; 4        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_EEPROM_CS   ; 29    ; 4        ; 6            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_EEPROM_MOSI ; 27    ; 4        ; 2            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_EEPROM_SCK  ; 26    ; 4        ; 2            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_SPI_CLK     ; 21    ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_SPI_CS      ; 22    ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; CPLD_SPI_MO      ; 23    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; DSPCLKOUT        ; 1     ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; DSP_EEPROM_MISO  ; 71    ; 3        ; 27           ; 10           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; DSP_PWR_EN       ; 3     ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; DSP_RST          ; 2     ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; GPIO0            ; 100   ; 2        ; 2            ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; GPIO1            ; 99    ; 2        ; 2            ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; GPIO2            ; 98    ; 2        ; 6            ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; GPIO3            ; 97    ; 2        ; 6            ; 14           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; LED_PIN          ; 91    ; 2        ; 8            ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
; test             ; 85    ; 2        ; 20           ; 14           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ;
; 2        ; 9 / 17 ( 53 % )  ; 3.3V          ; --           ;
; 3        ; 9 / 17 ( 53 % )  ; 3.3V          ; --           ;
; 4        ; 12 / 17 ( 71 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; DSPCLKOUT                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; DSP_RST                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; DSP_PWR_EN                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 4          ; 1        ; DSP_EEPROM_SCK                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ; 8          ; 1        ; DSP_EEPROM_MOSI                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 10       ; 12         ; 1        ; CLOCKPIN                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 18       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; CPLD_SPI_CLK                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 25         ; 1        ; CPLD_SPI_CS                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 26         ; 1        ; CPLD_SPI_MO                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 1        ; DSP_CONV_PIN                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 28         ; 1        ; ADC_CONV                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ; 29         ; 4        ; CPLD_EEPROM_SCK                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 27       ; 30         ; 4        ; CPLD_EEPROM_MOSI                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 28       ; 33         ; 4        ; CPLD_EEPROM_MISO                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 29       ; 34         ; 4        ; CPLD_EEPROM_CS                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 32       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 33       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 34       ; 35         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 35       ; 36         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 36       ; 39         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 37       ; 40         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 38       ; 44         ; 4        ; AD_CS[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 45         ; 4        ; AD_CS[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ; 46         ; 4        ; AD_CS[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 49         ; 4        ; ADC_DB_PIN[0]                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 50         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 51         ; 4        ; ADC_DB_PIN[1]                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 52         ; 4        ; ADC_DB_PIN[2]                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 49       ; 55         ; 4        ; ADC_DB_PIN[3]                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 56         ; 4        ; ADC_DB_PIN[4]                            ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 57         ; 3        ; ADC_DB_PIN[5]                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 52       ; 58         ; 3        ; ADC_DB_PIN[6]                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 53       ; 59         ; 3        ; ADC_DB_PIN[7]                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 54       ; 60         ; 3        ; ADC_DB_PIN[8]                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 55       ; 61         ; 3        ; ADC_DB_PIN[9]                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 56       ; 62         ; 3        ; ADC_DB_PIN[10]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 57       ; 63         ; 3        ; ADC_DB_PIN[11]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 58       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 59       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 60       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 61       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 63       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 73         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 66       ; 75         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 67       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 68       ; 78         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 69       ; 79         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 70       ; 80         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 71       ; 81         ; 3        ; DSP_EEPROM_MISO                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 72       ; 82         ; 3        ; DSP_EEPROM_CS                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 74       ; 87         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 88         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 89         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 77       ; 90         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 78       ; 93         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 79       ; 94         ; 2        ; AD_CS[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 80       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 81       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 95         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 85       ; 96         ; 2        ; test                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 86       ; 99         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 87       ; 100        ; 2        ; ADC_CLK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 88       ; 101        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 89       ; 105        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 90       ; 106        ; 2        ; ADC_RD                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 91       ; 109        ; 2        ; LED_PIN                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 92       ; 110        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 93       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 94       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 111        ; 2        ; GPIO3                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 98       ; 112        ; 2        ; GPIO2                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 99       ; 115        ; 2        ; GPIO1                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 100      ; 116        ; 2        ; GPIO0                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------+
; PLL Summary                                                           ;
+-------------------------------+---------------------------------------+
; Name                          ; pll:inst4|altpll:altpll_component|pll ;
+-------------------------------+---------------------------------------+
; SDC pin name                  ; inst4|altpll_component|pll            ;
; PLL type                      ; -                                     ;
; Scan chain                    ; None                                  ;
; PLL mode                      ; Normal                                ;
; Feedback source               ; --                                    ;
; Compensate clock              ; clock0                                ;
; Compensated input/output pins ; --                                    ;
; Switchover on loss of clock   ; --                                    ;
; Switchover counter            ; --                                    ;
; Primary clock                 ; --                                    ;
; Input frequency 0             ; 50.0 MHz                              ;
; Input frequency 1             ; --                                    ;
; Nominal PFD frequency         ; 50.0 MHz                              ;
; Nominal VCO frequency         ; 599.9 MHz                             ;
; Freq min lock                 ; 40.91 MHz                             ;
; Freq max lock                 ; 83.33 MHz                             ;
; Clock Offset                  ; 0 ps                                  ;
; M VCO Tap                     ; 0                                     ;
; M Initial                     ; 1                                     ;
; M value                       ; 12                                    ;
; N value                       ; 1                                     ;
; M counter delay               ; --                                    ;
; N counter delay               ; --                                    ;
; M2 value                      ; --                                    ;
; N2 value                      ; --                                    ;
; SS counter                    ; --                                    ;
; Downspread                    ; --                                    ;
; Spread frequency              ; --                                    ;
; enable0 counter               ; --                                    ;
; enable1 counter               ; --                                    ;
; Real time reconfigurable      ; --                                    ;
; Scan chain MIF file           ; --                                    ;
; Preserve PLL counter order    ; Off                                   ;
; PLL location                  ; PLL_1                                 ;
; Inclk0 signal                 ; CLOCKPIN                              ;
; Inclk1 signal                 ; --                                    ;
; Inclk0 signal type            ; Dedicated Pin                         ;
; Inclk1 signal type            ; --                                    ;
+-------------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                ;
+-----------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+-----------------------------------+
; Name                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                      ;
+-----------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+-----------------------------------+
; pll:inst4|altpll:altpll_component|_clk0 ; clock0       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)    ; 0 ps  ; 50/50      ; G1      ; --            ; 25            ; 13/12 Odd  ; 1       ; 0       ; inst4|altpll_component|pll|clk[0] ;
+-----------------------------------------+--------------+------+-----+------------------+-------------+-------+------------+---------+---------------+---------------+------------+---------+---------+-----------------------------------+


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                          ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
; |basicfunctions                           ; 125 (0)     ; 84           ; 0           ; 0    ; 41   ; 0            ; 41 (0)       ; 10 (0)            ; 74 (0)           ; 36 (0)          ; 14 (0)     ; |basicfunctions                                                                              ; work         ;
;    |DelayDrv:inst18|                      ; 2 (2)       ; 2            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|DelayDrv:inst18                                                              ; work         ;
;    |Parallel2Serial4OneAD7265New:inst17|  ; 61 (61)     ; 40           ; 0           ; 0    ; 0    ; 0            ; 21 (21)      ; 6 (6)             ; 34 (34)          ; 4 (4)           ; 10 (10)    ; |basicfunctions|Parallel2Serial4OneAD7265New:inst17                                          ; work         ;
;    |ad7864Drv:inst13|                     ; 38 (38)     ; 18           ; 0           ; 0    ; 0    ; 0            ; 20 (20)      ; 4 (4)             ; 14 (14)          ; 8 (8)           ; 4 (4)      ; |basicfunctions|ad7864Drv:inst13                                                             ; work         ;
;    |lpm_counter0:inst5|                   ; 24 (0)      ; 24           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5                                                           ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 24 (0)      ; 24           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; 24 (0)          ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component                         ; work         ;
;          |cntr_oeh:auto_generated|        ; 24 (24)     ; 24           ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; 24 (24)         ; 0 (0)      ; |basicfunctions|lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated ; work         ;
;    |pll:inst4|                            ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|pll:inst4                                                                    ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |basicfunctions|pll:inst4|altpll:altpll_component                                            ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+------------------+----------+---------------+---------------+-----------------------+-----+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+------------------+----------+---------------+---------------+-----------------------+-----+
; DSPCLKOUT        ; Output   ; --            ; --            ; --                    ; --  ;
; DSP_PWR_EN       ; Output   ; --            ; --            ; --                    ; --  ;
; DSP_RST          ; Output   ; --            ; --            ; --                    ; --  ;
; CPLD_EEPROM_CS   ; Output   ; --            ; --            ; --                    ; --  ;
; CPLD_EEPROM_SCK  ; Output   ; --            ; --            ; --                    ; --  ;
; CPLD_EEPROM_MOSI ; Output   ; --            ; --            ; --                    ; --  ;
; DSP_EEPROM_MISO  ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_CONV         ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_RD           ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_DB_PIN[11]   ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[10]   ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[9]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[8]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[7]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[6]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[5]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[4]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[3]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[2]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[1]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; ADC_DB_PIN[0]    ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; CPLD_SPI_CLK     ; Output   ; --            ; --            ; --                    ; --  ;
; CPLD_SPI_MO      ; Output   ; --            ; --            ; --                    ; --  ;
; ADC_CLK          ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO0            ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO1            ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO2            ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO3            ; Output   ; --            ; --            ; --                    ; --  ;
; CPLD_SPI_CS      ; Output   ; --            ; --            ; --                    ; --  ;
; LED_PIN          ; Output   ; --            ; --            ; --                    ; --  ;
; test             ; Output   ; --            ; --            ; --                    ; --  ;
; AD_CS[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; AD_CS[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; AD_CS[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; AD_CS[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; DSP_EEPROM_CS    ; Input    ; ON            ; ON            ; --                    ; --  ;
; DSP_EEPROM_SCK   ; Input    ; ON            ; ON            ; --                    ; --  ;
; DSP_EEPROM_MOSI  ; Input    ; ON            ; ON            ; --                    ; --  ;
; CPLD_EEPROM_MISO ; Input    ; ON            ; ON            ; --                    ; --  ;
; DSP_CONV_PIN     ; Input    ; ON            ; ON            ; --                    ; --  ;
; CLOCKPIN         ; Input    ; --            ; --            ; --                    ; --  ;
+------------------+----------+---------------+---------------+-----------------------+-----+


+----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                 ;
+----------------------------------+-------------------+---------+
; Source Pin / Fanout              ; Pad To Core Index ; Setting ;
+----------------------------------+-------------------+---------+
; ADC_DB_PIN[11]                   ;                   ;         ;
; ADC_DB_PIN[10]                   ;                   ;         ;
; ADC_DB_PIN[9]                    ;                   ;         ;
; ADC_DB_PIN[8]                    ;                   ;         ;
; ADC_DB_PIN[7]                    ;                   ;         ;
; ADC_DB_PIN[6]                    ;                   ;         ;
; ADC_DB_PIN[5]                    ;                   ;         ;
; ADC_DB_PIN[4]                    ;                   ;         ;
; ADC_DB_PIN[3]                    ;                   ;         ;
; ADC_DB_PIN[2]                    ;                   ;         ;
; ADC_DB_PIN[1]                    ;                   ;         ;
; ADC_DB_PIN[0]                    ;                   ;         ;
; DSP_EEPROM_CS                    ;                   ;         ;
;      - CPLD_EEPROM_CS            ; 0                 ; ON      ;
; DSP_EEPROM_SCK                   ;                   ;         ;
;      - CPLD_EEPROM_SCK           ; 1                 ; ON      ;
; DSP_EEPROM_MOSI                  ;                   ;         ;
;      - CPLD_EEPROM_MOSI          ; 0                 ; ON      ;
; CPLD_EEPROM_MISO                 ;                   ;         ;
;      - DSP_EEPROM_MISO           ; 0                 ; ON      ;
; DSP_CONV_PIN                     ;                   ;         ;
;      - ad7864Drv:inst13|cnter[7] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[6] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[4] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[5] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[2] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[3] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[0] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter[1] ; 0                 ; ON      ;
;      - ad7864Drv:inst13|cnter~6  ; 0                 ; ON      ;
;      - ADC_CONV                  ; 0                 ; ON      ;
; CLOCKPIN                         ;                   ;         ;
+----------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+
; Name                                                                                    ; Location      ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-----------------------------------------------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+
; CLOCKPIN                                                                                ; PIN_10        ; 1       ; Clock        ; no     ; --                   ; --               ;
; Parallel2Serial4OneAD7265New:inst17|Equal0~0                                            ; LC_X11_Y9_N6  ; 4       ; Clock enable ; no     ; --                   ; --               ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[11]~2                                         ; LC_X10_Y9_N8  ; 12      ; Clock enable ; no     ; --                   ; --               ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; LC_X12_Y12_N5 ; 3       ; Clock        ; no     ; --                   ; --               ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; LC_X12_Y9_N3  ; 8       ; Clock        ; yes    ; Global Clock         ; GCLK0            ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; LC_X11_Y8_N1  ; 10      ; Clock        ; yes    ; Global Clock         ; GCLK1            ;
; ad7864Drv:inst13|clkout~7                                                               ; LC_X12_Y12_N1 ; 2       ; Clock enable ; no     ; --                   ; --               ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; LC_X8_Y4_N0   ; 3       ; Clock        ; no     ; --                   ; --               ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; LC_X8_Y6_N4   ; 19      ; Clock        ; yes    ; Global Clock         ; GCLK2            ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; LC_X8_Y4_N5   ; 4       ; Clock        ; no     ; --                   ; --               ;
; pll:inst4|altpll:altpll_component|_clk0                                                 ; PLL_1         ; 54      ; Clock        ; yes    ; Global Clock         ; GCLK3            ;
+-----------------------------------------------------------------------------------------+---------------+---------+--------------+--------+----------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                               ;
+----------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; Name                                                                                   ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+----------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; LC_X12_Y9_N3 ; 8       ; Global Clock         ; GCLK0            ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; LC_X11_Y8_N1 ; 10      ; Global Clock         ; GCLK1            ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; LC_X8_Y6_N4  ; 19      ; Global Clock         ; GCLK2            ;
; pll:inst4|altpll:altpll_component|_clk0                                                ; PLL_1        ; 54      ; Global Clock         ; GCLK3            ;
+----------------------------------------------------------------------------------------+--------------+---------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                    ;
+----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------+---------+
; Parallel2Serial4OneAD7265New:inst17|dbreg[11]~2                                                          ; 12      ;
; DSP_CONV_PIN                                                                                             ; 10      ;
; Parallel2Serial4OneAD7265New:inst17|enp2                                                                 ; 9       ;
; Parallel2Serial4OneAD7265New:inst17|sel[3]                                                               ; 8       ;
; ad7864Drv:inst13|cnter[3]                                                                                ; 7       ;
; ad7864Drv:inst13|cnter[2]                                                                                ; 7       ;
; ad7864Drv:inst13|cnter[5]                                                                                ; 7       ;
; ad7864Drv:inst13|cnter[4]                                                                                ; 7       ;
; ad7864Drv:inst13|cnter[6]                                                                                ; 7       ;
; Parallel2Serial4OneAD7265New:inst17|sel~0                                                                ; 7       ;
; Parallel2Serial4OneAD7265New:inst17|enspi                                                                ; 7       ;
; ad7864Drv:inst13|cnter[1]                                                                                ; 6       ;
; ad7864Drv:inst13|cnter[7]                                                                                ; 6       ;
; Parallel2Serial4OneAD7265New:inst17|sel~2                                                                ; 6       ;
; Parallel2Serial4OneAD7265New:inst17|sel~1                                                                ; 6       ;
; ad7864Drv:inst13|cnter[0]                                                                                ; 5       ;
; Parallel2Serial4OneAD7265New:inst17|enp1                                                                 ; 5       ;
; Parallel2Serial4OneAD7265New:inst17|sclk                                                                 ; 5       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella6~COUT         ; 5       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella11~COUT        ; 5       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella16~COUT        ; 5       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella1~COUT         ; 5       ;
; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                                          ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                                          ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                                          ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|Equal0~0                                                             ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1]                                                          ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|always9~0                                                            ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                                            ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|sel[2]                                                               ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                                             ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                                             ; 4       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22]                  ; 4       ;
; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2]                                                          ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|cnter~10                                                             ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|cnter~9                                                              ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                                       ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                                             ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|sel~3                                                                ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0]                                                        ; 3       ;
; ad7864Drv:inst13|Add0~12                                                                                 ; 3       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17]                  ; 3       ;
; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3]                                                          ; 2       ;
; ad7864Drv:inst13|db_rdy                                                                                  ; 2       ;
; ad7864Drv:inst13|clkout~7                                                                                ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|sel[1]                                                               ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|enp                                                                  ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1]                                                        ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2]                                                        ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|spi_cs2                                                              ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|spi_cs1                                                              ; 2       ;
; ad7864Drv:inst13|clkout                                                                                  ; 2       ;
; Parallel2Serial4OneAD7265New:inst17|mosi                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~35                                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~25                                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~20                                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~15                                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~10                                                                                 ; 2       ;
; ad7864Drv:inst13|Add0~5                                                                                  ; 2       ;
; ad7864Drv:inst13|Add0~0                                                                                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16]                  ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella21~COUT        ; 2       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21]                  ; 2       ;
; CLOCKPIN                                                                                                 ; 1       ;
; CPLD_EEPROM_MISO                                                                                         ; 1       ;
; DSP_EEPROM_MOSI                                                                                          ; 1       ;
; DSP_EEPROM_SCK                                                                                           ; 1       ;
; DSP_EEPROM_CS                                                                                            ; 1       ;
; ad7864Drv:inst13|db_rdy~1                                                                                ; 1       ;
; ad7864Drv:inst13|db_rdy~0                                                                                ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel~1                                                     ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel~0                                                     ; 1       ;
; ad7864Drv:inst13|cnter~7                                                                                 ; 1       ;
; ad7864Drv:inst13|cnter~6                                                                                 ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|cnter~8                                                              ; 1       ;
; ad7864Drv:inst13|Equal0~4                                                                                ; 1       ;
; ad7864Drv:inst13|Equal0~3                                                                                ; 1       ;
; ad7864Drv:inst13|cnterprev[6]                                                                            ; 1       ;
; ad7864Drv:inst13|Equal0~2                                                                                ; 1       ;
; ad7864Drv:inst13|cnterprev[4]                                                                            ; 1       ;
; ad7864Drv:inst13|Equal0~1                                                                                ; 1       ;
; ad7864Drv:inst13|cnterprev[2]                                                                            ; 1       ;
; ad7864Drv:inst13|Equal0~0                                                                                ; 1       ;
; ad7864Drv:inst13|cnterprev[0]                                                                            ; 1       ;
; ad7864Drv:inst13|clkout~6                                                                                ; 1       ;
; ad7864Drv:inst13|clkout~5                                                                                ; 1       ;
; ad7864Drv:inst13|clkout~4                                                                                ; 1       ;
; ad7864Drv:inst13|clkout~3                                                                                ; 1       ;
; ad7864Drv:inst13|clkout~1                                                                                ; 1       ;
; ad7864Drv:inst13|clkout~0                                                                                ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|mosi~2                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~5                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~4                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~3                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~2                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|mosi~1                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~1                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                                            ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Mux0~0                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|sel[0]                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|mosi~0                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar~0                                                             ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|cs_bar[0]~3                                                          ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|cs_bar[1]~2                                                          ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|cs_bar[2]~1                                                          ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|cs_bar[3]~0                                                          ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|spi_cs~0                                                             ; 1       ;
; DelayDrv:inst18|rst                                                                                      ; 1       ;
; DelayDrv:inst18|pwron                                                                                    ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella2~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella2~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella3~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella3~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella4~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella4~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella5~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella5~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella7~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella7~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella8~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella8~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella9~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella9~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]                   ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella10~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella10~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10]                  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11]                  ; 1       ;
; ad7864Drv:inst13|Add0~37COUT1_50                                                                         ; 1       ;
; ad7864Drv:inst13|Add0~37                                                                                 ; 1       ;
; ad7864Drv:inst13|Add0~32COUT1_48                                                                         ; 1       ;
; ad7864Drv:inst13|Add0~32                                                                                 ; 1       ;
; ad7864Drv:inst13|Add0~30                                                                                 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella0~COUTCOUT1_3  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella0~COUT         ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[0]                   ; 1       ;
; ad7864Drv:inst13|Add0~27COUT1_54                                                                         ; 1       ;
; ad7864Drv:inst13|Add0~27                                                                                 ; 1       ;
; ad7864Drv:inst13|Add0~22COUT1_52                                                                         ; 1       ;
; ad7864Drv:inst13|Add0~22                                                                                 ; 1       ;
; ad7864Drv:inst13|Add0~17COUT1_56                                                                         ; 1       ;
; ad7864Drv:inst13|Add0~17                                                                                 ; 1       ;
; ad7864Drv:inst13|Add0~7COUT1_58                                                                          ; 1       ;
; ad7864Drv:inst13|Add0~7                                                                                  ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella15~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella15~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella12~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella12~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella13~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella13~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella14~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella14~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella19~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella19~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella18~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella18~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella20~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella20~COUT        ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~17COUT1_25                                                      ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~17                                                              ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~15                                                              ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~12COUT1_27                                                      ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~12                                                              ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~10                                                              ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~7COUT1_29                                                       ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~7                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~5                                                               ; 1       ;
; Parallel2Serial4OneAD7265New:inst17|Add3~0                                                               ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella17~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella17~COUT        ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella22~COUTCOUT1_3 ; 1       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella22~COUT        ; 1       ;
+----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Other Routing Usage Summary                         ;
+-----------------------------+-----------------------+
; Other Routing Resource Type ; Usage                 ;
+-----------------------------+-----------------------+
; C4s                         ; 89 / 8,840 ( 1 % )    ;
; Direct links                ; 48 / 11,506 ( < 1 % ) ;
; Global clocks               ; 4 / 8 ( 50 % )        ;
; LAB clocks                  ; 11 / 156 ( 7 % )      ;
; LUT chains                  ; 6 / 2,619 ( < 1 % )   ;
; Local interconnects         ; 139 / 11,506 ( 1 % )  ;
; M4K buffers                 ; 0 / 468 ( 0 % )       ;
; R4s                         ; 85 / 7,520 ( 1 % )    ;
+-----------------------------+-----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 7.35) ; Number of LABs  (Total = 17) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 2                            ;
; 2                                          ; 0                            ;
; 3                                          ; 1                            ;
; 4                                          ; 1                            ;
; 5                                          ; 1                            ;
; 6                                          ; 0                            ;
; 7                                          ; 1                            ;
; 8                                          ; 2                            ;
; 9                                          ; 2                            ;
; 10                                         ; 7                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.00) ; Number of LABs  (Total = 17) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 12                           ;
; 1 Clock enable                     ; 1                            ;
; 2 Clocks                           ; 4                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 7.59) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 1                            ;
; 9                                           ; 3                            ;
; 10                                          ; 6                            ;
; 11                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 4.24) ; Number of LABs  (Total = 17) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 3                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 6.18) ; Number of LABs  (Total = 17) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 3                            ;
; 2                                           ; 3                            ;
; 3                                           ; 1                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 2                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 1                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; ASDO,nCSO                                    ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP1C3T100C8 for design "AD7864Drv"
Info (15081): Implementing parameter values for PLL "pll:inst4|altpll:altpll_component|pll"
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst4|altpll:altpll_component|_clk0 port
Warning (15579): Output port clk0 of PLL "pll:inst4|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP1C3T100A8 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~nCSO~ is reserved at location 6
    Info (169125): Pin ~ASDO~ is reserved at location 17
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (186079): Completed User Assigned Global Signals Promotion Operation
Info (186363): DQS I/O pins require 0 global routing resources
Info (186365): Promoted PLL clock signals
    Info (186369): Promoted signal "CLOCKPIN" to use global clock (user assigned)
    Info (186369): Promoted signal "pll:inst4|altpll:altpll_component|_clk0" to use global clock (user assigned)
Info (186079): Completed PLL Placement Operation
Info (186216): Automatically promoted some destinations of signal "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]" to use Global clock
    Info (186217): Destination "lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|counter_cella1" may be non-global or may not use global clock
Info (186216): Automatically promoted some destinations of signal "Parallel2Serial4OneAD7265New:inst17|rd_bar" to use Global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|rd_bar" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|cs_bar[3]~0" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|cs_bar[2]~1" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|cs_bar[1]~2" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|cs_bar[0]~3" may be non-global or may not use global clock
    Info (186217): Destination "ADC_RD" may be non-global or may not use global clock
Info (186216): Automatically promoted some destinations of signal "Parallel2Serial4OneAD7265New:inst17|spi_rdy" to use Global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|spi_rdy" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]" may be non-global or may not use global clock
    Info (186217): Destination "Parallel2Serial4OneAD7265New:inst17|enable_channel~0" may be non-global or may not use global clock
Info (186079): Completed Auto Global Promotion Operation
Info (176234): Starting register packing
Info (186391): Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info (176243): Finished moving registers into I/O cells, LUTs, and RAM blocks
Info (176235): Finished register packing
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.53 seconds.
Info (186079): Completed Fixed Delay Chain Operation
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (186079): Completed Auto Delay Chain Operation
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Mon Oct 04 23:36:01 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Oct 04 23:36:05 2021 ;
; Revision Name         ; AD7864Drv                             ;
; Top-level Entity Name ; basicfunctions                        ;
; Family                ; Cyclone                               ;
; Device                ; EP1C3T100C8                           ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Auto-increment JTAG user code for multiple configuration devices            ; On       ; On            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+
; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.sof ;
; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.pof ;
+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.sof ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                     ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Device         ; EP1C3T100C8                                                                                                                 ;
; JTAG usercode  ; 0x0005C51A                                                                                                                  ;
; Checksum       ; 0x0005C51A                                                                                                                  ;
+----------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/output_files/AD7864Drv.pof ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; Option             ; Setting                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+
; Device             ; EPCS1                                                                                                                   ;
; JTAG usercode      ; 0x00000000                                                                                                              ;
; Checksum           ; 0x01A7E579                                                                                                              ;
; Compression Ratio  ; 2                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:36:03 2021
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4520 megabytes
    Info: Processing ended: Mon Oct 04 23:36:05 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; AD7864Drv                                                          ;
; Device Family      ; Cyclone                                                            ;
; Device Name        ; EP1C3T100C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Slow Model                                                         ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------------------------------------------------------------+
; Clock Name                                                                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                              ; Targets                                                                                     ;
+-----------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------------------------------------------------------------+
; CLOCKPIN                                                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCKPIN }                                                                                ;
; inst4|altpll_component|pll|clk[0]                                                       ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCKPIN ; inst4|altpll_component|pll|inclk[0] ; { inst4|altpll_component|pll|clk[0] }                                                       ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] }  ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] } ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] } ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { Parallel2Serial4OneAD7265New:inst17|enable_channel }                                      ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { Parallel2Serial4OneAD7265New:inst17|rd_bar }                                              ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { Parallel2Serial4OneAD7265New:inst17|spi_rdy }                                             ;
+-----------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                             ; Note                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
; 119.16 MHz ; 119.16 MHz      ; inst4|altpll_component|pll|clk[0]                                                      ;                                                       ;
; 205.47 MHz ; 205.47 MHz      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ;                                                       ;
; 643.5 MHz  ; 275.03 MHz      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; limit due to low minimum pulse width violation (tcl)  ;
; 731.53 MHz ; 275.03 MHz      ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; limit due to high minimum pulse width violation (tch) ;
; 776.4 MHz  ; 275.03 MHz      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                     ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                   ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; inst4|altpll_component|pll|clk[0]                                                      ; -7.819 ; -191.384      ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; -3.867 ; -30.006       ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; -0.554 ; -1.573        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; -0.367 ; -0.754        ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                     ; -0.288 ; -0.288        ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                   ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; inst4|altpll_component|pll|clk[0]                                                      ; 0.348 ; 0.000         ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; 0.873 ; 0.000         ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.882 ; 0.000         ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; 1.037 ; 0.000         ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                     ; 1.236 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                      ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; -1.318 ; -47.448       ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; -1.318 ; -13.180       ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; -1.318 ; -13.180       ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; -1.318 ; -2.636        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; -1.318 ; -2.636        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; -1.318 ; -2.636        ;
; CLOCKPIN                                                                                ; 10.000 ; 0.000         ;
; inst4|altpll_component|pll|clk[0]                                                       ; 19.015 ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -7.819 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1]                                         ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 3.210      ;
; -7.666 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2]                                         ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 3.057      ;
; -7.516 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3]                                         ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.907      ;
; -7.389 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.780      ;
; -7.322 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.713      ;
; -7.322 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.713      ;
; -7.322 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.713      ;
; -7.300 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.691      ;
; -7.300 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.691      ;
; -7.300 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                           ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.691      ;
; -7.300 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.691      ;
; -7.186 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.577      ;
; -7.169 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.560      ;
; -7.169 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.560      ;
; -7.169 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.560      ;
; -7.169 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.560      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.032 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.423      ;
; -7.019 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.410      ;
; -7.019 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.410      ;
; -7.019 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.410      ;
; -6.892 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.283      ;
; -6.892 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.283      ;
; -6.892 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.283      ;
; -6.890 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 2.281      ;
; -6.113 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 1.504      ;
; -6.111 ; Parallel2Serial4OneAD7265New:inst17|enp2                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -4.574     ; 1.502      ;
; -5.008 ; ad7864Drv:inst13|db_rdy                                                                 ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -3.724     ; 1.249      ;
; -4.640 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.663      ;
; -4.640 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.663      ;
; -4.640 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                           ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.663      ;
; -4.640 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.663      ;
; -4.397 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.420      ;
; -4.380 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.403      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.372 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.395      ;
; -4.101 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 2.124      ;
; -3.756 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 1.779      ;
; -3.756 ; Parallel2Serial4OneAD7265New:inst17|enp1                                                ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                            ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.002        ; -1.942     ; 1.779      ;
; -2.219 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.841      ;
; -2.219 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.841      ;
; -2.219 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.841      ;
; -2.219 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.841      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.142 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.764      ;
; -2.108 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.471      ; 2.768      ;
; -2.108 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.471      ; 2.768      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.875 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.497      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.798 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.420      ;
; -1.794 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.416      ;
; -1.794 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.416      ;
; -1.794 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.416      ;
; -1.794 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.416      ;
; -1.750 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.471      ; 2.410      ;
; -1.750 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.471      ; 2.410      ;
; -1.579 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.201      ;
; -1.579 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.433      ; 2.201      ;
; -1.521 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 2.153      ;
; -1.521 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 2.153      ;
; -1.521 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 2.153      ;
; -1.521 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 2.153      ;
; -1.521 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.002        ; 0.443      ; 2.153      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'                                                                                                                                                                                                   ;
+--------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.867 ; ad7864Drv:inst13|cnterprev[6] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.830      ;
; -3.867 ; ad7864Drv:inst13|cnterprev[6] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.830      ;
; -3.769 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.732      ;
; -3.769 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.732      ;
; -3.705 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.668      ;
; -3.705 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.668      ;
; -3.666 ; ad7864Drv:inst13|cnterprev[2] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.629      ;
; -3.666 ; ad7864Drv:inst13|cnterprev[2] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.629      ;
; -3.642 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.605      ;
; -3.642 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.605      ;
; -3.603 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.566      ;
; -3.603 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.566      ;
; -3.564 ; ad7864Drv:inst13|cnterprev[0] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.527      ;
; -3.564 ; ad7864Drv:inst13|cnterprev[0] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.527      ;
; -3.537 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.500      ;
; -3.537 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.500      ;
; -3.470 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.433      ;
; -3.470 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.433      ;
; -3.418 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.381      ;
; -3.418 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.381      ;
; -3.370 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.333      ;
; -3.370 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.333      ;
; -3.365 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.328      ;
; -3.332 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.295      ;
; -3.312 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.275      ;
; -3.307 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.270      ;
; -3.266 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.229      ;
; -3.252 ; ad7864Drv:inst13|cnterprev[4] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.215      ;
; -3.252 ; ad7864Drv:inst13|cnterprev[4] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.215      ;
; -3.150 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.113      ;
; -3.126 ; ad7864Drv:inst13|cnterprev[7] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.089      ;
; -3.126 ; ad7864Drv:inst13|cnterprev[7] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 4.089      ;
; -2.999 ; ad7864Drv:inst13|cnterprev[5] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.962      ;
; -2.999 ; ad7864Drv:inst13|cnterprev[5] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.962      ;
; -2.925 ; ad7864Drv:inst13|cnterprev[3] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.888      ;
; -2.925 ; ad7864Drv:inst13|cnterprev[3] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.888      ;
; -2.858 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.821      ;
; -2.825 ; ad7864Drv:inst13|cnterprev[1] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.788      ;
; -2.825 ; ad7864Drv:inst13|cnterprev[1] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.788      ;
; -2.635 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.598      ;
; -2.626 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.589      ;
; -2.606 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.569      ;
; -2.601 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.564      ;
; -2.593 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.556      ;
; -2.573 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.536      ;
; -2.568 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.531      ;
; -2.568 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.531      ;
; -2.548 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.511      ;
; -2.543 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.506      ;
; -2.527 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.490      ;
; -2.521 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.484      ;
; -2.502 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.465      ;
; -2.492 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.455      ;
; -2.491 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.454      ;
; -2.449 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.412      ;
; -2.436 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.399      ;
; -2.403 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.366      ;
; -2.398 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.361      ;
; -2.383 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.346      ;
; -2.378 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.341      ;
; -2.337 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.300      ;
; -2.295 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.258      ;
; -2.284 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.247      ;
; -2.257 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.220      ;
; -2.228 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.191      ;
; -2.221 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.184      ;
; -2.185 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.148      ;
; -2.045 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 3.008      ;
; -2.035 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.998      ;
; -1.967 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.930      ;
; -1.835 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.798      ;
; -1.793 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.756      ;
; -1.662 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.625      ;
; -1.615 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.578      ;
; -1.420 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.383      ;
; -1.086 ; ad7864Drv:inst13|db_rdy       ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 2.049      ;
; -0.573 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnterprev[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.536      ;
; -0.573 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnterprev[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.536      ;
; -0.530 ; ad7864Drv:inst13|clkout       ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.493      ;
; -0.379 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnterprev[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.342      ;
; -0.183 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnterprev[7] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.146      ;
; -0.129 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnterprev[6] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 1.092      ;
; 0.043  ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnterprev[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 0.920      ;
; 0.045  ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnterprev[4] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 0.918      ;
; 0.066  ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnterprev[5] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 1.000        ; 0.000      ; 0.897      ;
+--------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'                                                                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.554 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.517      ;
; -0.468 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.431      ;
; -0.425 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.388      ;
; -0.324 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.287      ;
; -0.321 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.284      ;
; -0.321 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.284      ;
; -0.187 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.150      ;
; -0.186 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.149      ;
; -0.184 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.147      ;
; -0.156 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.119      ;
; -0.089 ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 1.000        ; 0.000      ; 1.052      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.367 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.330      ;
; -0.288 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.251      ;
; -0.162 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.125      ;
; -0.135 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[3] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.098      ;
; -0.090 ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.053      ;
; -0.084 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 1.047      ;
; 0.075  ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 1.000        ; 0.000      ; 0.888      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'                                                                                                                                                                                     ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.288 ; Parallel2Serial4OneAD7265New:inst17|enp1 ; Parallel2Serial4OneAD7265New:inst17|enp1 ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; 1.000        ; 0.000      ; 1.251      ;
+--------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock                                                                            ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.348 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 1.058      ;
; 0.348 ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 1.058      ;
; 0.656 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.338      ;
; 0.656 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.338      ;
; 0.673 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.345      ;
; 0.673 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.345      ;
; 0.677 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.349      ;
; 0.677 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.349      ;
; 0.800 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.482      ;
; 0.800 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.482      ;
; 0.822 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 1.039 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 1.052 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                              ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 1.078 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 1.105 ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 1.815      ;
; 1.105 ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 1.815      ;
; 1.260 ; Parallel2Serial4OneAD7265New:inst17|mosi                                                ; Parallel2Serial4OneAD7265New:inst17|mosi                                                ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.272 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.944      ;
; 1.272 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.944      ;
; 1.276 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.948      ;
; 1.276 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.948      ;
; 1.314 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.329      ;
; 1.321 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.336      ;
; 1.322 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[0]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.337      ;
; 1.323 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.338      ;
; 1.323 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.338      ;
; 1.323 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.338      ;
; 1.326 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.341      ;
; 1.326 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.341      ;
; 1.329 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.344      ;
; 1.334 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.349      ;
; 1.353 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.368      ;
; 1.354 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.026      ;
; 1.354 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.026      ;
; 1.356 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; Parallel2Serial4OneAD7265New:inst17|sclk                                                ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.371      ;
; 1.362 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.072      ;
; 1.362 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.072      ;
; 1.371 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.386      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.126      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.126      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.126      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.126      ;
; 1.419 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.129      ;
; 1.419 ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.129      ;
; 1.432 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.104      ;
; 1.432 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.104      ;
; 1.469 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.470 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.485      ;
; 1.470 ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.485      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.471 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 2.153      ;
; 1.474 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.475 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.476 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.476 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.480 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.481 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.482 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.482 ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.502 ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                           ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.517      ;
; 1.505 ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                            ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.510 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.182      ;
; 1.510 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.182      ;
; 1.512 ; Parallel2Serial4OneAD7265New:inst17|sclk                                                ; Parallel2Serial4OneAD7265New:inst17|sclk                                                ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.526 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.541      ;
; 1.542 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.557      ;
; 1.543 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.544 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.559      ;
; 1.612 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                              ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.627      ;
; 1.615 ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.630      ;
; 1.697 ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.712      ;
; 1.700 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.410      ;
; 1.700 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.471      ; 2.410      ;
; 1.720 ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                              ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.738 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.410      ;
; 1.738 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.410      ;
; 1.738 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.410      ;
; 1.738 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.410      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 2.420      ;
; 1.805 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.820      ;
; 1.807 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.822      ;
; 1.808 ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.823      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.873 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 0.888      ;
; 1.032 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.047      ;
; 1.038 ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.053      ;
; 1.083 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[3] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.098      ;
; 1.110 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.125      ;
; 1.236 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.251      ;
; 1.315 ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; 0.000        ; 0.000      ; 1.330      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'                                                                                                                                                                                                   ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                                                           ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.882 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnterprev[5] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.903 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnterprev[4] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.905 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnterprev[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 0.920      ;
; 1.077 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnterprev[6] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.092      ;
; 1.131 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnterprev[7] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.146      ;
; 1.327 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnterprev[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.342      ;
; 1.478 ; ad7864Drv:inst13|clkout       ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.493      ;
; 1.521 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnterprev[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.521 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnterprev[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.904 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 1.919      ;
; 2.034 ; ad7864Drv:inst13|db_rdy       ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.049      ;
; 2.221 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.236      ;
; 2.279 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.294      ;
; 2.368 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.383      ;
; 2.395 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.410      ;
; 2.563 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.578      ;
; 2.610 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.625      ;
; 2.614 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.629      ;
; 2.741 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.756      ;
; 2.755 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.770      ;
; 2.768 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.783      ;
; 2.783 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.798      ;
; 2.900 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.915      ;
; 2.983 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 2.998      ;
; 2.993 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.008      ;
; 3.020 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.035      ;
; 3.118 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.133      ;
; 3.154 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.169      ;
; 3.159 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.174      ;
; 3.184 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.199      ;
; 3.217 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[4]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.232      ;
; 3.222 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.237      ;
; 3.243 ; ad7864Drv:inst13|cnter[7]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.258      ;
; 3.262 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.277      ;
; 3.262 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.277      ;
; 3.275 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.290      ;
; 3.318 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.333      ;
; 3.318 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.333      ;
; 3.318 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.333      ;
; 3.331 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.346      ;
; 3.331 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.346      ;
; 3.334 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.349      ;
; 3.347 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.362      ;
; 3.352 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.367      ;
; 3.374 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[6]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.389      ;
; 3.384 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.399      ;
; 3.406 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.421      ;
; 3.409 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.424      ;
; 3.422 ; ad7864Drv:inst13|cnter[5]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.437      ;
; 3.425 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.440      ;
; 3.440 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.455      ;
; 3.450 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[3]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.465      ;
; 3.465 ; ad7864Drv:inst13|cnter[2]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.480      ;
; 3.483 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.498      ;
; 3.492 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.507      ;
; 3.496 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.511      ;
; 3.508 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.523      ;
; 3.512 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.527      ;
; 3.521 ; ad7864Drv:inst13|cnter[4]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.536      ;
; 3.536 ; ad7864Drv:inst13|cnter[6]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.551      ;
; 3.537 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.552      ;
; 3.539 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[5]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.554      ;
; 3.541 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.556      ;
; 3.547 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.562      ;
; 3.564 ; ad7864Drv:inst13|cnter[3]     ; ad7864Drv:inst13|cnter[7]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.579      ;
; 3.566 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|cnter[2]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.581      ;
; 3.691 ; ad7864Drv:inst13|cnter[1]     ; ad7864Drv:inst13|cnter[0]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.706      ;
; 3.705 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.720      ;
; 3.773 ; ad7864Drv:inst13|cnterprev[1] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.788      ;
; 3.773 ; ad7864Drv:inst13|cnterprev[1] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.788      ;
; 3.873 ; ad7864Drv:inst13|cnterprev[3] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.888      ;
; 3.873 ; ad7864Drv:inst13|cnterprev[3] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.888      ;
; 3.904 ; ad7864Drv:inst13|cnter[0]     ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.919      ;
; 3.947 ; ad7864Drv:inst13|cnterprev[5] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.962      ;
; 3.947 ; ad7864Drv:inst13|cnterprev[5] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 3.962      ;
; 4.074 ; ad7864Drv:inst13|cnterprev[7] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.089      ;
; 4.074 ; ad7864Drv:inst13|cnterprev[7] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.089      ;
; 4.200 ; ad7864Drv:inst13|cnterprev[4] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.215      ;
; 4.200 ; ad7864Drv:inst13|cnterprev[4] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.215      ;
; 4.512 ; ad7864Drv:inst13|cnterprev[0] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.527      ;
; 4.512 ; ad7864Drv:inst13|cnterprev[0] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.527      ;
; 4.614 ; ad7864Drv:inst13|cnterprev[2] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.629      ;
; 4.614 ; ad7864Drv:inst13|cnterprev[2] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.629      ;
; 4.815 ; ad7864Drv:inst13|cnterprev[6] ; ad7864Drv:inst13|db_rdy       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.830      ;
; 4.815 ; ad7864Drv:inst13|cnterprev[6] ; ad7864Drv:inst13|clkout       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 0.000        ; 0.000      ; 4.830      ;
+-------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'                                                                                                                                                                                            ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.037 ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.052      ;
; 1.104 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.119      ;
; 1.132 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.147      ;
; 1.134 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.149      ;
; 1.135 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.150      ;
; 1.269 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.284      ;
; 1.269 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.284      ;
; 1.272 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.287      ;
; 1.373 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.388      ;
; 1.416 ; Parallel2Serial4OneAD7265New:inst17|enp2        ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.431      ;
; 1.502 ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; 0.000        ; 0.000      ; 1.517      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'                                                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.236 ; Parallel2Serial4OneAD7265New:inst17|enp1 ; Parallel2Serial4OneAD7265New:inst17|enp1 ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; 0.000        ; 0.000      ; 1.251      ;
+-------+------------------------------------------+------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]'                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|clkout                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|clkout                                          ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[0]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[0]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[1]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[1]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[2]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[2]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[3]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[3]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[4]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[4]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[5]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[5]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[6]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[6]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[7]                                        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnter[7]                                        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[0]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[0]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[1]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[1]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[2]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[2]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[3]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[3]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[4]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[4]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[5]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[5]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[6]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[6]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[7]                                    ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|cnterprev[7]                                    ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|db_rdy                                          ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; ad7864Drv:inst13|db_rdy                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|clkout|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|clkout|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[0]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[0]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[1]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[1]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[2]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[2]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[3]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[3]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[4]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[4]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[5]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[5]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[6]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[6]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[7]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnter[7]|clk                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[0]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[1]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[2]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[3]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[4]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[5]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[6]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[7]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|cnterprev[7]|clk                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|db_rdy|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst13|db_rdy|clk                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella1|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella1|regout ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|rd_bar'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[0] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[1] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[2] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[3] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; Parallel2Serial4OneAD7265New:inst17|reg_cs_bar[3] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_cs1       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|rd_bar|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|rd_bar|regout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|reg_cs_bar[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|spi_cs1|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|rd_bar ; Rise       ; inst17|spi_cs1|clk                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|spi_rdy'                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[1] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[2] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|cnter_ch[3] ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|enp2        ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|enp2        ;
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_cs2     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|cnter_ch[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|enp2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|enp2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|spi_cs2|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|spi_cs2|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|spi_rdy|regout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy ; Rise       ; inst17|spi_rdy|regout                           ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'Parallel2Serial4OneAD7265New:inst17|enable_channel'                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enp1 ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enp1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; inst17|enable_channel|regout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; inst17|enable_channel|regout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; inst17|enp1|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Parallel2Serial4OneAD7265New:inst17|enable_channel ; Rise       ; inst17|enp1|clk                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; DelayDrv:inst18|pwron                                             ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; DelayDrv:inst18|pwron                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; inst18|pwron|clk                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; inst18|pwron|clk                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella17|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella17|regout ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.318 ; 0.500        ; 1.818          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; DelayDrv:inst18|rst                                               ;
; -1.318 ; 0.500        ; 1.818          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; DelayDrv:inst18|rst                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; inst18|rst|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; inst18|rst|clk                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella22|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_cella22|regout ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLOCKPIN'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; CLOCKPIN|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; CLOCKPIN|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCKPIN ; Rise       ; inst4|altpll_component|pll|inclk[0] ;
; 17.417 ; 20.000       ; 2.583          ; Port Rate        ; CLOCKPIN ; Rise       ; CLOCKPIN                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'inst4|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------+
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[0]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[1]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|cnter[2]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[0]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[10]                                           ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                           ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[11]                                           ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[1]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[2]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[3]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[4]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[5]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[6]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[7]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[8]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                            ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|dbreg[9]                                            ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspi                                               ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                           ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|enspiPrev                                           ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|mosi                                                ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|mosi                                                ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sclk                                                ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sclk                                                ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                              ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[0]                                              ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                              ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[1]                                              ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                              ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[2]                                              ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|sel[3]                                              ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[0]                                         ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[1]                                         ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; Parallel2Serial4OneAD7265New:inst17|tmpcnter[2]                                         ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[0]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[0]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[10] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[11] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[12] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[13] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[14] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[15] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[16] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[18] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[19] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[20] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[21] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[23] ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[2]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[3]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[4]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[5]  ;
; 19.015 ; 20.833       ; 1.818          ; High Pulse Width ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ;
; 19.015 ; 20.833       ; 1.818          ; Low Pulse Width  ; inst4|altpll_component|pll|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[6]  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                 ;
+--------------+----------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                        ;
+--------------+----------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------+
; DSP_CONV_PIN ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 5.714 ; 5.714 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ;
+--------------+----------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                    ;
+--------------+----------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                        ;
+--------------+----------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------+
; DSP_CONV_PIN ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; -4.526 ; -4.526 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ;
+--------------+----------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                           ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 4.213  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 11.828 ; 11.828 ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 11.828 ; 11.828 ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 9.045  ; 9.045  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 9.039  ; 9.039  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 9.039  ; 9.039  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 4.213  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 8.669  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 8.669  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.583  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.577  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.578  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; CPLD_SPI_CS  ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 10.797 ; 10.797 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; CPLD_SPI_CS  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; 10.623 ; 10.623 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ;
; CPLD_SPI_CLK ; CLOCKPIN                                                                                ; 5.776  ; 5.776  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; CPLD_SPI_MO  ; CLOCKPIN                                                                                ; 5.745  ; 5.745  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSPCLKOUT    ; CLOCKPIN                                                                                ; 2.736  ;        ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; test         ; CLOCKPIN                                                                                ; 5.753  ; 5.753  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSPCLKOUT    ; CLOCKPIN                                                                                ;        ; 2.736  ; Fall       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSP_PWR_EN   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; 6.282  ; 6.282  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ;
; ADC_CLK      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; 8.353  ; 8.353  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ;
; DSP_RST      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; 6.768  ; 6.768  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; LED_PIN      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; 4.707  ;        ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; LED_PIN      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;        ; 4.707  ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                   ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                         ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 4.213  ;        ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 6.577  ; 9.039  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 8.669  ; 11.828 ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 6.583  ; 9.045  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 6.577  ; 9.039  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 6.578  ; 9.039  ; Rise       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; ADC_RD       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 4.213  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; AD_CS[*]     ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.577  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[0]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 8.669  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[1]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.583  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[2]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.577  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
;  AD_CS[3]    ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;        ; 6.578  ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; CPLD_SPI_CS  ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; 10.797 ; 10.797 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ;
; CPLD_SPI_CS  ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; 10.623 ; 10.623 ; Fall       ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ;
; CPLD_SPI_CLK ; CLOCKPIN                                                                                ; 5.776  ; 5.776  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; CPLD_SPI_MO  ; CLOCKPIN                                                                                ; 5.745  ; 5.745  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSPCLKOUT    ; CLOCKPIN                                                                                ; 2.736  ;        ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; test         ; CLOCKPIN                                                                                ; 5.753  ; 5.753  ; Rise       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSPCLKOUT    ; CLOCKPIN                                                                                ;        ; 2.736  ; Fall       ; inst4|altpll_component|pll|clk[0]                                                       ;
; DSP_PWR_EN   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; 6.282  ; 6.282  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ;
; ADC_CLK      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; 8.353  ; 8.353  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ;
; DSP_RST      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; 6.768  ; 6.768  ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; LED_PIN      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; 4.707  ;        ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
; LED_PIN      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;        ; 4.707  ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ;
+--------------+-----------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------------+------------------+--------+----+----+--------+
; Input Port       ; Output Port      ; RR     ; RF ; FR ; FF     ;
+------------------+------------------+--------+----+----+--------+
; CPLD_EEPROM_MISO ; DSP_EEPROM_MISO  ; 11.598 ;    ;    ; 11.598 ;
; DSP_CONV_PIN     ; ADC_CONV         ; 8.802  ;    ;    ; 8.802  ;
; DSP_EEPROM_CS    ; CPLD_EEPROM_CS   ; 11.456 ;    ;    ; 11.456 ;
; DSP_EEPROM_MOSI  ; CPLD_EEPROM_MOSI ; 9.817  ;    ;    ; 9.817  ;
; DSP_EEPROM_SCK   ; CPLD_EEPROM_SCK  ; 9.728  ;    ;    ; 9.728  ;
+------------------+------------------+--------+----+----+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------------+------------------+--------+----+----+--------+
; Input Port       ; Output Port      ; RR     ; RF ; FR ; FF     ;
+------------------+------------------+--------+----+----+--------+
; CPLD_EEPROM_MISO ; DSP_EEPROM_MISO  ; 11.598 ;    ;    ; 11.598 ;
; DSP_CONV_PIN     ; ADC_CONV         ; 8.802  ;    ;    ; 8.802  ;
; DSP_EEPROM_CS    ; CPLD_EEPROM_CS   ; 11.456 ;    ;    ; 11.456 ;
; DSP_EEPROM_MOSI  ; CPLD_EEPROM_MOSI ; 9.817  ;    ;    ; 9.817  ;
; DSP_EEPROM_SCK   ; CPLD_EEPROM_SCK  ; 9.728  ;    ;    ; 9.728  ;
+------------------+------------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0]                                                      ; 737      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0]                                                      ; 24       ; 23       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0]                                                      ; 14       ; 14       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0]                                                      ; 4        ; 4        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0]                                                      ; 19       ; 2        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; inst4|altpll_component|pll|clk[0]                                                      ; 1        ; 1        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0]                                                      ; 5        ; 38       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 205      ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                     ; 1        ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; 6        ; 0        ; 0        ; 1        ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; 0        ; 0        ; 0        ; 11       ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                              ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|pll|clk[0]                                                       ; inst4|altpll_component|pll|clk[0]                                                      ; 737      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; inst4|altpll_component|pll|clk[0]                                                      ; 24       ; 23       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] ; inst4|altpll_component|pll|clk[0]                                                      ; 14       ; 14       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] ; inst4|altpll_component|pll|clk[0]                                                      ; 4        ; 4        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; inst4|altpll_component|pll|clk[0]                                                      ; 19       ; 2        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; inst4|altpll_component|pll|clk[0]                                                      ; 1        ; 1        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; inst4|altpll_component|pll|clk[0]                                                      ; 5        ; 38       ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] ; 205      ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|enable_channel                                      ; Parallel2Serial4OneAD7265New:inst17|enable_channel                                     ; 1        ; 0        ; 0        ; 0        ;
; Parallel2Serial4OneAD7265New:inst17|rd_bar                                              ; Parallel2Serial4OneAD7265New:inst17|rd_bar                                             ; 6        ; 0        ; 0        ; 1        ;
; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                             ; Parallel2Serial4OneAD7265New:inst17|spi_rdy                                            ; 0        ; 0        ; 0        ; 11       ;
+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:36:07 2021
Info: Command: quartus_sta AD7864Drv -c AD7864Drv
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AD7864Drv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCKPIN CLOCKPIN
    Info (332110): create_generated_clock -source {inst4|altpll_component|pll|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {inst4|altpll_component|pll|clk[0]} {inst4|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1]
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17]
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22]
    Info (332105): create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17|rd_bar Parallel2Serial4OneAD7265New:inst17|rd_bar
    Info (332105): create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17|spi_rdy Parallel2Serial4OneAD7265New:inst17|spi_rdy
    Info (332105): create_clock -period 1.000 -name Parallel2Serial4OneAD7265New:inst17|enable_channel Parallel2Serial4OneAD7265New:inst17|enable_channel
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.819      -191.384 inst4|altpll_component|pll|clk[0] 
    Info (332119):    -3.867       -30.006 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] 
    Info (332119):    -0.554        -1.573 Parallel2Serial4OneAD7265New:inst17|spi_rdy 
    Info (332119):    -0.367        -0.754 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):    -0.288        -0.288 Parallel2Serial4OneAD7265New:inst17|enable_channel 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.348         0.000 inst4|altpll_component|pll|clk[0] 
    Info (332119):     0.873         0.000 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):     0.882         0.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] 
    Info (332119):     1.037         0.000 Parallel2Serial4OneAD7265New:inst17|spi_rdy 
    Info (332119):     1.236         0.000 Parallel2Serial4OneAD7265New:inst17|enable_channel 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.318       -47.448 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[1] 
    Info (332119):    -1.318       -13.180 Parallel2Serial4OneAD7265New:inst17|rd_bar 
    Info (332119):    -1.318       -13.180 Parallel2Serial4OneAD7265New:inst17|spi_rdy 
    Info (332119):    -1.318        -2.636 Parallel2Serial4OneAD7265New:inst17|enable_channel 
    Info (332119):    -1.318        -2.636 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[17] 
    Info (332119):    -1.318        -2.636 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_oeh:auto_generated|safe_q[22] 
    Info (332119):    10.000         0.000 CLOCKPIN 
    Info (332119):    19.015         0.000 inst4|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4537 megabytes
    Info: Processing ended: Mon Oct 04 23:36:10 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:36:11 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off AD7864Drv -c AD7864Drv
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:36:15 2021
Info: Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (Verilog)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (Verilog)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Info: Quartus II has detected Verilog design -- Verilog simulation models will be used
Warning: Warning: File AD7864Drv_run_msim_rtl_verilog.do already exists - backing up current file as AD7864Drv_run_msim_rtl_verilog.do.bak11
Info: Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_rtl_verilog.do
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4474 megabytes
    Info: Processing ended: Mon Oct 04 23:36:16 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool.
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 04 23:36:18 2021
Info: Command: quartus_eda -t d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool "ModelSim-Altera (Verilog)" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): AD7864Drv AD7864Drv --gen_script --called_from_qeda --qsf_sim_tool {ModelSim-Altera (Verilog)} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Warning: Warning: File AD7864Drv_run_msim_gate_verilog.do already exists - backing up current file as AD7864Drv_run_msim_gate_verilog.do.bak11
Info: Info: Generated ModelSim-Altera script file D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv_run_msim_gate_verilog.do
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script d:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4470 megabytes
    Info: Processing ended: Mon Oct 04 23:36:19 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (204019): Generated file AD7864Drv.vo in folder "D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4511 megabytes
    Info: Processing ended: Mon Oct 04 23:36:20 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On                        ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On                        ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+
; D:/xiado/Project/someProject/beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864Drv/simulation/modelsim/AD7864Drv.vo ;
+--------------------------------------------------------------------------------------------------------------------------+


