Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 22:29:06 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #1                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.259 |                0.323 |
| Logic Delay               | 0.099(13%)           | 3.309(27%)                                                                                                                                       | 0.096(30%)           |
| Net Delay                 | 0.688(87%)           | 8.950(73%)                                                                                                                                       | 0.227(70%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.089 |               -0.034 |
| Slack                     |               11.673 |                                                                                                                                            0.144 |               12.135 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[3]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[3]/D                                                                                                                             | sr_p.sr_1[123]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #2                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.155 |                0.819 |
| Logic Delay               | 0.099(13%)           | 3.419(29%)                                                                                                                                       | 0.096(12%)           |
| Net Delay                 | 0.688(87%)           | 8.736(71%)                                                                                                                                       | 0.723(88%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.107 |               -0.081 |
| Slack                     |               11.673 |                                                                                                                                            0.230 |               11.592 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 1% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[5]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[5]/D                                                                                                                             | sr_p.sr_1[125]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #3                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.139 |                0.631 |
| Logic Delay               | 0.099(13%)           | 3.495(29%)                                                                                                                                       | 0.096(16%)           |
| Net Delay                 | 0.688(87%)           | 8.644(71%)                                                                                                                                       | 0.535(84%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.122 |               -0.073 |
| Slack                     |               11.673 |                                                                                                                                            0.231 |               11.788 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[2]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[2]/D                                                                                                                             | sr_p.sr_1[122]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #4                                                                     |    WorstPath from Dst   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.077 |                   0.432 |
| Logic Delay               | 0.099(13%)           | 3.445(29%)                                                                                                                                       | 0.096(23%)              |
| Net Delay                 | 0.688(87%)           | 8.632(71%)                                                                                                                                       | 0.336(77%)              |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.102 |                  -0.087 |
| Slack                     |               11.673 |                                                                                                                                            0.313 |                  11.973 |
| Timing Exception          |                      |                                                                                                                                                  |                         |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 2% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                       1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                               27 |                       0 |
| Routes                    |                    1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                 | None                                                                                                                                             | None                    |
| BRAM                      | None                 | None                                                                                                                                             | None                    |
| IO Crossings              |                    0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.sector[1]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.sector[1]/D                                                                                                                          | sr_p.sr_1[113]/D        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #5                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.061 |                0.529 |
| Logic Delay               | 0.099(13%)           | 3.407(29%)                                                                                                                                       | 0.097(19%)           |
| Net Delay                 | 0.688(87%)           | 8.654(71%)                                                                                                                                       | 0.432(81%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.109 |               -0.079 |
| Slack                     |               11.673 |                                                                                                                                            0.322 |               11.884 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 1% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[4]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[4]/D                                                                                                                             | sr_p.sr_1[124]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #6                                                                     |    WorstPath from Dst   |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.048 |                   0.667 |
| Logic Delay               | 0.099(13%)           | 3.396(29%)                                                                                                                                       | 0.095(15%)              |
| Net Delay                 | 0.688(87%)           | 8.652(71%)                                                                                                                                       | 0.572(85%)              |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.102 |                  -0.074 |
| Slack                     |               11.673 |                                                                                                                                            0.342 |                  11.750 |
| Timing Exception          |                      |                                                                                                                                                  |                         |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 4% x 0%                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                       1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                    0 |                                                                                                                                               27 |                       0 |
| Routes                    |                    1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                 | None                                                                                                                                             | None                    |
| BRAM                      | None                 | None                                                                                                                                             | None                    |
| IO Crossings              |                    0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                       1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.sector[3]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.sector[3]/D                                                                                                                          | sr_p.sr_1[115]/D        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #7                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           12.002 |                0.736 |
| Logic Delay               | 0.099(13%)           | 3.368(29%)                                                                                                                                       | 0.095(13%)           |
| Net Delay                 | 0.688(87%)           | 8.634(71%)                                                                                                                                       | 0.641(87%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.104 |               -0.073 |
| Slack                     |               11.673 |                                                                                                                                            0.386 |               11.683 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 4% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[0]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[0]/D                                                                                                                             | sr_p.sr_1[120]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #8                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           11.969 |                0.511 |
| Logic Delay               | 0.099(13%)           | 3.396(29%)                                                                                                                                       | 0.095(19%)           |
| Net Delay                 | 0.688(87%)           | 8.573(71%)                                                                                                                                       | 0.416(81%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.108 |               -0.030 |
| Slack                     |               11.673 |                                                                                                                                            0.415 |               11.951 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              202 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[1]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[1]/D                                                                                                                             | sr_p.sr_1[121]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src   |                                                                      Path #9                                                                     |  WorstPath from Dst  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |               12.500 |
| Path Delay                |                0.787 |                                                                                                                                           11.961 |                0.316 |
| Logic Delay               | 0.099(13%)           | 3.357(29%)                                                                                                                                       | 0.095(31%)           |
| Net Delay                 | 0.688(87%)           | 8.604(71%)                                                                                                                                       | 0.221(69%)           |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.084 |               -0.041 |
| Slack                     |               11.673 |                                                                                                                                            0.447 |               12.134 |
| Timing Exception          |                      |                                                                                                                                                  |                      |
| Bounding Box Size         | 0% x 0%              | 11% x 2%                                                                                                                                         | 0% x 0%              |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                           | (0, 0)               |
| Cumulative Fanout         |                    1 |                                                                                                                                              201 |                    1 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                    0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed         |
| Logic Levels              |                    0 |                                                                                                                                               27 |                    0 |
| Routes                    |                    1 |                                                                                                                                               27 |                    1 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                  |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                  |
| DSP Block                 | None                 | None                                                                                                                                             | None                 |
| BRAM                      | None                 | None                                                                                                                                             | None                 |
| IO Crossings              |                    0 |                                                                                                                                                0 |                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                    0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                    0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                    1 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                    0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D               |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_7.roi[7]/C |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_7.roi[7]/D                                                                                                                             | sr_p.sr_1[127]/D     |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                     Path #10                                                                     |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                           12.500 |                                                                                                                            12.500 |
| Path Delay                |                0.787 |                                                                                                                                           11.816 |                                                                                                                             9.629 |
| Logic Delay               | 0.099(13%)           | 3.229(28%)                                                                                                                                       | 2.432(26%)                                                                                                                        |
| Net Delay                 | 0.688(87%)           | 8.587(72%)                                                                                                                                       | 7.197(74%)                                                                                                                        |
| Clock Skew                |               -0.032 |                                                                                                                                           -0.199 |                                                                                                                            -0.083 |
| Slack                     |               11.673 |                                                                                                                                            0.476 |                                                                                                                             2.779 |
| Timing Exception          |                      |                                                                                                                                                  |                                                                                                                                   |
| Bounding Box Size         | 0% x 0%              | 14% x 2%                                                                                                                                         | 11% x 1%                                                                                                                          |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                           | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                              226 |                                                                                                                               153 |
| Fixed Loc                 |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                               27 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                                               27 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                              | clk                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                              | clk                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                             | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                             | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                               24 |                                                                                                                                16 |
| Dont Touch                |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                                0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[165]/C    | muon_cand_10.pt[1]/C                                                                                                                             | sr_p.sr_1_15.sector_ret_2745/C                                                                                                    |
| End Point Pin             | muon_cand_10.pt[1]/D | sr_p.sr_1_15.sector_ret_2745/D                                                                                                                   | sr_p.sr_1[242]/D                                                                                                                  |
+---------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 |  4 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 505 | 4 | 12 | 19 | 13 | 4 | 22 |  8 | 15 | 15 |  6 | 12 | 14 |  5 | 15 | 12 |  1 | 18 | 23 | 28 | 94 | 74 | 45 | 36 |
+-----------------+-------------+-----+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                         wrapper | 0.31 |           2.71 |           15034 | 0(0.0%) | 105(1.8%) | 195(3.3%) | 586(10.0%) | 1438(24.5%) | 3550(60.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001-freq80retfan16_rev_1 | 0.82 |           4.46 |            6411 | 0(0.0%) | 104(1.8%) | 195(3.4%) |  501(8.7%) | 1438(24.8%) | 3550(61.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                             shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                           shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       104% | (CLEM_X56Y452,CLEL_R_X57Y455)   | wrapper(100%) |            0% |       5.28125 | 90%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                1 |       119% | (CLEM_X57Y441,CLEL_R_X57Y442)   | wrapper(100%) |            0% |       5.40625 | 93%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |       109% | (CLEL_R_X54Y434,CLEL_R_X54Y434) | wrapper(100%) |            0% |          4.25 | 87%          | NA         |  43% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                1 |       131% | (CLEM_X57Y451,CLEL_R_X57Y452)   | wrapper(100%) |            0% |        5.1875 | 90%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                2 |           0.033% | (CLEM_X48Y455,CLEM_X50Y463) | wrapper(100%) |            0% |       4.78611 | 85%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.031% | (CLEM_X54Y440,CLEM_X59Y443) | wrapper(100%) |            0% |       4.84375 | 87%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.062% | (CLEM_X50Y448,CLEM_X61Y459) | wrapper(100%) |            0% |       4.27315 | 73%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                0 |           0.001% | (CLEM_X50Y460,CLEM_X50Y460) | wrapper(100%) |            0% |             4 | 75%          | 0%         |  68% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.002% | (CLEM_X56Y477,CLEM_X56Y477) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                0 |           0.003% | (CLEM_X49Y472,CLEM_X49Y472) | wrapper(100%) |            0% |          5.25 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                3 |           0.190% | (CLEM_X52Y440,CLEM_X63Y455) | wrapper(100%) |            0% |       4.38465 | 76%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.162% | (CLEM_X52Y434,CLEM_X59Y449) | wrapper(100%) |            0% |       4.40039 | 79%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.177% | (CLEM_X49Y449,CLEM_X64Y464) | wrapper(100%) |            0% |       3.04622 | 52%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        85% | (CLEM_X59Y454,CLEM_X59Y454) | wrapper(100%) |            0% |          5.25 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X49Y460   | 315             | 455          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X49Y459   | 315             | 456          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X49Y460 | 317             | 455          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y459 | 312             | 456          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y460 | 312             | 455          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X49Y462 | 317             | 453          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X50Y465 | 321             | 450          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X49Y461 | 317             | 454          | 30%                  | wrapper(100%) | Y                   |
| CLEM_X49Y461   | 315             | 454          | 30%                  | wrapper(100%) | Y                   |
| CLEM_X49Y462   | 315             | 453          | 30%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X57Y473 | 352             | 442          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X56Y441   | 346             | 475          | 37%                  | wrapper(100%) | N                   |
| CLEM_X56Y473   | 346             | 442          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X55Y441 | 343             | 475          | 37%                  | wrapper(100%) | N                   |
| CLEM_X54Y457   | 337             | 458          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X52Y465 | 330             | 450          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X57Y473   | 350             | 442          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X52Y465   | 328             | 450          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X54Y456   | 337             | 459          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X57Y441   | 350             | 475          | 35%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


