$date
	Sun Oct 23 07:19:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1035296
b1010 !
1"
#1035298
b1010 &
b1010 %
1$
#1035299
0"
#1035302
b101 &
b101 %
#1035306
b10000 &
b10000 %
#1035310
b1000 &
b1000 %
#1035314
b100 &
b100 %
#1035318
b10 &
b10 %
#1035322
b1 &
b1 %
1#
#1035326
b0 &
0#
b0 %
0$
#1967015
b1100 !
1"
#1967018
b1100 &
b1100 %
1$
#1967019
0"
#1967022
b110 &
b110 %
#1967026
b11 &
b11 %
#1967030
b1010 &
b1010 %
#1967034
b101 &
b101 %
#1967038
b10000 &
b10000 %
#1967042
b1000 &
b1000 %
#1967046
b100 &
b100 %
#1967050
b10 &
b10 %
#1967054
b1 &
1#
b1 %
#1967058
b0 &
b0 %
0#
0$
#2989951
b101 !
1"
#2989954
b101 &
b101 %
1$
#2989955
0"
#2989958
b10000 &
b10000 %
#2989962
b1000 &
b1000 %
#2989966
b100 &
b100 %
#2989970
b10 &
b10 %
#2989974
b1 &
1#
b1 %
#2989978
b0 &
b0 %
0#
0$
#4500012
