C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/versal_cips_ps_vip_v1_0_5
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap versal_cips_ps_vip_v1_0_5 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/versal_cips_ps_vip_v1_0_5
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_5 -L xilinx_vip +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work versal_cips_ps_vip_v1_0_5 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/versal_cips_ps_vip_v1_0_5/.cxl.systemverilog.versal_cips_ps_vip_v1_0_5.versal_cips_ps_vip_v1_0_5.nt64.cmf
