;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -121, 100
	CMP @-127, 100
	ADD #10, @130
	DAT #-207, <-20
	SUB -207, <-120
	SUB 800, @101
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, @202
	CMP 1, -1
	SUB @-127, 100
	CMP 1, -1
	SUB #126, 100
	CMP -207, <-120
	SUB -207, <-120
	SUB @197, 107
	ADD 101, 90
	SUB <-10, @12
	SUB @-127, 100
	SLT 101, 0
	SLT -10, 200
	SUB -207, <-120
	SLT -10, 200
	CMP @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	SLT 721, -22
	CMP 10, -0
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP #-100, <-0
	SUB @-127, 100
	SPL 800, @101
	SPL 800, @101
	SUB 800, @101
	CMP -207, <-120
	SUB 1, -1
	ADD 101, 90
	ADD 101, 90
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
