$date
	Wed Jun 02 15:13:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_Sequence_Recognizer $end
$var wire 1 ! z_structure $end
$var wire 1 " z_state_diagram $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module state_diagram $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 3 & next_state [2:0] $end
$var reg 3 ' state [2:0] $end
$var reg 1 " z $end
$upscope $end
$scope module structure $end
$var wire 1 ( DA $end
$var wire 1 ) DB $end
$var wire 1 * DC $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! z $end
$var wire 3 + state_structure [2:0] $end
$var wire 1 , C $end
$var wire 1 - B $end
$var wire 1 . A $end
$scope module DffA $end
$var wire 1 ( D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 . Q $end
$upscope $end
$scope module DffB $end
$var wire 1 ) D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$scope module DffC $end
$var wire 1 * D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
b0 +
0*
0)
1(
b0 '
b100 &
1%
0$
0#
0"
0!
$end
#4
1$
#5
b100 +
1.
b100 '
1#
#10
0#
#15
1#
#20
1)
0(
b11 &
1*
0#
0%
#25
1(
0!
0)
b101 &
1,
1-
b11 +
0.
b11 '
1#
#30
0#
#35
0(
b1 &
b101 '
1.
b101 +
0-
1#
#40
1)
1!
1"
b10 &
0*
0#
1%
#45
0)
1(
0!
b100 &
0"
0,
1-
b10 +
0.
b10 '
1#
#50
1)
1!
0(
1"
b11 &
1*
0#
0%
#55
0)
0!
1(
b101 &
0"
b11 '
b11 +
1,
1#
#60
0(
1)
b10 &
0*
0#
1%
#65
0)
1(
b100 &
b10 +
0,
b10 '
1#
#70
0#
#75
b100 '
1.
b100 +
0-
1#
#80
b0 +
0.
b0 '
0)
0(
b1 &
1*
0#
0$
0%
#84
1$
#85
b1 '
b1 +
1,
1#
#90
0#
#95
1#
#100
1)
b10 &
0*
0#
1%
#105
0)
1(
b100 &
b10 '
1-
b10 +
0,
1#
#110
1)
1!
0(
1"
b11 &
1*
0#
0%
#115
0)
0!
1(
b101 &
0"
b11 +
1,
b11 '
1#
#120
0#
#125
0(
b1 &
b101 '
1.
b101 +
0-
1#
#130
0#
#135
b1 +
0.
b1 '
1#
#140
0#
#145
1#
#150
0#
